/**
 * Copyright (c) 2013 - 2020 Xilinx, Inc.  All rights reserved.
 * SPDX-License-Identifier: MIT
 * @file: pmc_global.h
 *
 *
 */

#ifndef _PMC_GLOBAL_H_
#define _PMC_GLOBAL_H_

#ifdef __cplusplus
extern "C" {
#endif

/*
 * PMC_GLOBAL Base Address
 */
#define PMC_GLOBAL_BASEADDR     (0XF1110000U)

/*
 * Register: PMC_GLOBAL_GLOBAL_CNTRL
 */
#define PMC_GLOBAL_GLOBAL_CNTRL    (PMC_GLOBAL_BASEADDR + 0X00000000U)

#define PMC_GLOBAL_GLOBAL_CNTRL_MB_CLK_EN_FORCE_SHIFT  (18U)
#define PMC_GLOBAL_GLOBAL_CNTRL_MB_CLK_EN_FORCE_WIDTH  (1U)
#define PMC_GLOBAL_GLOBAL_CNTRL_MB_CLK_EN_FORCE_MASK   (0X00040000U)

#define PMC_GLOBAL_GLOBAL_CNTRL_MB_DBG_WAKE_SHIFT  (17U)
#define PMC_GLOBAL_GLOBAL_CNTRL_MB_DBG_WAKE_WIDTH  (1U)
#define PMC_GLOBAL_GLOBAL_CNTRL_MB_DBG_WAKE_MASK   (0X00020000U)

#define PMC_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_SHIFT  (16U)
#define PMC_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_WIDTH  (1U)
#define PMC_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_MASK   (0X00010000U)

#define PMC_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_SHIFT  (4U)
#define PMC_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_WIDTH  (1U)
#define PMC_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_MASK   (0X00000010U)

#define PMC_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_SHIFT  (1U)
#define PMC_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_WIDTH  (1U)
#define PMC_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_MASK   (0X00000002U)

/*
 * Register: PMC_GLOBAL_PMC_MULTI_BOOT
 */
#define PMC_GLOBAL_PMC_MULTI_BOOT    (PMC_GLOBAL_BASEADDR + 0X00000004U)

#define PMC_GLOBAL_PMC_MULTI_BOOT_VALUE_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MULTI_BOOT_VALUE_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MULTI_BOOT_VALUE_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PPU1_TRM_CTRL
 */
#define PMC_GLOBAL_PPU1_TRM_CTRL    (PMC_GLOBAL_BASEADDR + 0X00000008U)

#define PMC_GLOBAL_PPU1_TRM_CTRL_EN_LMB_UE_FATAL_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_TRM_CTRL_EN_LMB_UE_FATAL_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_TRM_CTRL_EN_LMB_UE_FATAL_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_GLOBAL_ISR
 */
#define PMC_GLOBAL_PMC_GLOBAL_ISR    (PMC_GLOBAL_BASEADDR + 0X00000010U)

#define PMC_GLOBAL_PMC_GLOBAL_ISR_TAMPER_INT_SHIFT  (3U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_TAMPER_INT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_TAMPER_INT_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_GLOBAL_ISR_PUF_ACC_ERROR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_PUF_ACC_ERROR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_PUF_ACC_ERROR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_GLOBAL_ISR_SSS_CFG_ERR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_SSS_CFG_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_SSS_CFG_ERR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_GLOBAL_ISR_ADDR_ERR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_ADDR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_ISR_ADDR_ERR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_GLOBAL_IMR
 */
#define PMC_GLOBAL_PMC_GLOBAL_IMR    (PMC_GLOBAL_BASEADDR + 0X00000014U)

#define PMC_GLOBAL_PMC_GLOBAL_IMR_TAMPER_INT_SHIFT  (3U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_TAMPER_INT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_TAMPER_INT_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_GLOBAL_IMR_PUF_ACC_ERROR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_PUF_ACC_ERROR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_PUF_ACC_ERROR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_GLOBAL_IMR_SSS_CFG_ERR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_SSS_CFG_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_SSS_CFG_ERR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_GLOBAL_IMR_ADDR_ERR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_ADDR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IMR_ADDR_ERR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_GLOBAL_IER
 */
#define PMC_GLOBAL_PMC_GLOBAL_IER    (PMC_GLOBAL_BASEADDR + 0X00000018U)

#define PMC_GLOBAL_PMC_GLOBAL_IER_TAMPER_INT_SHIFT  (3U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_TAMPER_INT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_TAMPER_INT_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_GLOBAL_IER_PUF_ACC_ERROR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_PUF_ACC_ERROR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_PUF_ACC_ERROR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_GLOBAL_IER_SSS_CFG_ERR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_SSS_CFG_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_SSS_CFG_ERR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_GLOBAL_IER_ADDR_ERR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_ADDR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IER_ADDR_ERR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_GLOBAL_IDR
 */
#define PMC_GLOBAL_PMC_GLOBAL_IDR    (PMC_GLOBAL_BASEADDR + 0X0000001CU)

#define PMC_GLOBAL_PMC_GLOBAL_IDR_TAMPER_INT_SHIFT  (3U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_TAMPER_INT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_TAMPER_INT_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_GLOBAL_IDR_PUF_ACC_ERROR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_PUF_ACC_ERROR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_PUF_ACC_ERROR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_GLOBAL_IDR_SSS_CFG_ERR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_SSS_CFG_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_SSS_CFG_ERR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_GLOBAL_IDR_ADDR_ERR_DIS_SHIFT  (0U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_ADDR_ERR_DIS_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GLOBAL_IDR_ADDR_ERR_DIS_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PPU1_DEBUG_CTRL
 */
#define PMC_GLOBAL_PPU1_DEBUG_CTRL    (PMC_GLOBAL_BASEADDR + 0X00000020U)

#define PMC_GLOBAL_PPU1_DEBUG_CTRL_EN_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_DEBUG_CTRL_EN_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_DEBUG_CTRL_EN_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PPU1_DEBUG_LOCK
 */
#define PMC_GLOBAL_PPU1_DEBUG_LOCK    (PMC_GLOBAL_BASEADDR + 0X00000024U)

#define PMC_GLOBAL_PPU1_DEBUG_LOCK_DIS_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_DEBUG_LOCK_DIS_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_DEBUG_LOCK_DIS_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GLOBAL_GEN_STORAGE0
 */
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE0    (PMC_GLOBAL_BASEADDR + 0X00000030U)

#define PMC_GLOBAL_GLOBAL_GEN_STORAGE0_DATA_SHIFT  (0U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE0_DATA_WIDTH  (32U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE0_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_GLOBAL_GEN_STORAGE1
 */
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE1    (PMC_GLOBAL_BASEADDR + 0X00000034U)

#define PMC_GLOBAL_GLOBAL_GEN_STORAGE1_DATA_SHIFT  (0U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE1_DATA_WIDTH  (32U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE1_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_GLOBAL_GEN_STORAGE2
 */
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE2    (PMC_GLOBAL_BASEADDR + 0X00000038U)

#define PMC_GLOBAL_GLOBAL_GEN_STORAGE2_DATA_SHIFT  (0U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE2_DATA_WIDTH  (32U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE2_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_GLOBAL_GEN_STORAGE3
 */
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE3    (PMC_GLOBAL_BASEADDR + 0X0000003CU)

#define PMC_GLOBAL_GLOBAL_GEN_STORAGE3_DATA_SHIFT  (0U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE3_DATA_WIDTH  (32U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE3_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_GLOBAL_GEN_STORAGE4
 */
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE4    (PMC_GLOBAL_BASEADDR + 0X00000040U)

#define PMC_GLOBAL_GLOBAL_GEN_STORAGE4_DATA_SHIFT  (0U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE4_DATA_WIDTH  (32U)
#define PMC_GLOBAL_GLOBAL_GEN_STORAGE4_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PERS_GLOB_GEN_STORAGE0
 */
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE0    (PMC_GLOBAL_BASEADDR + 0X00000050U)

#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE0_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE0_DATA_WIDTH  (32U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE0_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PERS_GLOB_GEN_STORAGE1
 */
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE1    (PMC_GLOBAL_BASEADDR + 0X00000054U)

#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE1_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE1_DATA_WIDTH  (32U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE1_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PERS_GLOB_GEN_STORAGE2
 */
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE2    (PMC_GLOBAL_BASEADDR + 0X00000058U)

#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE2_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE2_DATA_WIDTH  (32U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE2_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PERS_GLOB_GEN_STORAGE3
 */
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE3    (PMC_GLOBAL_BASEADDR + 0X0000005CU)

#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE3_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE3_DATA_WIDTH  (32U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE3_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PERS_GLOB_GEN_STORAGE4
 */
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE4    (PMC_GLOBAL_BASEADDR + 0X00000060U)

#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE4_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE4_DATA_WIDTH  (32U)
#define PMC_GLOBAL_PERS_GLOB_GEN_STORAGE4_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_GSW_ERR
 */
#define PMC_GLOBAL_PMC_GSW_ERR    (PMC_GLOBAL_BASEADDR + 0X00000064U)

#define PMC_GLOBAL_PMC_GSW_ERR_NCR_FLAG_SHIFT  (31U)
#define PMC_GLOBAL_PMC_GSW_ERR_NCR_FLAG_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GSW_ERR_NCR_FLAG_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_GSW_ERR_CR_FLAG_SHIFT  (30U)
#define PMC_GLOBAL_PMC_GSW_ERR_CR_FLAG_WIDTH  (1U)
#define PMC_GLOBAL_PMC_GSW_ERR_CR_FLAG_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_GSW_ERR_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PMC_GSW_ERR_DATA_WIDTH  (30U)
#define PMC_GLOBAL_PMC_GSW_ERR_DATA_MASK   (0X3FFFFFFFU)

/*
 * Register: PMC_GLOBAL_PWR_STATUS
 */
#define PMC_GLOBAL_PWR_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000100U)

#define PMC_GLOBAL_PWR_STATUS_VCCAUX_VCCRAM_SHIFT  (18U)
#define PMC_GLOBAL_PWR_STATUS_VCCAUX_VCCRAM_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_VCCAUX_VCCRAM_MASK   (0X00040000U)

#define PMC_GLOBAL_PWR_STATUS_VCCRAM_SOC_SHIFT  (17U)
#define PMC_GLOBAL_PWR_STATUS_VCCRAM_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_VCCRAM_SOC_MASK   (0X00020000U)

#define PMC_GLOBAL_PWR_STATUS_VCCAUX_SOC_SHIFT  (16U)
#define PMC_GLOBAL_PWR_STATUS_VCCAUX_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_VCCAUX_SOC_MASK   (0X00010000U)

#define PMC_GLOBAL_PWR_STATUS_PL_SOC_SHIFT  (15U)
#define PMC_GLOBAL_PWR_STATUS_PL_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PL_SOC_MASK   (0X00008000U)

#define PMC_GLOBAL_PWR_STATUS_PMC_SOC_SHIFT  (14U)
#define PMC_GLOBAL_PWR_STATUS_PMC_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PMC_SOC_MASK   (0X00004000U)

#define PMC_GLOBAL_PWR_STATUS_PMC_SOC_NPI_SHIFT  (13U)
#define PMC_GLOBAL_PWR_STATUS_PMC_SOC_NPI_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PMC_SOC_NPI_MASK   (0X00002000U)

#define PMC_GLOBAL_PWR_STATUS_PMC_PL_SHIFT  (12U)
#define PMC_GLOBAL_PWR_STATUS_PMC_PL_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PMC_PL_MASK   (0X00001000U)

#define PMC_GLOBAL_PWR_STATUS_PMC_PL_CFRAME_SHIFT  (10U)
#define PMC_GLOBAL_PWR_STATUS_PMC_PL_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PMC_PL_CFRAME_MASK   (0X00000400U)

#define PMC_GLOBAL_PWR_STATUS_PMC_LPD_SHIFT  (9U)
#define PMC_GLOBAL_PWR_STATUS_PMC_LPD_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PMC_LPD_MASK   (0X00000200U)

#define PMC_GLOBAL_PWR_STATUS_PMC_LPD_DFX_SHIFT  (8U)
#define PMC_GLOBAL_PWR_STATUS_PMC_LPD_DFX_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_PMC_LPD_DFX_MASK   (0X00000100U)

#define PMC_GLOBAL_PWR_STATUS_LPD_SOC_SHIFT  (7U)
#define PMC_GLOBAL_PWR_STATUS_LPD_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_LPD_SOC_MASK   (0X00000080U)

#define PMC_GLOBAL_PWR_STATUS_LPD_PL_SHIFT  (6U)
#define PMC_GLOBAL_PWR_STATUS_LPD_PL_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_LPD_PL_MASK   (0X00000040U)

#define PMC_GLOBAL_PWR_STATUS_LPD_CPM_SHIFT  (4U)
#define PMC_GLOBAL_PWR_STATUS_LPD_CPM_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_LPD_CPM_MASK   (0X00000010U)

#define PMC_GLOBAL_PWR_STATUS_LPD_CPM_DFX_SHIFT  (3U)
#define PMC_GLOBAL_PWR_STATUS_LPD_CPM_DFX_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_LPD_CPM_DFX_MASK   (0X00000008U)

#define PMC_GLOBAL_PWR_STATUS_FPD_SOC_SHIFT  (2U)
#define PMC_GLOBAL_PWR_STATUS_FPD_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_FPD_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_PWR_STATUS_FPD_PL_SHIFT  (1U)
#define PMC_GLOBAL_PWR_STATUS_FPD_PL_WIDTH  (1U)
#define PMC_GLOBAL_PWR_STATUS_FPD_PL_MASK   (0X00000002U)

/*
 * Register: PMC_GLOBAL_PWR_SUPPLY_STATUS
 */
#define PMC_GLOBAL_PWR_SUPPLY_STATUS    (PMC_GLOBAL_BASEADDR + 0X0000010CU)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_RAM_SHIFT  (7U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_RAM_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_RAM_MASK   (0X00000080U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_PL_SHIFT  (6U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_PL_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_PL_MASK   (0X00000040U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCAUX_SHIFT  (5U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCAUX_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCAUX_MASK   (0X00000020U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_SOC_SHIFT  (4U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_SOC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_SOC_MASK   (0X00000010U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_LPD_SHIFT  (3U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_LPD_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_LPD_MASK   (0X00000008U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_FPD_SHIFT  (2U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_FPD_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_FPD_MASK   (0X00000004U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_PMC_SHIFT  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_PMC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCINT_PMC_MASK   (0X00000002U)

#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCAUX_PMC_SHIFT  (0U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCAUX_PMC_WIDTH  (1U)
#define PMC_GLOBAL_PWR_SUPPLY_STATUS_VCCAUX_PMC_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRUP_STATUS
 */
#define PMC_GLOBAL_REQ_PWRUP_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000110U)

#define PMC_GLOBAL_REQ_PWRUP_STATUS_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRUP_STATUS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_STATUS_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRUP_STATUS_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRUP_STATUS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_STATUS_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRUP_STATUS_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRUP_STATUS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_STATUS_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRUP_INT_MASK
 */
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK    (PMC_GLOBAL_BASEADDR + 0X00000114U)

#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_MASK_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRUP_INT_EN
 */
#define PMC_GLOBAL_REQ_PWRUP_INT_EN    (PMC_GLOBAL_BASEADDR + 0X00000118U)

#define PMC_GLOBAL_REQ_PWRUP_INT_EN_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRUP_INT_EN_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_EN_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRUP_INT_EN_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_EN_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_EN_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRUP_INT_EN_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRUP_INT_EN_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_EN_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRUP_INT_DIS
 */
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS    (PMC_GLOBAL_BASEADDR + 0X0000011CU)

#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_INT_DIS_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRUP_TRIG
 */
#define PMC_GLOBAL_REQ_PWRUP_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000120U)

#define PMC_GLOBAL_REQ_PWRUP_TRIG_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRUP_TRIG_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_TRIG_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRUP_TRIG_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRUP_TRIG_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_TRIG_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRUP_TRIG_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRUP_TRIG_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRUP_TRIG_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRDWN_STATUS
 */
#define PMC_GLOBAL_REQ_PWRDWN_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000210U)

#define PMC_GLOBAL_REQ_PWRDWN_STATUS_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRDWN_STATUS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_STATUS_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRDWN_STATUS_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_STATUS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_STATUS_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRDWN_STATUS_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRDWN_STATUS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_STATUS_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRDWN_INT_MASK
 */
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK    (PMC_GLOBAL_BASEADDR + 0X00000214U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_MASK_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRDWN_INT_EN
 */
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN    (PMC_GLOBAL_BASEADDR + 0X00000218U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_EN_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRDWN_INT_DIS
 */
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS    (PMC_GLOBAL_BASEADDR + 0X0000021CU)

#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_INT_DIS_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_PWRDWN_TRIG
 */
#define PMC_GLOBAL_REQ_PWRDWN_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000220U)

#define PMC_GLOBAL_REQ_PWRDWN_TRIG_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_PWRDWN_TRIG_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_TRIG_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_PWRDWN_TRIG_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_TRIG_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_TRIG_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_PWRDWN_TRIG_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_PWRDWN_TRIG_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_PWRDWN_TRIG_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_ISO_STATUS
 */
#define PMC_GLOBAL_REQ_ISO_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000310U)

#define PMC_GLOBAL_REQ_ISO_STATUS_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_ISO_STATUS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_STATUS_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_ISO_STATUS_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_ISO_STATUS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_STATUS_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_ISO_STATUS_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_ISO_STATUS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_STATUS_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_ISO_INT_MASK
 */
#define PMC_GLOBAL_REQ_ISO_INT_MASK    (PMC_GLOBAL_BASEADDR + 0X00000314U)

#define PMC_GLOBAL_REQ_ISO_INT_MASK_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_ISO_INT_MASK_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_MASK_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_ISO_INT_MASK_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_MASK_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_MASK_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_ISO_INT_MASK_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_ISO_INT_MASK_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_MASK_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_ISO_INT_EN
 */
#define PMC_GLOBAL_REQ_ISO_INT_EN    (PMC_GLOBAL_BASEADDR + 0X00000318U)

#define PMC_GLOBAL_REQ_ISO_INT_EN_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_ISO_INT_EN_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_EN_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_ISO_INT_EN_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_EN_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_EN_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_ISO_INT_EN_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_ISO_INT_EN_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_EN_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_ISO_INT_DIS
 */
#define PMC_GLOBAL_REQ_ISO_INT_DIS    (PMC_GLOBAL_BASEADDR + 0X0000031CU)

#define PMC_GLOBAL_REQ_ISO_INT_DIS_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_ISO_INT_DIS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_DIS_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_ISO_INT_DIS_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_DIS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_DIS_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_ISO_INT_DIS_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_ISO_INT_DIS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_INT_DIS_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_ISO_TRIG
 */
#define PMC_GLOBAL_REQ_ISO_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000320U)

#define PMC_GLOBAL_REQ_ISO_TRIG_PL_SHIFT  (2U)
#define PMC_GLOBAL_REQ_ISO_TRIG_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_TRIG_PL_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_ISO_TRIG_SOC_SHIFT  (1U)
#define PMC_GLOBAL_REQ_ISO_TRIG_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_TRIG_SOC_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_ISO_TRIG_LPD_SHIFT  (0U)
#define PMC_GLOBAL_REQ_ISO_TRIG_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_ISO_TRIG_LPD_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_DDR_RETENTION
 */
#define PMC_GLOBAL_DDR_RETENTION    (PMC_GLOBAL_BASEADDR + 0X00000324U)

#define PMC_GLOBAL_DDR_RETENTION_VALUE_SHIFT  (0U)
#define PMC_GLOBAL_DDR_RETENTION_VALUE_WIDTH  (1U)
#define PMC_GLOBAL_DDR_RETENTION_VALUE_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_USR_GTS
 */
#define PMC_GLOBAL_USR_GTS    (PMC_GLOBAL_BASEADDR + 0X00000328U)

#define PMC_GLOBAL_USR_GTS_USR_GTS_SHIFT  (0U)
#define PMC_GLOBAL_USR_GTS_USR_GTS_WIDTH  (1U)
#define PMC_GLOBAL_USR_GTS_USR_GTS_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_SWRST_STATUS
 */
#define PMC_GLOBAL_REQ_SWRST_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000410U)

#define PMC_GLOBAL_REQ_SWRST_STATUS_PL_SHIFT  (3U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_PL_MASK   (0X00000008U)

#define PMC_GLOBAL_REQ_SWRST_STATUS_SOC_SHIFT  (2U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_SWRST_STATUS_LPD_SHIFT  (1U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_LPD_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_SHIFT  (0U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_SWRST_INT_MASK
 */
#define PMC_GLOBAL_REQ_SWRST_INT_MASK    (PMC_GLOBAL_BASEADDR + 0X00000414U)

#define PMC_GLOBAL_REQ_SWRST_INT_MASK_PL_SHIFT  (3U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_PL_MASK   (0X00000008U)

#define PMC_GLOBAL_REQ_SWRST_INT_MASK_SOC_SHIFT  (2U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_SWRST_INT_MASK_LPD_SHIFT  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_LPD_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_SHIFT  (0U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_SWRST_INT_EN
 */
#define PMC_GLOBAL_REQ_SWRST_INT_EN    (PMC_GLOBAL_BASEADDR + 0X00000418U)

#define PMC_GLOBAL_REQ_SWRST_INT_EN_PL_SHIFT  (3U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_PL_MASK   (0X00000008U)

#define PMC_GLOBAL_REQ_SWRST_INT_EN_SOC_SHIFT  (2U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_SWRST_INT_EN_LPD_SHIFT  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_LPD_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_SHIFT  (0U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_SWRST_INT_DIS
 */
#define PMC_GLOBAL_REQ_SWRST_INT_DIS    (PMC_GLOBAL_BASEADDR + 0X0000041CU)

#define PMC_GLOBAL_REQ_SWRST_INT_DIS_PL_SHIFT  (3U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_PL_MASK   (0X00000008U)

#define PMC_GLOBAL_REQ_SWRST_INT_DIS_SOC_SHIFT  (2U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_SWRST_INT_DIS_LPD_SHIFT  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_LPD_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_SHIFT  (0U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_REQ_SWRST_TRIG
 */
#define PMC_GLOBAL_REQ_SWRST_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000420U)

#define PMC_GLOBAL_REQ_SWRST_TRIG_PL_SHIFT  (3U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_PL_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_PL_MASK   (0X00000008U)

#define PMC_GLOBAL_REQ_SWRST_TRIG_SOC_SHIFT  (2U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_SOC_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_REQ_SWRST_TRIG_LPD_SHIFT  (1U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_LPD_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_LPD_MASK   (0X00000002U)

#define PMC_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_SHIFT  (0U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_WIDTH  (1U)
#define PMC_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_WAKEUP_IRQ_STATUS
 */
#define PMC_GLOBAL_WAKEUP_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000430U)

#define PMC_GLOBAL_WAKEUP_IRQ_STATUS_CPM_CORESIGHT_SHIFT  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_STATUS_CPM_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_STATUS_CPM_CORESIGHT_MASK   (0X00000002U)

#define PMC_GLOBAL_WAKEUP_IRQ_STATUS_LPD_CORESIGHT_SHIFT  (0U)
#define PMC_GLOBAL_WAKEUP_IRQ_STATUS_LPD_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_STATUS_LPD_CORESIGHT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_WAKEUP_IRQ_MASK
 */
#define PMC_GLOBAL_WAKEUP_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X00000434U)

#define PMC_GLOBAL_WAKEUP_IRQ_MASK_CPM_CORESIGHT_SHIFT  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_MASK_CPM_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_MASK_CPM_CORESIGHT_MASK   (0X00000002U)

#define PMC_GLOBAL_WAKEUP_IRQ_MASK_LPD_CORESIGHT_SHIFT  (0U)
#define PMC_GLOBAL_WAKEUP_IRQ_MASK_LPD_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_MASK_LPD_CORESIGHT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_WAKEUP_IRQ_EN
 */
#define PMC_GLOBAL_WAKEUP_IRQ_EN    (PMC_GLOBAL_BASEADDR + 0X00000438U)

#define PMC_GLOBAL_WAKEUP_IRQ_EN_CPM_CORESIGHT_SHIFT  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_EN_CPM_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_EN_CPM_CORESIGHT_MASK   (0X00000002U)

#define PMC_GLOBAL_WAKEUP_IRQ_EN_LPD_CORESIGHT_SHIFT  (0U)
#define PMC_GLOBAL_WAKEUP_IRQ_EN_LPD_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_EN_LPD_CORESIGHT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_WAKEUP_IRQ_DIS
 */
#define PMC_GLOBAL_WAKEUP_IRQ_DIS    (PMC_GLOBAL_BASEADDR + 0X0000043CU)

#define PMC_GLOBAL_WAKEUP_IRQ_DIS_CPM_CORESIGHT_SHIFT  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_DIS_CPM_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_DIS_CPM_CORESIGHT_MASK   (0X00000002U)

#define PMC_GLOBAL_WAKEUP_IRQ_DIS_LPD_CORESIGHT_SHIFT  (0U)
#define PMC_GLOBAL_WAKEUP_IRQ_DIS_LPD_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_DIS_LPD_CORESIGHT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_WAKEUP_IRQ_TRIG
 */
#define PMC_GLOBAL_WAKEUP_IRQ_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000440U)

#define PMC_GLOBAL_WAKEUP_IRQ_TRIG_CPM_CORESIGHT_SHIFT  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_TRIG_CPM_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_TRIG_CPM_CORESIGHT_MASK   (0X00000002U)

#define PMC_GLOBAL_WAKEUP_IRQ_TRIG_LPD_CORESIGHT_SHIFT  (0U)
#define PMC_GLOBAL_WAKEUP_IRQ_TRIG_LPD_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_WAKEUP_IRQ_TRIG_LPD_CORESIGHT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_DBG_PWR_ACK
 */
#define PMC_GLOBAL_DBG_PWR_ACK    (PMC_GLOBAL_BASEADDR + 0X00000444U)

#define PMC_GLOBAL_DBG_PWR_ACK_CPM_CORESIGHT_SHIFT  (1U)
#define PMC_GLOBAL_DBG_PWR_ACK_CPM_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_DBG_PWR_ACK_CPM_CORESIGHT_MASK   (0X00000002U)

#define PMC_GLOBAL_DBG_PWR_ACK_LPD_CORESIGHT_SHIFT  (0U)
#define PMC_GLOBAL_DBG_PWR_ACK_LPD_CORESIGHT_WIDTH  (1U)
#define PMC_GLOBAL_DBG_PWR_ACK_LPD_CORESIGHT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SSS_CFG
 */
#define PMC_GLOBAL_PMC_SSS_CFG    (PMC_GLOBAL_BASEADDR + 0X00000500U)

#define PMC_GLOBAL_PMC_SSS_CFG_SBI_CFG_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SSS_CFG_SBI_CFG_WIDTH  (4U)
#define PMC_GLOBAL_PMC_SSS_CFG_SBI_CFG_MASK   (0X00F00000U)

#define PMC_GLOBAL_PMC_SSS_CFG_SHA_CFG_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SSS_CFG_SHA_CFG_WIDTH  (4U)
#define PMC_GLOBAL_PMC_SSS_CFG_SHA_CFG_MASK   (0X000F0000U)

#define PMC_GLOBAL_PMC_SSS_CFG_AES_CFG_SHIFT  (12U)
#define PMC_GLOBAL_PMC_SSS_CFG_AES_CFG_WIDTH  (4U)
#define PMC_GLOBAL_PMC_SSS_CFG_AES_CFG_MASK   (0X0000F000U)

#define PMC_GLOBAL_PMC_SSS_CFG_DMA1_CFG_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SSS_CFG_DMA1_CFG_WIDTH  (4U)
#define PMC_GLOBAL_PMC_SSS_CFG_DMA1_CFG_MASK   (0X000000F0U)

#define PMC_GLOBAL_PMC_SSS_CFG_DMA0_CFG_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SSS_CFG_DMA0_CFG_WIDTH  (4U)
#define PMC_GLOBAL_PMC_SSS_CFG_DMA0_CFG_MASK   (0X0000000FU)

/*
 * Register: PMC_GLOBAL_PRAM_ZEROIZE_SIZE
 */
#define PMC_GLOBAL_PRAM_ZEROIZE_SIZE    (PMC_GLOBAL_BASEADDR + 0X00000518U)

#define PMC_GLOBAL_PRAM_ZEROIZE_SIZE_VALUE_SHIFT  (0U)
#define PMC_GLOBAL_PRAM_ZEROIZE_SIZE_VALUE_WIDTH  (32U)
#define PMC_GLOBAL_PRAM_ZEROIZE_SIZE_VALUE_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_0
 */
#define PMC_GLOBAL_TAMPER_RESP_0    (PMC_GLOBAL_BASEADDR + 0X00000530U)

#define PMC_GLOBAL_TAMPER_RESP_0_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_0_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_0_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_0_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_0_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_0_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_0_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_0_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_1
 */
#define PMC_GLOBAL_TAMPER_RESP_1    (PMC_GLOBAL_BASEADDR + 0X00000534U)

#define PMC_GLOBAL_TAMPER_RESP_1_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_1_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_1_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_1_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_1_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_1_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_1_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_1_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_2
 */
#define PMC_GLOBAL_TAMPER_RESP_2    (PMC_GLOBAL_BASEADDR + 0X00000538U)

#define PMC_GLOBAL_TAMPER_RESP_2_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_2_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_2_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_2_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_2_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_2_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_2_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_2_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_3
 */
#define PMC_GLOBAL_TAMPER_RESP_3    (PMC_GLOBAL_BASEADDR + 0X0000053CU)

#define PMC_GLOBAL_TAMPER_RESP_3_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_3_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_3_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_3_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_3_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_3_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_3_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_3_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_4
 */
#define PMC_GLOBAL_TAMPER_RESP_4    (PMC_GLOBAL_BASEADDR + 0X00000540U)

#define PMC_GLOBAL_TAMPER_RESP_4_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_4_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_4_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_4_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_4_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_4_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_4_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_4_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_5
 */
#define PMC_GLOBAL_TAMPER_RESP_5    (PMC_GLOBAL_BASEADDR + 0X00000544U)

#define PMC_GLOBAL_TAMPER_RESP_5_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_5_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_5_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_5_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_5_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_5_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_5_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_5_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_6
 */
#define PMC_GLOBAL_TAMPER_RESP_6    (PMC_GLOBAL_BASEADDR + 0X00000548U)

#define PMC_GLOBAL_TAMPER_RESP_6_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_6_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_6_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_6_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_6_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_6_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_6_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_6_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_7
 */
#define PMC_GLOBAL_TAMPER_RESP_7    (PMC_GLOBAL_BASEADDR + 0X0000054CU)

#define PMC_GLOBAL_TAMPER_RESP_7_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_7_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_7_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_7_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_7_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_7_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_7_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_7_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_8
 */
#define PMC_GLOBAL_TAMPER_RESP_8    (PMC_GLOBAL_BASEADDR + 0X00000550U)

#define PMC_GLOBAL_TAMPER_RESP_8_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_8_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_8_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_8_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_8_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_8_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_8_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_8_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_9
 */
#define PMC_GLOBAL_TAMPER_RESP_9    (PMC_GLOBAL_BASEADDR + 0X00000554U)

#define PMC_GLOBAL_TAMPER_RESP_9_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_9_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_9_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_9_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_9_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_9_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_9_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_9_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_10U)
 */
#define PMC_GLOBAL_TAMPER_RESP_10    (PMC_GLOBAL_BASEADDR + 0X00000558U)

#define PMC_GLOBAL_TAMPER_RESP_10_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_10_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_10_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_10_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_10_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_10_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_10_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_10_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_11U)
 */
#define PMC_GLOBAL_TAMPER_RESP_11    (PMC_GLOBAL_BASEADDR + 0X0000055CU)

#define PMC_GLOBAL_TAMPER_RESP_11_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_11_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_11_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_11_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_11_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_11_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_11_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_11_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_12U)
 */
#define PMC_GLOBAL_TAMPER_RESP_12    (PMC_GLOBAL_BASEADDR + 0X00000560U)

#define PMC_GLOBAL_TAMPER_RESP_12_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_12_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_12_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_12_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_12_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_12_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_12_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_12_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_RESP_13U)
 */
#define PMC_GLOBAL_TAMPER_RESP_13    (PMC_GLOBAL_BASEADDR + 0X00000564U)

#define PMC_GLOBAL_TAMPER_RESP_13_BBRAM_ERASE_SHIFT  (4U)
#define PMC_GLOBAL_TAMPER_RESP_13_BBRAM_ERASE_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_13_BBRAM_ERASE_MASK   (0X00000010U)

#define PMC_GLOBAL_TAMPER_RESP_13_SYS_LOCKDOWN_1_SHIFT  (3U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_LOCKDOWN_1_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_LOCKDOWN_1_MASK   (0X00000008U)

#define PMC_GLOBAL_TAMPER_RESP_13_SYS_LOCKDOWN_0_SHIFT  (2U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_LOCKDOWN_0_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_LOCKDOWN_0_MASK   (0X00000004U)

#define PMC_GLOBAL_TAMPER_RESP_13_SYS_RESET_SHIFT  (1U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_RESET_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_RESET_MASK   (0X00000002U)

#define PMC_GLOBAL_TAMPER_RESP_13_SYS_INTERRUPT_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_INTERRUPT_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_RESP_13_SYS_INTERRUPT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_TAMPER_TRIG
 */
#define PMC_GLOBAL_TAMPER_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000570U)

#define PMC_GLOBAL_TAMPER_TRIG_TAMPER_SHIFT  (0U)
#define PMC_GLOBAL_TAMPER_TRIG_TAMPER_WIDTH  (1U)
#define PMC_GLOBAL_TAMPER_TRIG_TAMPER_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PPU0_MB_FATAL
 */
#define PMC_GLOBAL_PPU0_MB_FATAL    (PMC_GLOBAL_BASEADDR + 0X00000600U)

#define PMC_GLOBAL_PPU0_MB_FATAL_CPU3_SHIFT  (2U)
#define PMC_GLOBAL_PPU0_MB_FATAL_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB_FATAL_CPU3_MASK   (0X00000004U)

#define PMC_GLOBAL_PPU0_MB_FATAL_CPU2_SHIFT  (1U)
#define PMC_GLOBAL_PPU0_MB_FATAL_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB_FATAL_CPU2_MASK   (0X00000002U)

#define PMC_GLOBAL_PPU0_MB_FATAL_CPU1_SHIFT  (0U)
#define PMC_GLOBAL_PPU0_MB_FATAL_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB_FATAL_CPU1_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PPU0_MB1_FT_STATUS
 */
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000604U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU3_SHIFT  (14U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU3_MASK   (0X00004000U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU2_SHIFT  (13U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU2_MASK   (0X00002000U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU1_SHIFT  (12U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_CPU1_MASK   (0X00001000U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_FT_STATE_SHIFT  (10U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_FT_STATE_WIDTH  (2U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_FT_STATE_MASK   (0X00000C00U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_WDT_EXP_SHIFT  (9U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_WDT_EXP_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_WDT_EXP_MASK   (0X00000200U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_UNCORR_ERR_SHIFT  (8U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_UNCORR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_UNCORR_ERR_MASK   (0X00000100U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_VOTER_ERR_SHIFT  (7U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_VOTER_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_VOTER_ERR_MASK   (0X00000080U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_FTL_MISMATCH_SHIFT  (4U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_FTL_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_FTL_MISMATCH_MASK   (0X00000070U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_LS_RECOVER_SHIFT  (3U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_LS_RECOVER_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_LS_RECOVER_MASK   (0X00000008U)

#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_LS_MISMATCH_SHIFT  (0U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_LS_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU0_MB1_FT_STATUS_LS_MISMATCH_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_PPU0_MB2_FT_STATUS
 */
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000608U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU3_SHIFT  (14U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU3_MASK   (0X00004000U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU2_SHIFT  (13U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU2_MASK   (0X00002000U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU1_SHIFT  (12U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_CPU1_MASK   (0X00001000U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_FT_STATE_SHIFT  (10U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_FT_STATE_WIDTH  (2U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_FT_STATE_MASK   (0X00000C00U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_WDT_EXP_SHIFT  (9U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_WDT_EXP_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_WDT_EXP_MASK   (0X00000200U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_UNCORR_ERR_SHIFT  (8U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_UNCORR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_UNCORR_ERR_MASK   (0X00000100U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_VOTER_ERR_SHIFT  (7U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_VOTER_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_VOTER_ERR_MASK   (0X00000080U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_FTL_MISMATCH_SHIFT  (4U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_FTL_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_FTL_MISMATCH_MASK   (0X00000070U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_LS_RECOVER_SHIFT  (3U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_LS_RECOVER_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_LS_RECOVER_MASK   (0X00000008U)

#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_LS_MISMATCH_SHIFT  (0U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_LS_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU0_MB2_FT_STATUS_LS_MISMATCH_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_PPU0_MB3_FT_STATUS
 */
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS    (PMC_GLOBAL_BASEADDR + 0X0000060CU)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU3_SHIFT  (14U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU3_MASK   (0X00004000U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU2_SHIFT  (13U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU2_MASK   (0X00002000U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU1_SHIFT  (12U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_CPU1_MASK   (0X00001000U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_FT_STATE_SHIFT  (10U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_FT_STATE_WIDTH  (2U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_FT_STATE_MASK   (0X00000C00U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_WDT_EXP_SHIFT  (9U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_WDT_EXP_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_WDT_EXP_MASK   (0X00000200U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_UNCORR_ERR_SHIFT  (8U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_UNCORR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_UNCORR_ERR_MASK   (0X00000100U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_VOTER_ERR_SHIFT  (7U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_VOTER_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_VOTER_ERR_MASK   (0X00000080U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_FTL_MISMATCH_SHIFT  (4U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_FTL_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_FTL_MISMATCH_MASK   (0X00000070U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_LS_RECOVER_SHIFT  (3U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_LS_RECOVER_WIDTH  (1U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_LS_RECOVER_MASK   (0X00000008U)

#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_LS_MISMATCH_SHIFT  (0U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_LS_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU0_MB3_FT_STATUS_LS_MISMATCH_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_PPU1_MB_FATAL
 */
#define PMC_GLOBAL_PPU1_MB_FATAL    (PMC_GLOBAL_BASEADDR + 0X00000610U)

#define PMC_GLOBAL_PPU1_MB_FATAL_CPU3_SHIFT  (2U)
#define PMC_GLOBAL_PPU1_MB_FATAL_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB_FATAL_CPU3_MASK   (0X00000004U)

#define PMC_GLOBAL_PPU1_MB_FATAL_CPU2_SHIFT  (1U)
#define PMC_GLOBAL_PPU1_MB_FATAL_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB_FATAL_CPU2_MASK   (0X00000002U)

#define PMC_GLOBAL_PPU1_MB_FATAL_CPU1_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_MB_FATAL_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB_FATAL_CPU1_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PPU1_MB1_FT_STATUS
 */
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000614U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU3_SHIFT  (14U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU3_MASK   (0X00004000U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU2_SHIFT  (13U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU2_MASK   (0X00002000U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU1_SHIFT  (12U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_CPU1_MASK   (0X00001000U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_FT_STATE_SHIFT  (10U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_FT_STATE_WIDTH  (2U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_FT_STATE_MASK   (0X00000C00U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_WDT_EXP_SHIFT  (9U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_WDT_EXP_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_WDT_EXP_MASK   (0X00000200U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_UNCORR_ERR_SHIFT  (8U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_UNCORR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_UNCORR_ERR_MASK   (0X00000100U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_VOTER_ERR_SHIFT  (7U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_VOTER_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_VOTER_ERR_MASK   (0X00000080U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_FTL_MISMATCH_SHIFT  (4U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_FTL_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_FTL_MISMATCH_MASK   (0X00000070U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_LS_RECOVER_SHIFT  (3U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_LS_RECOVER_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_LS_RECOVER_MASK   (0X00000008U)

#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_LS_MISMATCH_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_LS_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU1_MB1_FT_STATUS_LS_MISMATCH_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_PPU1_MB2_FT_STATUS
 */
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000618U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU3_SHIFT  (14U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU3_MASK   (0X00004000U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU2_SHIFT  (13U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU2_MASK   (0X00002000U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU1_SHIFT  (12U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_CPU1_MASK   (0X00001000U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_FT_STATE_SHIFT  (10U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_FT_STATE_WIDTH  (2U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_FT_STATE_MASK   (0X00000C00U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_WDT_EXP_SHIFT  (9U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_WDT_EXP_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_WDT_EXP_MASK   (0X00000200U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_UNCORR_ERR_SHIFT  (8U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_UNCORR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_UNCORR_ERR_MASK   (0X00000100U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_VOTER_ERR_SHIFT  (7U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_VOTER_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_VOTER_ERR_MASK   (0X00000080U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_FTL_MISMATCH_SHIFT  (4U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_FTL_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_FTL_MISMATCH_MASK   (0X00000070U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_LS_RECOVER_SHIFT  (3U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_LS_RECOVER_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_LS_RECOVER_MASK   (0X00000008U)

#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_LS_MISMATCH_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_LS_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU1_MB2_FT_STATUS_LS_MISMATCH_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_PPU1_MB3_FT_STATUS
 */
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS    (PMC_GLOBAL_BASEADDR + 0X0000061CU)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU3_SHIFT  (14U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU3_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU3_MASK   (0X00004000U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU2_SHIFT  (13U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU2_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU2_MASK   (0X00002000U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU1_SHIFT  (12U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU1_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_CPU1_MASK   (0X00001000U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_FT_STATE_SHIFT  (10U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_FT_STATE_WIDTH  (2U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_FT_STATE_MASK   (0X00000C00U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_WDT_EXP_SHIFT  (9U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_WDT_EXP_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_WDT_EXP_MASK   (0X00000200U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_UNCORR_ERR_SHIFT  (8U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_UNCORR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_UNCORR_ERR_MASK   (0X00000100U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_VOTER_ERR_SHIFT  (7U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_VOTER_ERR_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_VOTER_ERR_MASK   (0X00000080U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_FTL_MISMATCH_SHIFT  (4U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_FTL_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_FTL_MISMATCH_MASK   (0X00000070U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_LS_RECOVER_SHIFT  (3U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_LS_RECOVER_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_LS_RECOVER_MASK   (0X00000008U)

#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_LS_MISMATCH_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_LS_MISMATCH_WIDTH  (3U)
#define PMC_GLOBAL_PPU1_MB3_FT_STATUS_LS_MISMATCH_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_PPU_1_RST
 */
#define PMC_GLOBAL_PPU_1_RST    (PMC_GLOBAL_BASEADDR + 0X00000620U)

#define PMC_GLOBAL_PPU_1_RST_RST_N_SHIFT  (0U)
#define PMC_GLOBAL_PPU_1_RST_RST_N_WIDTH  (1U)
#define PMC_GLOBAL_PPU_1_RST_RST_N_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PPU_1_RST_MODE
 */
#define PMC_GLOBAL_PPU_1_RST_MODE    (PMC_GLOBAL_BASEADDR + 0X00000624U)

#define PMC_GLOBAL_PPU_1_RST_MODE_WAKEUP_SHIFT  (4U)
#define PMC_GLOBAL_PPU_1_RST_MODE_WAKEUP_WIDTH  (1U)
#define PMC_GLOBAL_PPU_1_RST_MODE_WAKEUP_MASK   (0X00000010U)

#define PMC_GLOBAL_PPU_1_RST_MODE_RST_MODE_SHIFT  (0U)
#define PMC_GLOBAL_PPU_1_RST_MODE_RST_MODE_WIDTH  (2U)
#define PMC_GLOBAL_PPU_1_RST_MODE_RST_MODE_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_PPU1_AXI
 */
#define PMC_GLOBAL_PPU1_AXI    (PMC_GLOBAL_BASEADDR + 0X00000634U)

#define PMC_GLOBAL_PPU1_AXI_ARQOS_SHIFT  (4U)
#define PMC_GLOBAL_PPU1_AXI_ARQOS_WIDTH  (4U)
#define PMC_GLOBAL_PPU1_AXI_ARQOS_MASK   (0X000000F0U)

#define PMC_GLOBAL_PPU1_AXI_AWQOS_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_AXI_AWQOS_WIDTH  (4U)
#define PMC_GLOBAL_PPU1_AXI_AWQOS_MASK   (0X0000000FU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_STATUS
 */
#define PMC_GLOBAL_ROM_VALIDATION_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000700U)

#define PMC_GLOBAL_ROM_VALIDATION_STATUS_PASS_SHIFT  (1U)
#define PMC_GLOBAL_ROM_VALIDATION_STATUS_PASS_WIDTH  (1U)
#define PMC_GLOBAL_ROM_VALIDATION_STATUS_PASS_MASK   (0X00000002U)

#define PMC_GLOBAL_ROM_VALIDATION_STATUS_DONE_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_STATUS_DONE_WIDTH  (1U)
#define PMC_GLOBAL_ROM_VALIDATION_STATUS_DONE_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_0
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_0    (PMC_GLOBAL_BASEADDR + 0X00000704U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_1
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_1    (PMC_GLOBAL_BASEADDR + 0X00000708U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_2
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_2    (PMC_GLOBAL_BASEADDR + 0X0000070CU)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_3
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_3    (PMC_GLOBAL_BASEADDR + 0X00000710U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_4
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_4    (PMC_GLOBAL_BASEADDR + 0X00000714U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_5
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_5    (PMC_GLOBAL_BASEADDR + 0X00000718U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_6
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_6    (PMC_GLOBAL_BASEADDR + 0X0000071CU)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_7
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_7    (PMC_GLOBAL_BASEADDR + 0X00000720U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_8
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_8    (PMC_GLOBAL_BASEADDR + 0X00000724U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_9
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_9    (PMC_GLOBAL_BASEADDR + 0X00000728U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_10
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_10    (PMC_GLOBAL_BASEADDR + 0X0000072CU)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_ROM_VALIDATION_DIGEST_11
 */
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_11    (PMC_GLOBAL_BASEADDR + 0X00000730U)

#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_SHIFT  (0U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_WIDTH  (32U)
#define PMC_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_0
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_0    (PMC_GLOBAL_BASEADDR + 0X00000750U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_0_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_0_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_0_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_1
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_1    (PMC_GLOBAL_BASEADDR + 0X00000754U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_1_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_1_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_1_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_2
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_2    (PMC_GLOBAL_BASEADDR + 0X00000758U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_2_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_2_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_2_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_3
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_3    (PMC_GLOBAL_BASEADDR + 0X0000075CU)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_3_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_3_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_3_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_4
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_4    (PMC_GLOBAL_BASEADDR + 0X00000760U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_4_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_4_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_4_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_5
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_5    (PMC_GLOBAL_BASEADDR + 0X00000764U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_5_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_5_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_5_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_6
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_6    (PMC_GLOBAL_BASEADDR + 0X00000768U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_6_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_6_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_6_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_7
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_7    (PMC_GLOBAL_BASEADDR + 0X0000076CU)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_7_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_7_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_7_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_8
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_8    (PMC_GLOBAL_BASEADDR + 0X00000770U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_8_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_8_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_8_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_9
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_9    (PMC_GLOBAL_BASEADDR + 0X00000774U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_9_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_9_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_9_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_10
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_10    (PMC_GLOBAL_BASEADDR + 0X00000778U)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_10_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_10_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_10_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_FW_AUTH_HASH_11
 */
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_11    (PMC_GLOBAL_BASEADDR + 0X0000077CU)

#define PMC_GLOBAL_PMC_FW_AUTH_HASH_11_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_11_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PMC_FW_AUTH_HASH_11_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SAFETY_CHK
 */
#define PMC_GLOBAL_SAFETY_CHK    (PMC_GLOBAL_BASEADDR + 0X00000800U)

#define PMC_GLOBAL_SAFETY_CHK_DATA_SHIFT  (0U)
#define PMC_GLOBAL_SAFETY_CHK_DATA_WIDTH  (32U)
#define PMC_GLOBAL_SAFETY_CHK_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SAFETY_CNTRL
 */
#define PMC_GLOBAL_SAFETY_CNTRL    (PMC_GLOBAL_BASEADDR + 0X00000804U)

#define PMC_GLOBAL_SAFETY_CNTRL_SAFETY_MISSION_DIS_SHIFT  (0U)
#define PMC_GLOBAL_SAFETY_CNTRL_SAFETY_MISSION_DIS_WIDTH  (1U)
#define PMC_GLOBAL_SAFETY_CNTRL_SAFETY_MISSION_DIS_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PL_STATUS
 */
#define PMC_GLOBAL_PL_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000880U)

#define PMC_GLOBAL_PL_STATUS_POR_PL_B_SHIFT  (0U)
#define PMC_GLOBAL_PL_STATUS_POR_PL_B_WIDTH  (1U)
#define PMC_GLOBAL_PL_STATUS_POR_PL_B_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_DONE
 */
#define PMC_GLOBAL_DONE    (PMC_GLOBAL_BASEADDR + 0X00000884U)

#define PMC_GLOBAL_DONE_DONE_SHIFT  (0U)
#define PMC_GLOBAL_DONE_DONE_WIDTH  (1U)
#define PMC_GLOBAL_DONE_DONE_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PL_GPO
 */
#define PMC_GLOBAL_PMC_PL_GPO    (PMC_GLOBAL_BASEADDR + 0X00000900U)

#define PMC_GLOBAL_PMC_PL_GPO_GPO_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PL_GPO_GPO_WIDTH  (32U)
#define PMC_GLOBAL_PMC_PL_GPO_GPO_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_PPU1_GPI
 */
#define PMC_GLOBAL_PMC_PPU1_GPI    (PMC_GLOBAL_BASEADDR + 0X00000910U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_31_SHIFT  (31U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_31_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_31_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_30_SHIFT  (30U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_30_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_30_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_29_SHIFT  (29U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_29_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_29_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_28_SHIFT  (28U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_28_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_28_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_27_SHIFT  (27U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_27_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_27_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_26_SHIFT  (26U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_26_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_26_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_25_SHIFT  (25U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_25_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_25_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_24_SHIFT  (24U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_24_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_24_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_23_SHIFT  (23U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_23_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_23_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_22_SHIFT  (22U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_22_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_22_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_21_SHIFT  (21U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_21_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_21_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_20_SHIFT  (20U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_20_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_20_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_19_SHIFT  (19U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_19_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_19_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_18_SHIFT  (18U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_18_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_18_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_17_SHIFT  (17U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_17_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_17_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_16_SHIFT  (16U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_16_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_16_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_15_SHIFT  (15U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_15_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_15_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_14_SHIFT  (14U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_14_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_14_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_13_SHIFT  (13U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_13_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_13_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_12_SHIFT  (12U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_12_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_12_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_11_SHIFT  (11U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_11_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_11_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_10_SHIFT  (10U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_10_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_10_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_9_SHIFT  (9U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_9_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_8_SHIFT  (8U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_8_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_7_SHIFT  (7U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_7_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_7_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_6_SHIFT  (6U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_6_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_6_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_5_SHIFT  (5U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_5_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_4_SHIFT  (4U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_4_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_GPI_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PPU1_GPI_MASK
 */
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK    (PMC_GLOBAL_BASEADDR + 0X00000914U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_31_SHIFT  (31U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_31_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_31_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_30_SHIFT  (30U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_30_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_30_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_29_SHIFT  (29U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_29_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_29_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_28_SHIFT  (28U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_28_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_28_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_27_SHIFT  (27U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_27_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_27_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_26_SHIFT  (26U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_26_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_26_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_25_SHIFT  (25U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_25_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_25_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_24_SHIFT  (24U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_24_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_24_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_23_SHIFT  (23U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_23_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_23_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_22_SHIFT  (22U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_22_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_22_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_21_SHIFT  (21U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_21_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_21_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_20_SHIFT  (20U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_20_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_20_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_19_SHIFT  (19U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_19_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_19_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_18_SHIFT  (18U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_18_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_18_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_17_SHIFT  (17U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_17_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_17_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_16_SHIFT  (16U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_16_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_16_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_15_SHIFT  (15U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_15_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_15_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_14_SHIFT  (14U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_14_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_14_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_13_SHIFT  (13U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_13_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_13_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_12_SHIFT  (12U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_12_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_12_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_11_SHIFT  (11U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_11_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_11_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_10_SHIFT  (10U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_10_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_10_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_9_SHIFT  (9U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_9_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_8_SHIFT  (8U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_8_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_7_SHIFT  (7U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_7_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_7_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_6_SHIFT  (6U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_6_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_6_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_5_SHIFT  (5U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_5_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_4_SHIFT  (4U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_4_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_MASK_GPI_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PPU1_GPI_EN
 */
#define PMC_GLOBAL_PMC_PPU1_GPI_EN    (PMC_GLOBAL_BASEADDR + 0X00000918U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_31_SHIFT  (31U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_31_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_31_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_30_SHIFT  (30U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_30_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_30_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_29_SHIFT  (29U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_29_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_29_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_28_SHIFT  (28U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_28_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_28_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_27_SHIFT  (27U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_27_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_27_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_26_SHIFT  (26U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_26_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_26_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_25_SHIFT  (25U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_25_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_25_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_24_SHIFT  (24U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_24_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_24_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_23_SHIFT  (23U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_23_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_23_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_22_SHIFT  (22U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_22_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_22_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_21_SHIFT  (21U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_21_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_21_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_20_SHIFT  (20U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_20_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_20_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_19_SHIFT  (19U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_19_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_19_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_18_SHIFT  (18U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_18_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_18_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_17_SHIFT  (17U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_17_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_17_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_16_SHIFT  (16U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_16_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_16_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_15_SHIFT  (15U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_15_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_15_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_14_SHIFT  (14U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_14_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_14_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_13_SHIFT  (13U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_13_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_13_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_12_SHIFT  (12U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_12_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_12_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_11_SHIFT  (11U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_11_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_11_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_10_SHIFT  (10U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_10_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_10_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_9_SHIFT  (9U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_9_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_8_SHIFT  (8U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_8_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_7_SHIFT  (7U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_7_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_7_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_6_SHIFT  (6U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_6_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_6_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_5_SHIFT  (5U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_5_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_4_SHIFT  (4U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_4_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_EN_GPI_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PPU1_GPI_DIS
 */
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS    (PMC_GLOBAL_BASEADDR + 0X0000091CU)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_31_SHIFT  (31U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_31_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_31_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_30_SHIFT  (30U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_30_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_30_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_29_SHIFT  (29U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_29_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_29_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_28_SHIFT  (28U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_28_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_28_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_27_SHIFT  (27U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_27_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_27_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_26_SHIFT  (26U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_26_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_26_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_25_SHIFT  (25U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_25_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_25_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_24_SHIFT  (24U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_24_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_24_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_23_SHIFT  (23U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_23_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_23_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_22_SHIFT  (22U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_22_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_22_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_21_SHIFT  (21U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_21_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_21_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_20_SHIFT  (20U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_20_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_20_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_19_SHIFT  (19U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_19_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_19_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_18_SHIFT  (18U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_18_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_18_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_17_SHIFT  (17U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_17_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_17_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_16_SHIFT  (16U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_16_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_16_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_15_SHIFT  (15U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_15_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_15_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_14_SHIFT  (14U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_14_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_14_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_13_SHIFT  (13U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_13_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_13_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_12_SHIFT  (12U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_12_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_12_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_11_SHIFT  (11U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_11_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_11_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_10_SHIFT  (10U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_10_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_10_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_9_SHIFT  (9U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_9_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_8_SHIFT  (8U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_8_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_7_SHIFT  (7U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_7_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_7_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_6_SHIFT  (6U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_6_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_6_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_5_SHIFT  (5U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_5_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_4_SHIFT  (4U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_4_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_DIS_GPI_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PPU1_GPI_TRIG
 */
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG    (PMC_GLOBAL_BASEADDR + 0X00000920U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_31_SHIFT  (31U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_31_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_31_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_30_SHIFT  (30U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_30_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_30_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_29_SHIFT  (29U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_29_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_29_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_28_SHIFT  (28U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_28_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_28_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_27_SHIFT  (27U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_27_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_27_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_26_SHIFT  (26U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_26_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_26_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_25_SHIFT  (25U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_25_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_25_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_24_SHIFT  (24U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_24_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_24_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_23_SHIFT  (23U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_23_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_23_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_22_SHIFT  (22U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_22_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_22_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_21_SHIFT  (21U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_21_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_21_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_20_SHIFT  (20U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_20_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_20_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_19_SHIFT  (19U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_19_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_19_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_18_SHIFT  (18U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_18_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_18_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_17_SHIFT  (17U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_17_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_17_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_16_SHIFT  (16U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_16_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_16_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_15_SHIFT  (15U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_15_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_15_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_14_SHIFT  (14U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_14_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_14_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_13_SHIFT  (13U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_13_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_13_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_12_SHIFT  (12U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_12_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_12_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_11_SHIFT  (11U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_11_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_11_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_10_SHIFT  (10U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_10_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_10_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_9_SHIFT  (9U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_9_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_8_SHIFT  (8U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_8_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_7_SHIFT  (7U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_7_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_7_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_6_SHIFT  (6U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_6_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_6_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_5_SHIFT  (5U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_5_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_4_SHIFT  (4U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_4_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PPU1_GPI_TRIG_GPI_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PL_IRQ
 */
#define PMC_GLOBAL_PMC_PL_IRQ    (PMC_GLOBAL_BASEADDR + 0X00000930U)

#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_IRQ_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PL_IRQ_MASK
 */
#define PMC_GLOBAL_PMC_PL_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X00000934U)

#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_MASK_IRQ_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PL_IRQ_EN
 */
#define PMC_GLOBAL_PMC_PL_IRQ_EN    (PMC_GLOBAL_BASEADDR + 0X00000938U)

#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_EN_IRQ_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_PL_IRQ_DIS
 */
#define PMC_GLOBAL_PMC_PL_IRQ_DIS    (PMC_GLOBAL_BASEADDR + 0X0000093CU)

#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_3_SHIFT  (3U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_3_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_2_SHIFT  (2U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_2_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_1_SHIFT  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_1_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_0_SHIFT  (0U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_PL_IRQ_DIS_IRQ_0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SSIT_NOC_ID
 */
#define PMC_GLOBAL_SSIT_NOC_ID    (PMC_GLOBAL_BASEADDR + 0X00000950U)

#define PMC_GLOBAL_SSIT_NOC_ID_SWITCHID_SHIFT  (0U)
#define PMC_GLOBAL_SSIT_NOC_ID_SWITCHID_WIDTH  (14U)
#define PMC_GLOBAL_SSIT_NOC_ID_SWITCHID_MASK   (0X00003FFFU)

/*
 * Register: PMC_GLOBAL_SSIT_SEC_STATUS
 */
#define PMC_GLOBAL_SSIT_SEC_STATUS    (PMC_GLOBAL_BASEADDR + 0X00000954U)

#define PMC_GLOBAL_SSIT_SEC_STATUS_DEC_EFUSE_SHIFT  (1U)
#define PMC_GLOBAL_SSIT_SEC_STATUS_DEC_EFUSE_WIDTH  (1U)
#define PMC_GLOBAL_SSIT_SEC_STATUS_DEC_EFUSE_MASK   (0X00000002U)

#define PMC_GLOBAL_SSIT_SEC_STATUS_DEC_BBRAM_SHIFT  (0U)
#define PMC_GLOBAL_SSIT_SEC_STATUS_DEC_BBRAM_WIDTH  (1U)
#define PMC_GLOBAL_SSIT_SEC_STATUS_DEC_BBRAM_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SSIT_ERR
 */
#define PMC_GLOBAL_SSIT_ERR    (PMC_GLOBAL_BASEADDR + 0X00000958U)

#define PMC_GLOBAL_SSIT_ERR_IRQ_OUT_SHIFT  (0U)
#define PMC_GLOBAL_SSIT_ERR_IRQ_OUT_WIDTH  (3U)
#define PMC_GLOBAL_SSIT_ERR_IRQ_OUT_MASK   (0X00000007U)

/*
 * Register: PMC_GLOBAL_SEM_CRAM_ATTRIB
 */
#define PMC_GLOBAL_SEM_CRAM_ATTRIB    (PMC_GLOBAL_BASEADDR + 0X00001000U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_UNUSED_SHIFT  (9U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_UNUSED_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_UNUSED_MASK   (0X0000FE00U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_RDBCRC_ONEROW_SHIFT  (8U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_RDBCRC_ONEROW_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_RDBCRC_ONEROW_MASK   (0X00000100U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_SWCRC_SEL_SHIFT  (7U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_SWCRC_SEL_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_SWCRC_SEL_MASK   (0X00000080U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_SCAN_CHECK_SHIFT  (6U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_SCAN_CHECK_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_SCAN_CHECK_MASK   (0X00000040U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_SCAN_POST_CONFIG_SHIFT  (5U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_SCAN_POST_CONFIG_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_SCAN_POST_CONFIG_MASK   (0X00000020U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_ERR_INJ_SHIFT  (4U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_ERR_INJ_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_ERR_INJ_MASK   (0X00000010U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_SWECC_SEL_SHIFT  (3U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_SWECC_SEL_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_SWECC_SEL_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_CORR_SHIFT  (2U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_CORR_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_EN_CORR_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_CRAM_ATTRIB_MODE_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_MODE_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAM_ATTRIB_MODE_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_NPI_ATTRIB
 */
#define PMC_GLOBAL_SEM_NPI_ATTRIB    (PMC_GLOBAL_BASEADDR + 0X00001004U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_UNUSED0_SHIFT  (18U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_UNUSED0_WIDTH  (6U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_UNUSED0_MASK   (0X00FC0000U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_PERIOD_SCAN_TIME_SHIFT  (8U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_PERIOD_SCAN_TIME_WIDTH  (10U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_PERIOD_SCAN_TIME_MASK   (0X0003FF00U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_UNUSED1_SHIFT  (6U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_UNUSED1_WIDTH  (2U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_UNUSED1_MASK   (0X000000C0U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_SCAN_CHECK_SHIFT  (5U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_SCAN_CHECK_WIDTH  (1U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_SCAN_CHECK_MASK   (0X00000020U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_SCAN_POST_CONFIG_SHIFT  (4U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_SCAN_POST_CONFIG_WIDTH  (1U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_SCAN_POST_CONFIG_MASK   (0X00000010U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_ERR_INJ_SHIFT  (3U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_ERR_INJ_WIDTH  (1U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_EN_ERR_INJ_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_SWSHA_SEL_SHIFT  (2U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_SWSHA_SEL_WIDTH  (1U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_SWSHA_SEL_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_NPI_ATTRIB_MODE_SHIFT  (0U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_MODE_WIDTH  (2U)
#define PMC_GLOBAL_SEM_NPI_ATTRIB_MODE_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_NPI_HDR_ADDR_0
 */
#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_0    (PMC_GLOBAL_BASEADDR + 0X00001008U)

#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_0_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_0_ADDR_WIDTH  (32U)
#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_0_ADDR_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_NPI_HDR_ADDR_1
 */
#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_1    (PMC_GLOBAL_BASEADDR + 0X0000100CU)

#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_1_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_1_ADDR_WIDTH  (32U)
#define PMC_GLOBAL_SEM_NPI_HDR_ADDR_1_ADDR_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CLASSIFICATION_0
 */
#define PMC_GLOBAL_SEM_CLASSIFICATION_0    (PMC_GLOBAL_BASEADDR + 0X00001010U)

#define PMC_GLOBAL_SEM_CLASSIFICATION_0_CLASSIFICATION_TBLADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CLASSIFICATION_0_CLASSIFICATION_TBLADDR_WIDTH  (32U)
#define PMC_GLOBAL_SEM_CLASSIFICATION_0_CLASSIFICATION_TBLADDR_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CLASSIFICATION_1
 */
#define PMC_GLOBAL_SEM_CLASSIFICATION_1    (PMC_GLOBAL_BASEADDR + 0X00001014U)

#define PMC_GLOBAL_SEM_CLASSIFICATION_1_CLASSIFICATION_TBLADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CLASSIFICATION_1_CLASSIFICATION_TBLADDR_WIDTH  (32U)
#define PMC_GLOBAL_SEM_CLASSIFICATION_1_CLASSIFICATION_TBLADDR_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_STATUS
 */
#define PMC_GLOBAL_SEM_STATUS    (PMC_GLOBAL_BASEADDR + 0X00001018U)

#define PMC_GLOBAL_SEM_STATUS_UNUSED0_SHIFT  (27U)
#define PMC_GLOBAL_SEM_STATUS_UNUSED0_WIDTH  (5U)
#define PMC_GLOBAL_SEM_STATUS_UNUSED0_MASK   (0XF8000000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_LAST_SHIFT  (26U)
#define PMC_GLOBAL_SEM_STATUS_NPI_LAST_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_LAST_MASK   (0X04000000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_FATAL_STATE_SHIFT  (25U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FATAL_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FATAL_STATE_MASK   (0X02000000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_INJ_STATE_SHIFT  (24U)
#define PMC_GLOBAL_SEM_STATUS_NPI_INJ_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_INJ_STATE_MASK   (0X01000000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_IDLE_STATE_SHIFT  (23U)
#define PMC_GLOBAL_SEM_STATUS_NPI_IDLE_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_IDLE_STATE_MASK   (0X00800000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_CLASS_STATE_SHIFT  (22U)
#define PMC_GLOBAL_SEM_STATUS_NPI_CLASS_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_CLASS_STATE_MASK   (0X00400000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_SCAN_STATE_SHIFT  (21U)
#define PMC_GLOBAL_SEM_STATUS_NPI_SCAN_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_SCAN_STATE_MASK   (0X00200000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_SCANCHK_STATE_SHIFT  (20U)
#define PMC_GLOBAL_SEM_STATUS_NPI_SCANCHK_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_SCANCHK_STATE_MASK   (0X00100000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_INIT_STATE_SHIFT  (19U)
#define PMC_GLOBAL_SEM_STATUS_NPI_INIT_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_INIT_STATE_MASK   (0X00080000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_SUSPENDED_SHIFT  (18U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_SUSPENDED_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_SUSPENDED_MASK   (0X00040000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_ACTIVE_SHIFT  (17U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_ACTIVE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_ACTIVE_MASK   (0X00020000U)

#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_PRESENT_SHIFT  (16U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_PRESENT_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_NPI_FUNC_PRESENT_MASK   (0X00010000U)

#define PMC_GLOBAL_SEM_STATUS_UNUSED1_SHIFT  (11U)
#define PMC_GLOBAL_SEM_STATUS_UNUSED1_WIDTH  (5U)
#define PMC_GLOBAL_SEM_STATUS_UNUSED1_MASK   (0X0000F800U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_FATAL_STATE_SHIFT  (10U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_FATAL_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_FATAL_STATE_MASK   (0X00000400U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_INJ_STATE_SHIFT  (9U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_INJ_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_INJ_STATE_MASK   (0X00000200U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_IDLE_STATE_SHIFT  (8U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_IDLE_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_IDLE_STATE_MASK   (0X00000100U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_DETECT_STATE_SHIFT  (7U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_DETECT_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_DETECT_STATE_MASK   (0X00000080U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_CLASS_STATE_SHIFT  (6U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_CLASS_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_CLASS_STATE_MASK   (0X00000040U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_CORR_STATE_SHIFT  (5U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_CORR_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_CORR_STATE_MASK   (0X00000020U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_OBS_STATE_SHIFT  (4U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_OBS_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_OBS_STATE_MASK   (0X00000010U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_SCANCHK_STATE_SHIFT  (3U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_SCANCHK_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_SCANCHK_STATE_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_INIT_STATE_SHIFT  (2U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_INIT_STATE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_INIT_STATE_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_FUNC_ACTIVE_SHIFT  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_FUNC_ACTIVE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_FUNC_ACTIVE_MASK   (0X00000002U)

#define PMC_GLOBAL_SEM_STATUS_CRAM_FUNC_PRESENT_SHIFT  (0U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_FUNC_PRESENT_WIDTH  (1U)
#define PMC_GLOBAL_SEM_STATUS_CRAM_FUNC_PRESENT_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SEM_ERROR
 */
#define PMC_GLOBAL_SEM_ERROR    (PMC_GLOBAL_BASEADDR + 0X0000101CU)

#define PMC_GLOBAL_SEM_ERROR_UNUSED0_SHIFT  (28U)
#define PMC_GLOBAL_SEM_ERROR_UNUSED0_WIDTH  (4U)
#define PMC_GLOBAL_SEM_ERROR_UNUSED0_MASK   (0XF0000000U)

#define PMC_GLOBAL_SEM_ERROR_NPI_HRT_ERR_SHIFT  (27U)
#define PMC_GLOBAL_SEM_ERROR_NPI_HRT_ERR_WIDTH  (1U)
#define PMC_GLOBAL_SEM_ERROR_NPI_HRT_ERR_MASK   (0X08000000U)

#define PMC_GLOBAL_SEM_ERROR_NPI_UNCOR_ERR_SHIFT  (26U)
#define PMC_GLOBAL_SEM_ERROR_NPI_UNCOR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_SEM_ERROR_NPI_UNCOR_ERR_MASK   (0X04000000U)

#define PMC_GLOBAL_SEM_ERROR_NPI_INIT_ERR_SHIFT  (24U)
#define PMC_GLOBAL_SEM_ERROR_NPI_INIT_ERR_WIDTH  (2U)
#define PMC_GLOBAL_SEM_ERROR_NPI_INIT_ERR_MASK   (0X03000000U)

#define PMC_GLOBAL_SEM_ERROR_UNUSED1_SHIFT  (18U)
#define PMC_GLOBAL_SEM_ERROR_UNUSED1_WIDTH  (6U)
#define PMC_GLOBAL_SEM_ERROR_UNUSED1_MASK   (0X00FC0000U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_HRT_ERR_SHIFT  (17U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_HRT_ERR_WIDTH  (1U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_HRT_ERR_MASK   (0X00020000U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_COR_ERR_CNT_SHIFT  (9U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_COR_ERR_CNT_WIDTH  (8U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_COR_ERR_CNT_MASK   (0X0001FE00U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_RES_SHIFT  (6U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_RES_WIDTH  (3U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_RES_MASK   (0X000001C0U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_COR_ERR_SHIFT  (4U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_COR_ERR_WIDTH  (2U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_COR_ERR_MASK   (0X00000030U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_CRC_ERR_SHIFT  (3U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_CRC_ERR_WIDTH  (1U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_CRC_ERR_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_UNCOR_ERR_SHIFT  (2U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_UNCOR_ERR_WIDTH  (1U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_UNCOR_ERR_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_ERROR_CRAM_INIT_ERR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_INIT_ERR_WIDTH  (2U)
#define PMC_GLOBAL_SEM_ERROR_CRAM_INIT_ERR_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG0
 */
#define PMC_GLOBAL_SEM_CMD_REG0    (PMC_GLOBAL_BASEADDR + 0X00001020U)

#define PMC_GLOBAL_SEM_CMD_REG0_CMD_CODE_SHIFT  (8U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_CODE_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_CODE_MASK   (0X0FFFFF00U)

#define PMC_GLOBAL_SEM_CMD_REG0_UNUSED_SHIFT  (4U)
#define PMC_GLOBAL_SEM_CMD_REG0_UNUSED_WIDTH  (4U)
#define PMC_GLOBAL_SEM_CMD_REG0_UNUSED_MASK   (0X000000F0U)

#define PMC_GLOBAL_SEM_CMD_REG0_CMD_PROCESSED_SHIFT  (3U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_PROCESSED_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_PROCESSED_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_CMD_REG0_CMD_GO_SHIFT  (2U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_GO_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_GO_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_CMD_REG0_CMD_READY_SHIFT  (1U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_READY_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_READY_MASK   (0X00000002U)

#define PMC_GLOBAL_SEM_CMD_REG0_CMD_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_VALID_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG0_CMD_VALID_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG0_EXT
 */
#define PMC_GLOBAL_SEM_CMD_REG0_EXT    (PMC_GLOBAL_BASEADDR + 0X00001024U)

#define PMC_GLOBAL_SEM_CMD_REG0_EXT_CMD_CODE_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG0_EXT_CMD_CODE_WIDTH  (32U)
#define PMC_GLOBAL_SEM_CMD_REG0_EXT_CMD_CODE_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG1
 */
#define PMC_GLOBAL_SEM_CMD_REG1    (PMC_GLOBAL_BASEADDR + 0X00001028U)

#define PMC_GLOBAL_SEM_CMD_REG1_CMD_CODE_SHIFT  (8U)
#define PMC_GLOBAL_SEM_CMD_REG1_CMD_CODE_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CMD_REG1_CMD_CODE_MASK   (0X0FFFFF00U)

#define PMC_GLOBAL_SEM_CMD_REG1_UNUSED_SHIFT  (1U)
#define PMC_GLOBAL_SEM_CMD_REG1_UNUSED_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CMD_REG1_UNUSED_MASK   (0X000000FEU)

#define PMC_GLOBAL_SEM_CMD_REG1_CMD_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG1_CMD_VALID_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG1_CMD_VALID_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG1_EXT
 */
#define PMC_GLOBAL_SEM_CMD_REG1_EXT    (PMC_GLOBAL_BASEADDR + 0X0000102CU)

#define PMC_GLOBAL_SEM_CMD_REG1_EXT_CMD_CODE_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG1_EXT_CMD_CODE_WIDTH  (32U)
#define PMC_GLOBAL_SEM_CMD_REG1_EXT_CMD_CODE_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG2
 */
#define PMC_GLOBAL_SEM_CMD_REG2    (PMC_GLOBAL_BASEADDR + 0X00001030U)

#define PMC_GLOBAL_SEM_CMD_REG2_CMD_CODE_SHIFT  (8U)
#define PMC_GLOBAL_SEM_CMD_REG2_CMD_CODE_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CMD_REG2_CMD_CODE_MASK   (0X0FFFFF00U)

#define PMC_GLOBAL_SEM_CMD_REG2_UNUSED_SHIFT  (1U)
#define PMC_GLOBAL_SEM_CMD_REG2_UNUSED_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CMD_REG2_UNUSED_MASK   (0X000000FEU)

#define PMC_GLOBAL_SEM_CMD_REG2_CMD_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG2_CMD_VALID_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG2_CMD_VALID_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG2_EXT
 */
#define PMC_GLOBAL_SEM_CMD_REG2_EXT    (PMC_GLOBAL_BASEADDR + 0X00001034U)

#define PMC_GLOBAL_SEM_CMD_REG2_EXT_CMD_CODE_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG2_EXT_CMD_CODE_WIDTH  (32U)
#define PMC_GLOBAL_SEM_CMD_REG2_EXT_CMD_CODE_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG3
 */
#define PMC_GLOBAL_SEM_CMD_REG3    (PMC_GLOBAL_BASEADDR + 0X00001038U)

#define PMC_GLOBAL_SEM_CMD_REG3_CMD_CODE_SHIFT  (8U)
#define PMC_GLOBAL_SEM_CMD_REG3_CMD_CODE_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CMD_REG3_CMD_CODE_MASK   (0X0FFFFF00U)

#define PMC_GLOBAL_SEM_CMD_REG3_UNUSED_SHIFT  (1U)
#define PMC_GLOBAL_SEM_CMD_REG3_UNUSED_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CMD_REG3_UNUSED_MASK   (0X000000FEU)

#define PMC_GLOBAL_SEM_CMD_REG3_CMD_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG3_CMD_VALID_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CMD_REG3_CMD_VALID_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_SEM_CMD_REG3_EXT
 */
#define PMC_GLOBAL_SEM_CMD_REG3_EXT    (PMC_GLOBAL_BASEADDR + 0X0000103CU)

#define PMC_GLOBAL_SEM_CMD_REG3_EXT_CMD_CODE_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CMD_REG3_EXT_CMD_CODE_WIDTH  (32U)
#define PMC_GLOBAL_SEM_CMD_REG3_EXT_CMD_CODE_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRL0
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0    (PMC_GLOBAL_BASEADDR + 0X00001040U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_QWORDS_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_QWORDS_WIDTH  (5U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_QWORDS_MASK   (0X0F800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_BITS_SHIFT  (16U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_BITS_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_BITS_MASK   (0X007F0000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_UNUSED_SHIFT  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_UNUSED_WIDTH  (12U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_UNUSED_MASK   (0X0000FFF0U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_UNCORRECTABLE_SHIFT  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_UNCORRECTABLE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_UNCORRECTABLE_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_CLASSIFICATION_SHIFT  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_CLASSIFICATION_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_CLASSIFICATION_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_VALID_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL0_VALID_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRH0
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0    (PMC_GLOBAL_BASEADDR + 0X00001044U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_UNUSED_SHIFT  (30U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_UNUSED_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_UNUSED_MASK   (0XC0000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_SLR_SHIFT  (27U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_SLR_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_SLR_MASK   (0X38000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_ROW_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_ROW_WIDTH  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_ROW_MASK   (0X07800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_BLOCKTYPE_SHIFT  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_BLOCKTYPE_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_BLOCKTYPE_MASK   (0X00700000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_FRAME_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_FRAME_ADDR_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH0_FRAME_ADDR_MASK   (0X000FFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRL1
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1    (PMC_GLOBAL_BASEADDR + 0X00001048U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_QWORDS_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_QWORDS_WIDTH  (5U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_QWORDS_MASK   (0X0F800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_BITS_SHIFT  (16U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_BITS_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_BITS_MASK   (0X007F0000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_UNUSED_SHIFT  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_UNUSED_WIDTH  (12U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_UNUSED_MASK   (0X0000FFF0U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_UNCORRECTABLE_SHIFT  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_UNCORRECTABLE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_UNCORRECTABLE_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_CLASSIFICATION_SHIFT  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_CLASSIFICATION_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_CLASSIFICATION_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_VALID_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL1_VALID_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRH1
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1    (PMC_GLOBAL_BASEADDR + 0X0000104CU)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_UNUSED_SHIFT  (30U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_UNUSED_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_UNUSED_MASK   (0XC0000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_SLR_SHIFT  (27U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_SLR_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_SLR_MASK   (0X38000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_ROW_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_ROW_WIDTH  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_ROW_MASK   (0X07800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_BLOCKTYPE_SHIFT  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_BLOCKTYPE_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_BLOCKTYPE_MASK   (0X00700000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_FRAME_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_FRAME_ADDR_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH1_FRAME_ADDR_MASK   (0X000FFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRL2
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2    (PMC_GLOBAL_BASEADDR + 0X00001050U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_QWORDS_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_QWORDS_WIDTH  (5U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_QWORDS_MASK   (0X0F800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_BITS_SHIFT  (16U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_BITS_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_BITS_MASK   (0X007F0000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_UNUSED_SHIFT  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_UNUSED_WIDTH  (12U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_UNUSED_MASK   (0X0000FFF0U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_UNCORRECTABLE_SHIFT  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_UNCORRECTABLE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_UNCORRECTABLE_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_CLASSIFICATION_SHIFT  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_CLASSIFICATION_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_CLASSIFICATION_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_VALID_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL2_VALID_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRH2
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2    (PMC_GLOBAL_BASEADDR + 0X00001054U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_UNUSED_SHIFT  (30U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_UNUSED_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_UNUSED_MASK   (0XC0000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_SLR_SHIFT  (27U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_SLR_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_SLR_MASK   (0X38000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_ROW_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_ROW_WIDTH  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_ROW_MASK   (0X07800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_BLOCKTYPE_SHIFT  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_BLOCKTYPE_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_BLOCKTYPE_MASK   (0X00700000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_FRAME_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_FRAME_ADDR_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH2_FRAME_ADDR_MASK   (0X000FFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRL3
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3    (PMC_GLOBAL_BASEADDR + 0X00001058U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_QWORDS_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_QWORDS_WIDTH  (5U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_QWORDS_MASK   (0X0F800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_BITS_SHIFT  (16U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_BITS_WIDTH  (7U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_BITS_MASK   (0X007F0000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_UNUSED_SHIFT  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_UNUSED_WIDTH  (12U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_UNUSED_MASK   (0X0000FFF0U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_UNCORRECTABLE_SHIFT  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_UNCORRECTABLE_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_UNCORRECTABLE_MASK   (0X00000008U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_CLASSIFICATION_SHIFT  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_CLASSIFICATION_WIDTH  (1U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_CLASSIFICATION_MASK   (0X00000004U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_VALID_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_VALID_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRL3_VALID_MASK   (0X00000003U)

/*
 * Register: PMC_GLOBAL_SEM_CRAMERR_ADDRH3
 */
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3    (PMC_GLOBAL_BASEADDR + 0X0000105CU)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_UNUSED_SHIFT  (30U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_UNUSED_WIDTH  (2U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_UNUSED_MASK   (0XC0000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_SLR_SHIFT  (27U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_SLR_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_SLR_MASK   (0X38000000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_ROW_SHIFT  (23U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_ROW_WIDTH  (4U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_ROW_MASK   (0X07800000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_BLOCKTYPE_SHIFT  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_BLOCKTYPE_WIDTH  (3U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_BLOCKTYPE_MASK   (0X00700000U)

#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_FRAME_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_FRAME_ADDR_WIDTH  (20U)
#define PMC_GLOBAL_SEM_CRAMERR_ADDRH3_FRAME_ADDR_MASK   (0X000FFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_RESERVED_0
 */
#define PMC_GLOBAL_SEM_RESERVED_0    (PMC_GLOBAL_BASEADDR + 0X00001060U)

#define PMC_GLOBAL_SEM_RESERVED_0_UNUSED_SHIFT  (0U)
#define PMC_GLOBAL_SEM_RESERVED_0_UNUSED_WIDTH  (32U)
#define PMC_GLOBAL_SEM_RESERVED_0_UNUSED_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_RESERVED_1
 */
#define PMC_GLOBAL_SEM_RESERVED_1    (PMC_GLOBAL_BASEADDR + 0X00001064U)

#define PMC_GLOBAL_SEM_RESERVED_1_UNUSED_SHIFT  (0U)
#define PMC_GLOBAL_SEM_RESERVED_1_UNUSED_WIDTH  (32U)
#define PMC_GLOBAL_SEM_RESERVED_1_UNUSED_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_RESERVED_2
 */
#define PMC_GLOBAL_SEM_RESERVED_2    (PMC_GLOBAL_BASEADDR + 0X00001068U)

#define PMC_GLOBAL_SEM_RESERVED_2_UNUSED_SHIFT  (0U)
#define PMC_GLOBAL_SEM_RESERVED_2_UNUSED_WIDTH  (32U)
#define PMC_GLOBAL_SEM_RESERVED_2_UNUSED_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_SEM_RESERVED_3
 */
#define PMC_GLOBAL_SEM_RESERVED_3    (PMC_GLOBAL_BASEADDR + 0X0000106CU)

#define PMC_GLOBAL_SEM_RESERVED_3_UNUSED_SHIFT  (0U)
#define PMC_GLOBAL_SEM_RESERVED_3_UNUSED_WIDTH  (32U)
#define PMC_GLOBAL_SEM_RESERVED_3_UNUSED_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_0
 */
#define PMC_GLOBAL_PMC_MUTEX_0    (PMC_GLOBAL_BASEADDR + 0X00001100U)

#define PMC_GLOBAL_PMC_MUTEX_0_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_0_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_0_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_1
 */
#define PMC_GLOBAL_PMC_MUTEX_1    (PMC_GLOBAL_BASEADDR + 0X00001104U)

#define PMC_GLOBAL_PMC_MUTEX_1_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_1_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_1_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_2
 */
#define PMC_GLOBAL_PMC_MUTEX_2    (PMC_GLOBAL_BASEADDR + 0X00001108U)

#define PMC_GLOBAL_PMC_MUTEX_2_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_2_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_2_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_3
 */
#define PMC_GLOBAL_PMC_MUTEX_3    (PMC_GLOBAL_BASEADDR + 0X0000110CU)

#define PMC_GLOBAL_PMC_MUTEX_3_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_3_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_3_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_4
 */
#define PMC_GLOBAL_PMC_MUTEX_4    (PMC_GLOBAL_BASEADDR + 0X00001110U)

#define PMC_GLOBAL_PMC_MUTEX_4_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_4_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_4_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_5
 */
#define PMC_GLOBAL_PMC_MUTEX_5    (PMC_GLOBAL_BASEADDR + 0X00001114U)

#define PMC_GLOBAL_PMC_MUTEX_5_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_5_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_5_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_6
 */
#define PMC_GLOBAL_PMC_MUTEX_6    (PMC_GLOBAL_BASEADDR + 0X00001118U)

#define PMC_GLOBAL_PMC_MUTEX_6_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_6_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_6_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_7
 */
#define PMC_GLOBAL_PMC_MUTEX_7    (PMC_GLOBAL_BASEADDR + 0X0000111CU)

#define PMC_GLOBAL_PMC_MUTEX_7_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_7_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_7_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_8
 */
#define PMC_GLOBAL_PMC_MUTEX_8    (PMC_GLOBAL_BASEADDR + 0X00001120U)

#define PMC_GLOBAL_PMC_MUTEX_8_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_8_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_8_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_9
 */
#define PMC_GLOBAL_PMC_MUTEX_9    (PMC_GLOBAL_BASEADDR + 0X00001124U)

#define PMC_GLOBAL_PMC_MUTEX_9_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_9_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_9_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_10
 */
#define PMC_GLOBAL_PMC_MUTEX_10    (PMC_GLOBAL_BASEADDR + 0X00001128U)

#define PMC_GLOBAL_PMC_MUTEX_10_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_10_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_10_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_11
 */
#define PMC_GLOBAL_PMC_MUTEX_11    (PMC_GLOBAL_BASEADDR + 0X0000112CU)

#define PMC_GLOBAL_PMC_MUTEX_11_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_11_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_11_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_12
 */
#define PMC_GLOBAL_PMC_MUTEX_12    (PMC_GLOBAL_BASEADDR + 0X00001130U)

#define PMC_GLOBAL_PMC_MUTEX_12_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_12_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_12_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_13
 */
#define PMC_GLOBAL_PMC_MUTEX_13    (PMC_GLOBAL_BASEADDR + 0X00001134U)

#define PMC_GLOBAL_PMC_MUTEX_13_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_13_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_13_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_14
 */
#define PMC_GLOBAL_PMC_MUTEX_14    (PMC_GLOBAL_BASEADDR + 0X00001138U)

#define PMC_GLOBAL_PMC_MUTEX_14_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_14_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_14_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_15
 */
#define PMC_GLOBAL_PMC_MUTEX_15    (PMC_GLOBAL_BASEADDR + 0X0000113CU)

#define PMC_GLOBAL_PMC_MUTEX_15_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_15_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_15_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_16
 */
#define PMC_GLOBAL_PMC_MUTEX_16    (PMC_GLOBAL_BASEADDR + 0X00001140U)

#define PMC_GLOBAL_PMC_MUTEX_16_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_16_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_16_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_17
 */
#define PMC_GLOBAL_PMC_MUTEX_17    (PMC_GLOBAL_BASEADDR + 0X00001144U)

#define PMC_GLOBAL_PMC_MUTEX_17_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_17_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_17_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_18
 */
#define PMC_GLOBAL_PMC_MUTEX_18    (PMC_GLOBAL_BASEADDR + 0X00001148U)

#define PMC_GLOBAL_PMC_MUTEX_18_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_18_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_18_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_19
 */
#define PMC_GLOBAL_PMC_MUTEX_19    (PMC_GLOBAL_BASEADDR + 0X0000114CU)

#define PMC_GLOBAL_PMC_MUTEX_19_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_19_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_19_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_20
 */
#define PMC_GLOBAL_PMC_MUTEX_20    (PMC_GLOBAL_BASEADDR + 0X00001150U)

#define PMC_GLOBAL_PMC_MUTEX_20_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_20_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_20_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_21
 */
#define PMC_GLOBAL_PMC_MUTEX_21    (PMC_GLOBAL_BASEADDR + 0X00001154U)

#define PMC_GLOBAL_PMC_MUTEX_21_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_21_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_21_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_22
 */
#define PMC_GLOBAL_PMC_MUTEX_22    (PMC_GLOBAL_BASEADDR + 0X00001158U)

#define PMC_GLOBAL_PMC_MUTEX_22_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_22_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_22_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_23
 */
#define PMC_GLOBAL_PMC_MUTEX_23    (PMC_GLOBAL_BASEADDR + 0X0000115CU)

#define PMC_GLOBAL_PMC_MUTEX_23_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_23_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_23_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_24
 */
#define PMC_GLOBAL_PMC_MUTEX_24    (PMC_GLOBAL_BASEADDR + 0X00001160U)

#define PMC_GLOBAL_PMC_MUTEX_24_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_24_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_24_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_25
 */
#define PMC_GLOBAL_PMC_MUTEX_25    (PMC_GLOBAL_BASEADDR + 0X00001164U)

#define PMC_GLOBAL_PMC_MUTEX_25_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_25_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_25_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_26
 */
#define PMC_GLOBAL_PMC_MUTEX_26    (PMC_GLOBAL_BASEADDR + 0X00001168U)

#define PMC_GLOBAL_PMC_MUTEX_26_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_26_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_26_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_27
 */
#define PMC_GLOBAL_PMC_MUTEX_27    (PMC_GLOBAL_BASEADDR + 0X0000116CU)

#define PMC_GLOBAL_PMC_MUTEX_27_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_27_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_27_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_28
 */
#define PMC_GLOBAL_PMC_MUTEX_28    (PMC_GLOBAL_BASEADDR + 0X00001170U)

#define PMC_GLOBAL_PMC_MUTEX_28_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_28_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_28_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_29
 */
#define PMC_GLOBAL_PMC_MUTEX_29    (PMC_GLOBAL_BASEADDR + 0X00001174U)

#define PMC_GLOBAL_PMC_MUTEX_29_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_29_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_29_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_30
 */
#define PMC_GLOBAL_PMC_MUTEX_30    (PMC_GLOBAL_BASEADDR + 0X00001178U)

#define PMC_GLOBAL_PMC_MUTEX_30_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_30_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_30_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PMC_MUTEX_31
 */
#define PMC_GLOBAL_PMC_MUTEX_31    (PMC_GLOBAL_BASEADDR + 0X0000117CU)

#define PMC_GLOBAL_PMC_MUTEX_31_ID_SHIFT  (0U)
#define PMC_GLOBAL_PMC_MUTEX_31_ID_WIDTH  (32U)
#define PMC_GLOBAL_PMC_MUTEX_31_ID_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PPU_1_RST_LOCK
 */
#define PMC_GLOBAL_PPU_1_RST_LOCK    (PMC_GLOBAL_BASEADDR + 0X00001200U)

#define PMC_GLOBAL_PPU_1_RST_LOCK_LOCK_SHIFT  (0U)
#define PMC_GLOBAL_PPU_1_RST_LOCK_LOCK_WIDTH  (1U)
#define PMC_GLOBAL_PPU_1_RST_LOCK_LOCK_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_POR_LOCK
 */
#define PMC_GLOBAL_POR_LOCK    (PMC_GLOBAL_BASEADDR + 0X00001204U)

#define PMC_GLOBAL_POR_LOCK_LOCK_SHIFT  (0U)
#define PMC_GLOBAL_POR_LOCK_LOCK_WIDTH  (1U)
#define PMC_GLOBAL_POR_LOCK_LOCK_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_DOMAIN_ISO_CNTRL
 */
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL    (PMC_GLOBAL_BASEADDR + 0X00010000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCAUX_VCCRAM_SHIFT  (18U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCAUX_VCCRAM_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCAUX_VCCRAM_MASK   (0X00040000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCRAM_SOC_SHIFT  (17U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCRAM_SOC_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCRAM_SOC_MASK   (0X00020000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCAUX_SOC_SHIFT  (16U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCAUX_SOC_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_VCCAUX_SOC_MASK   (0X00010000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PL_SOC_SHIFT  (15U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PL_SOC_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PL_SOC_MASK   (0X00008000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_SOC_SHIFT  (14U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_SOC_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_SOC_MASK   (0X00004000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_SOC_NPI_SHIFT  (13U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_SOC_NPI_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_SOC_NPI_MASK   (0X00002000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_SHIFT  (12U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_MASK   (0X00001000U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_TEST_SHIFT  (11U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_TEST_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_TEST_MASK   (0X00000800U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_CFRAME_SHIFT  (10U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_CFRAME_MASK   (0X00000400U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_LPD_SHIFT  (9U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_LPD_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_LPD_MASK   (0X00000200U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_LPD_DFX_SHIFT  (8U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_LPD_DFX_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_LPD_DFX_MASK   (0X00000100U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_PL_SHIFT  (6U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_PL_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_PL_MASK   (0X00000040U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_PL_TEST_SHIFT  (5U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_PL_TEST_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_PL_TEST_MASK   (0X00000020U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_CPM_SHIFT  (4U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_CPM_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_CPM_MASK   (0X00000010U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_CPM_DFX_SHIFT  (3U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_CPM_DFX_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_LPD_CPM_DFX_MASK   (0X00000008U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_SOC_SHIFT  (2U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_SOC_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_SOC_MASK   (0X00000004U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_PL_SHIFT  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_PL_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_PL_MASK   (0X00000002U)

#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_PL_TEST_SHIFT  (0U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_PL_TEST_WIDTH  (1U)
#define PMC_GLOBAL_DOMAIN_ISO_CNTRL_FPD_PL_TEST_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PUDC_B_OVERRIDE
 */
#define PMC_GLOBAL_PUDC_B_OVERRIDE    (PMC_GLOBAL_BASEADDR + 0X00010004U)

#define PMC_GLOBAL_PUDC_B_OVERRIDE_VAL_SHIFT  (0U)
#define PMC_GLOBAL_PUDC_B_OVERRIDE_VAL_WIDTH  (1U)
#define PMC_GLOBAL_PUDC_B_OVERRIDE_VAL_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_FW_ERR
 */
#define PMC_GLOBAL_PMC_FW_ERR    (PMC_GLOBAL_BASEADDR + 0X00010100U)

#define PMC_GLOBAL_PMC_FW_ERR_NCR_FLAG_SHIFT  (31U)
#define PMC_GLOBAL_PMC_FW_ERR_NCR_FLAG_WIDTH  (1U)
#define PMC_GLOBAL_PMC_FW_ERR_NCR_FLAG_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_FW_ERR_CR_FLAG_SHIFT  (30U)
#define PMC_GLOBAL_PMC_FW_ERR_CR_FLAG_WIDTH  (1U)
#define PMC_GLOBAL_PMC_FW_ERR_CR_FLAG_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_FW_ERR_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PMC_FW_ERR_DATA_WIDTH  (30U)
#define PMC_GLOBAL_PMC_FW_ERR_DATA_MASK   (0X3FFFFFFFU)

/*
 * Register: PMC_GLOBAL_PPU1_PRIVATE_POR_LOCK
 */
#define PMC_GLOBAL_PPU1_PRIVATE_POR_LOCK    (PMC_GLOBAL_BASEADDR + 0X00010200U)

#define PMC_GLOBAL_PPU1_PRIVATE_POR_LOCK_LOCK_SHIFT  (0U)
#define PMC_GLOBAL_PPU1_PRIVATE_POR_LOCK_LOCK_WIDTH  (1U)
#define PMC_GLOBAL_PPU1_PRIVATE_POR_LOCK_LOCK_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR1_STATUS
 */
#define PMC_GLOBAL_PMC_ERR1_STATUS    (PMC_GLOBAL_BASEADDR + 0X00020000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR1_STATUS_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_STATUS_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR2_STATUS
 */
#define PMC_GLOBAL_PMC_ERR2_STATUS    (PMC_GLOBAL_BASEADDR + 0X00020004U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_STATUS_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR1_TRIG
 */
#define PMC_GLOBAL_PMC_ERR1_TRIG    (PMC_GLOBAL_BASEADDR + 0X00020010U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR1_TRIG_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR1_TRIG_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR2_TRIG
 */
#define PMC_GLOBAL_PMC_ERR2_TRIG    (PMC_GLOBAL_BASEADDR + 0X00020014U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR2_TRIG_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR_OUT1_MASK
 */
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK    (PMC_GLOBAL_BASEADDR + 0X00020020U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_MASK_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR_OUT1_EN
 */
#define PMC_GLOBAL_PMC_ERR_OUT1_EN    (PMC_GLOBAL_BASEADDR + 0X00020024U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR_OUT1_EN_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_EN_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR_OUT1_DIS
 */
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS    (PMC_GLOBAL_BASEADDR + 0X00020028U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT1_DIS_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR_OUT2_MASK
 */
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK    (PMC_GLOBAL_BASEADDR + 0X00020030U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_MASK_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR_OUT2_EN
 */
#define PMC_GLOBAL_PMC_ERR_OUT2_EN    (PMC_GLOBAL_BASEADDR + 0X00020034U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_EN_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_ERR_OUT2_DIS
 */
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS    (PMC_GLOBAL_BASEADDR + 0X00020038U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_ERR_OUT2_DIS_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_POR1_MASK
 */
#define PMC_GLOBAL_PMC_POR1_MASK    (PMC_GLOBAL_BASEADDR + 0X00020040U)

#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_POR1_MASK_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_POR1_MASK_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_POR1_MASK_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_POR1_MASK_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_POR1_MASK_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_POR1_MASK_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_POR1_MASK_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_POR1_MASK_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_POR1_MASK_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_POR1_MASK_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_POR1_MASK_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_POR1_MASK_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_POR1_MASK_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_POR1_MASK_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_POR1_MASK_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_POR1_MASK_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_POR1_MASK_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_POR1_MASK_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_POR1_MASK_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_POR1_MASK_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_POR1_MASK_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_POR1_MASK_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_POR1_MASK_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_POR1_MASK_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_POR1_MASK_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_POR1_MASK_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_POR1_MASK_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_POR1_MASK_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_POR1_MASK_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_POR1_MASK_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_POR1_MASK_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_POR1_MASK_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_POR1_MASK_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_POR1_MASK_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_POR1_MASK_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_POR1_MASK_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_POR1_MASK_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_POR1_MASK_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_MASK_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_POR1_EN
 */
#define PMC_GLOBAL_PMC_POR1_EN    (PMC_GLOBAL_BASEADDR + 0X00020044U)

#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_POR1_EN_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_POR1_EN_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_POR1_EN_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_POR1_EN_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_POR1_EN_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_POR1_EN_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_POR1_EN_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_POR1_EN_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_POR1_EN_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_POR1_EN_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_POR1_EN_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_POR1_EN_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_POR1_EN_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_POR1_EN_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_POR1_EN_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_POR1_EN_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_POR1_EN_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_POR1_EN_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_POR1_EN_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_POR1_EN_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_POR1_EN_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_POR1_EN_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_POR1_EN_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_POR1_EN_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_POR1_EN_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_POR1_EN_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_POR1_EN_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_POR1_EN_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_POR1_EN_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_POR1_EN_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_POR1_EN_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_POR1_EN_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_POR1_EN_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_POR1_EN_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_POR1_EN_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_POR1_EN_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_POR1_EN_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_POR1_EN_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_POR1_EN_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_POR1_EN_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_POR1_EN_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_POR1_EN_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_POR1_EN_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_POR1_EN_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_POR1_EN_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_POR1_EN_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_POR1_EN_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_POR1_EN_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_POR1_EN_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_EN_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_POR1_DIS
 */
#define PMC_GLOBAL_PMC_POR1_DIS    (PMC_GLOBAL_BASEADDR + 0X00020048U)

#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_POR1_DIS_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_POR1_DIS_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_POR1_DIS_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_POR1_DIS_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_POR1_DIS_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_POR1_DIS_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_POR1_DIS_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_POR1_DIS_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_POR1_DIS_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_POR1_DIS_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_POR1_DIS_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_POR1_DIS_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_POR1_DIS_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_POR1_DIS_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_POR1_DIS_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_POR1_DIS_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_POR1_DIS_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_POR1_DIS_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_POR1_DIS_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_POR1_DIS_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_POR1_DIS_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_POR1_DIS_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_POR1_DIS_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_POR1_DIS_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_POR1_DIS_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_POR1_DIS_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_POR1_DIS_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_POR1_DIS_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_POR1_DIS_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_POR1_DIS_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_POR1_DIS_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_POR1_DIS_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_POR1_DIS_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_POR1_DIS_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_POR1_DIS_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_POR1_DIS_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_POR1_DIS_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_POR1_DIS_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR1_DIS_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_POR2_MASK
 */
#define PMC_GLOBAL_PMC_POR2_MASK    (PMC_GLOBAL_BASEADDR + 0X00020050U)

#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_POR2_MASK_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_POR2_MASK_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_POR2_MASK_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_POR2_MASK_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_POR2_MASK_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_POR2_MASK_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_POR2_MASK_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_POR2_MASK_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_POR2_MASK_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_POR2_MASK_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_POR2_MASK_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_POR2_MASK_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_POR2_MASK_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_POR2_MASK_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_POR2_MASK_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_POR2_MASK_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_POR2_MASK_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_POR2_MASK_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_POR2_MASK_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_POR2_MASK_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_POR2_MASK_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_MASK_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_POR2_EN
 */
#define PMC_GLOBAL_PMC_POR2_EN    (PMC_GLOBAL_BASEADDR + 0X00020054U)

#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_POR2_EN_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_POR2_EN_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_POR2_EN_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_POR2_EN_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_POR2_EN_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_POR2_EN_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_POR2_EN_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_POR2_EN_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_POR2_EN_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_POR2_EN_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_POR2_EN_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_POR2_EN_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_POR2_EN_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_POR2_EN_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_POR2_EN_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_POR2_EN_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_POR2_EN_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_POR2_EN_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_POR2_EN_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_POR2_EN_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_POR2_EN_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_POR2_EN_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_POR2_EN_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_EN_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_POR2_DIS
 */
#define PMC_GLOBAL_PMC_POR2_DIS    (PMC_GLOBAL_BASEADDR + 0X00020058U)

#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_POR2_DIS_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_POR2_DIS_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_POR2_DIS_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_POR2_DIS_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_POR2_DIS_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_POR2_DIS_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_POR2_DIS_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_POR2_DIS_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_POR2_DIS_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_POR2_DIS_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_POR2_DIS_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_POR2_DIS_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_POR2_DIS_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_POR2_DIS_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_POR2_DIS_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_POR2_DIS_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_POR2_DIS_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_POR2_DIS_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_POR2_DIS_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_POR2_DIS_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_POR2_DIS_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_POR2_DIS_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_IRQ1_MASK
 */
#define PMC_GLOBAL_PMC_IRQ1_MASK    (PMC_GLOBAL_BASEADDR + 0X00020060U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_IRQ1_MASK_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_MASK_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_IRQ1_EN
 */
#define PMC_GLOBAL_PMC_IRQ1_EN    (PMC_GLOBAL_BASEADDR + 0X00020064U)

#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_IRQ1_EN_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_IRQ1_EN_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_IRQ1_EN_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_IRQ1_EN_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_IRQ1_EN_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_IRQ1_EN_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_IRQ1_EN_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_IRQ1_EN_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_IRQ1_EN_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_IRQ1_EN_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_IRQ1_EN_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_IRQ1_EN_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_IRQ1_EN_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_IRQ1_EN_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_IRQ1_EN_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_IRQ1_EN_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_IRQ1_EN_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_EN_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_IRQ1_DIS
 */
#define PMC_GLOBAL_PMC_IRQ1_DIS    (PMC_GLOBAL_BASEADDR + 0X00020068U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_IRQ1_DIS_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ1_DIS_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_IRQ2_MASK
 */
#define PMC_GLOBAL_PMC_IRQ2_MASK    (PMC_GLOBAL_BASEADDR + 0X00020070U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_MASK_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_IRQ2_EN
 */
#define PMC_GLOBAL_PMC_IRQ2_EN    (PMC_GLOBAL_BASEADDR + 0X00020074U)

#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_IRQ2_EN_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_IRQ2_EN_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_IRQ2_EN_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_IRQ2_EN_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_IRQ2_EN_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_IRQ2_EN_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_IRQ2_EN_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_IRQ2_EN_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_EN_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_IRQ2_DIS
 */
#define PMC_GLOBAL_PMC_IRQ2_DIS    (PMC_GLOBAL_BASEADDR + 0X00020078U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_IRQ2_DIS_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SRST1_MASK
 */
#define PMC_GLOBAL_PMC_SRST1_MASK    (PMC_GLOBAL_BASEADDR + 0X00020080U)

#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_SRST1_MASK_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SRST1_MASK_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_SRST1_MASK_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_SRST1_MASK_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_SRST1_MASK_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_SRST1_MASK_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_SRST1_MASK_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_SRST1_MASK_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_SRST1_MASK_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_SRST1_MASK_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_SRST1_MASK_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_SRST1_MASK_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_SRST1_MASK_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_SRST1_MASK_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_SRST1_MASK_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_SRST1_MASK_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SRST1_MASK_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_MASK_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SRST1_EN
 */
#define PMC_GLOBAL_PMC_SRST1_EN    (PMC_GLOBAL_BASEADDR + 0X00020084U)

#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_SRST1_EN_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_SRST1_EN_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_SRST1_EN_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_SRST1_EN_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_SRST1_EN_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_SRST1_EN_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SRST1_EN_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_SRST1_EN_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_SRST1_EN_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_SRST1_EN_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SRST1_EN_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_SRST1_EN_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_SRST1_EN_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_SRST1_EN_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_SRST1_EN_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_SRST1_EN_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_SRST1_EN_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_SRST1_EN_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_SRST1_EN_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_SRST1_EN_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_SRST1_EN_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_SRST1_EN_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_SRST1_EN_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_SRST1_EN_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_SRST1_EN_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_SRST1_EN_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_SRST1_EN_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_SRST1_EN_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_SRST1_EN_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_SRST1_EN_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SRST1_EN_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_SRST1_EN_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_SRST1_EN_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_SRST1_EN_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_SRST1_EN_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_SRST1_EN_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_SRST1_EN_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SRST1_EN_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_EN_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SRST1_DIS
 */
#define PMC_GLOBAL_PMC_SRST1_DIS    (PMC_GLOBAL_BASEADDR + 0X00020088U)

#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR5_SHIFT  (31U)
#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR5_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR5_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR4_SHIFT  (30U)
#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR4_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR3_SHIFT  (29U)
#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_SSIT_ERR3_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_NPI_ROOT_SHIFT  (28U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NPI_ROOT_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NPI_ROOT_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PL3_SHIFT  (27U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL3_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PL2_SHIFT  (26U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL2_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PL1_SHIFT  (25U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL1_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PL0_SHIFT  (24U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL0_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PL_SMON_NCR_SHIFT  (23U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL_SMON_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL_SMON_NCR_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PL_SMON_CR_SHIFT  (22U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL_SMON_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PL_SMON_CR_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_GT_NCR_SHIFT  (21U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GT_NCR_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_GT_CR_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GT_CR_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MC_NCR_SHIFT  (19U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MC_NCR_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MC_CR_SHIFT  (18U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MC_CR_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_ME_NCR_SHIFT  (17U)
#define PMC_GLOBAL_PMC_SRST1_DIS_ME_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_ME_NCR_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_ME_CR_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SRST1_DIS_ME_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_ME_CR_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_MMCM_SHIFT  (15U)
#define PMC_GLOBAL_PMC_SRST1_DIS_MMCM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_MMCM_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_USER_SHIFT  (14U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_USER_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_USER_MASK   (0X00004000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_TYPE1_NCR_SHIFT  (13U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_TYPE1_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_TYPE1_NCR_MASK   (0X00002000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_TYPE1_CR_SHIFT  (12U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_TYPE1_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_NOC_TYPE1_CR_MASK   (0X00001000U)

#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MB_NCR_SHIFT  (11U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MB_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MB_NCR_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MB_CR_SHIFT  (10U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MB_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_DDRMC_MB_CR_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PSM_NCR_SHIFT  (9U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PSM_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PSM_NCR_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_SRST1_DIS_PSM_CR_SHIFT  (8U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PSM_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_PSM_CR_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_SRST1_DIS_CFRAME_SHIFT  (7U)
#define PMC_GLOBAL_PMC_SRST1_DIS_CFRAME_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_CFRAME_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_SRST1_DIS_CFU_SHIFT  (6U)
#define PMC_GLOBAL_PMC_SRST1_DIS_CFU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_CFU_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_SRST1_DIS_GSW_NCR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GSW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GSW_NCR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_SRST1_DIS_GSW_CR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GSW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_GSW_CR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_SRST1_DIS_FW_NCR_SHIFT  (3U)
#define PMC_GLOBAL_PMC_SRST1_DIS_FW_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_FW_NCR_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_SRST1_DIS_FW_CR_SHIFT  (2U)
#define PMC_GLOBAL_PMC_SRST1_DIS_FW_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_FW_CR_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_SRST1_DIS_BOOT_NCR_SHIFT  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_BOOT_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_BOOT_NCR_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_SRST1_DIS_BOOT_CR_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SRST1_DIS_BOOT_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST1_DIS_BOOT_CR_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SRST2_MASK
 */
#define PMC_GLOBAL_PMC_SRST2_MASK    (PMC_GLOBAL_BASEADDR + 0X00020090U)

#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_SRST2_MASK_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_SRST2_MASK_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_SRST2_MASK_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SRST2_MASK_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_SRST2_MASK_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_SRST2_MASK_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_SRST2_MASK_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_SRST2_MASK_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_MASK_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SRST2_EN
 */
#define PMC_GLOBAL_PMC_SRST2_EN    (PMC_GLOBAL_BASEADDR + 0X00020094U)

#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_SRST2_EN_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_SRST2_EN_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_SRST2_EN_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_SRST2_EN_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_SRST2_EN_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_SRST2_EN_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_SRST2_EN_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_SRST2_EN_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_SRST2_EN_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SRST2_EN_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_SRST2_EN_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_SRST2_EN_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_SRST2_EN_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_SRST2_EN_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_SRST2_EN_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_SRST2_EN_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_SRST2_EN_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_SRST2_EN_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_SRST2_EN_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_SRST2_EN_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_SRST2_EN_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_EN_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_SRST2_DIS
 */
#define PMC_GLOBAL_PMC_SRST2_DIS    (PMC_GLOBAL_BASEADDR + 0X00020098U)

#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR2_SHIFT  (31U)
#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR2_MASK   (0X80000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR1_SHIFT  (30U)
#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR1_MASK   (0X40000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR0_SHIFT  (29U)
#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_SSIT_ERR0_MASK   (0X20000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_XPPU_SHIFT  (28U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_XPPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_XPPU_MASK   (0X10000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_XMPU_SHIFT  (27U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_XMPU_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_XMPU_MASK   (0X08000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_TO_SHIFT  (26U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_TO_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_TO_MASK   (0X04000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_CLK_MON_SHIFT  (25U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CLK_MON_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CLK_MON_MASK   (0X02000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PPLL_SHIFT  (24U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PPLL_MASK   (0X01000000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_NPLL_SHIFT  (23U)
#define PMC_GLOBAL_PMC_SRST2_DIS_NPLL_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_NPLL_MASK   (0X00800000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_RTC_ALARM_SHIFT  (22U)
#define PMC_GLOBAL_PMC_SRST2_DIS_RTC_ALARM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_RTC_ALARM_MASK   (0X00400000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_RSRV_ERR1_SHIFT  (21U)
#define PMC_GLOBAL_PMC_SRST2_DIS_RSRV_ERR1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_RSRV_ERR1_MASK   (0X00200000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_RSRV_ERR0_SHIFT  (20U)
#define PMC_GLOBAL_PMC_SRST2_DIS_RSRV_ERR0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_RSRV_ERR0_MASK   (0X00100000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_CFRAME_SEU_ECC_SHIFT  (19U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CFRAME_SEU_ECC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CFRAME_SEU_ECC_MASK   (0X00080000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_CFRAME_SEU_CRC_SHIFT  (18U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CFRAME_SEU_CRC_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CFRAME_SEU_CRC_MASK   (0X00040000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_CFI_SHIFT  (17U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CFI_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_CFI_MASK   (0X00020000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON9_SHIFT  (16U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON9_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON9_MASK   (0X00010000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON8_SHIFT  (15U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON8_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON8_MASK   (0X00008000U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON4_SHIFT  (11U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON4_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON4_MASK   (0X00000800U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON3_SHIFT  (10U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON3_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON3_MASK   (0X00000400U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON2_SHIFT  (9U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON2_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON2_MASK   (0X00000200U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON1_SHIFT  (8U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON1_MASK   (0X00000100U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON0_SHIFT  (7U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_SMON0_MASK   (0X00000080U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_NCR_SHIFT  (6U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_NCR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_NCR_MASK   (0X00000040U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_CR_SHIFT  (5U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_CR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_CR_MASK   (0X00000020U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_PAR_SHIFT  (4U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_PAR_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_PAR_MASK   (0X00000010U)

#define PMC_GLOBAL_PMC_SRST2_DIS_MB_FATAL1_SHIFT  (3U)
#define PMC_GLOBAL_PMC_SRST2_DIS_MB_FATAL1_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_MB_FATAL1_MASK   (0X00000008U)

#define PMC_GLOBAL_PMC_SRST2_DIS_MB_FATAL0_SHIFT  (2U)
#define PMC_GLOBAL_PMC_SRST2_DIS_MB_FATAL0_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_MB_FATAL0_MASK   (0X00000004U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_ROM_SHIFT  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_ROM_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_ROM_MASK   (0X00000002U)

#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_APB_SHIFT  (0U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_APB_WIDTH  (1U)
#define PMC_GLOBAL_PMC_SRST2_DIS_PMC_APB_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PMC_BOOT_ERR
 */
#define PMC_GLOBAL_PMC_BOOT_ERR    (PMC_GLOBAL_BASEADDR + 0X00020100U)

#define PMC_GLOBAL_PMC_BOOT_ERR_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PMC_BOOT_ERR_DATA_WIDTH  (30U)
#define PMC_GLOBAL_PMC_BOOT_ERR_DATA_MASK   (0X3FFFFFFFU)

/*
 * Register: PMC_GLOBAL_ERROR_MANAGEMENT_POR_LOCK
 */
#define PMC_GLOBAL_ERROR_MANAGEMENT_POR_LOCK    (PMC_GLOBAL_BASEADDR + 0X00020200U)

#define PMC_GLOBAL_ERROR_MANAGEMENT_POR_LOCK_LOCK_SHIFT  (0U)
#define PMC_GLOBAL_ERROR_MANAGEMENT_POR_LOCK_LOCK_WIDTH  (1U)
#define PMC_GLOBAL_ERROR_MANAGEMENT_POR_LOCK_LOCK_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP0_IRQ_STATUS
 */
#define PMC_GLOBAL_GICP0_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X00030000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_STATUS_SRC8_MASK   (0X00000100U)

/*
 * Register: PMC_GLOBAL_GICP0_IRQ_MASK
 */
#define PMC_GLOBAL_GICP0_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X00030004U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_MASK_SRC8_MASK   (0X00000100U)

/*
 * Register: PMC_GLOBAL_GICP0_IRQ_ENABLE
 */
#define PMC_GLOBAL_GICP0_IRQ_ENABLE    (PMC_GLOBAL_BASEADDR + 0X00030008U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_ENABLE_SRC8_MASK   (0X00000100U)

/*
 * Register: PMC_GLOBAL_GICP0_IRQ_DISABLE
 */
#define PMC_GLOBAL_GICP0_IRQ_DISABLE    (PMC_GLOBAL_BASEADDR + 0X0003000CU)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_DISABLE_SRC8_MASK   (0X00000100U)

/*
 * Register: PMC_GLOBAL_GICP0_IRQ_TRIGGER
 */
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER    (PMC_GLOBAL_BASEADDR + 0X00030010U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP0_IRQ_TRIGGER_SRC8_MASK   (0X00000100U)

/*
 * Register: PMC_GLOBAL_GICP1_IRQ_STATUS
 */
#define PMC_GLOBAL_GICP1_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X00030014U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_STATUS_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP1_IRQ_MASK
 */
#define PMC_GLOBAL_GICP1_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X00030018U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_MASK_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP1_IRQ_ENABLE
 */
#define PMC_GLOBAL_GICP1_IRQ_ENABLE    (PMC_GLOBAL_BASEADDR + 0X0003001CU)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_ENABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP1_IRQ_DISABLE
 */
#define PMC_GLOBAL_GICP1_IRQ_DISABLE    (PMC_GLOBAL_BASEADDR + 0X00030020U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_DISABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP1_IRQ_TRIGGER
 */
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER    (PMC_GLOBAL_BASEADDR + 0X00030024U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP1_IRQ_TRIGGER_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP2_IRQ_STATUS
 */
#define PMC_GLOBAL_GICP2_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X00030028U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_STATUS_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP2_IRQ_MASK
 */
#define PMC_GLOBAL_GICP2_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X0003002CU)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_MASK_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP2_IRQ_ENABLE
 */
#define PMC_GLOBAL_GICP2_IRQ_ENABLE    (PMC_GLOBAL_BASEADDR + 0X00030030U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_ENABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP2_IRQ_DISABLE
 */
#define PMC_GLOBAL_GICP2_IRQ_DISABLE    (PMC_GLOBAL_BASEADDR + 0X00030034U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_DISABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP2_IRQ_TRIGGER
 */
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER    (PMC_GLOBAL_BASEADDR + 0X00030038U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP2_IRQ_TRIGGER_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP3_IRQ_STATUS
 */
#define PMC_GLOBAL_GICP3_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X0003003CU)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_STATUS_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP3_IRQ_MASK
 */
#define PMC_GLOBAL_GICP3_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X00030040U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_MASK_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP3_IRQ_ENABLE
 */
#define PMC_GLOBAL_GICP3_IRQ_ENABLE    (PMC_GLOBAL_BASEADDR + 0X00030044U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_ENABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP3_IRQ_DISABLE
 */
#define PMC_GLOBAL_GICP3_IRQ_DISABLE    (PMC_GLOBAL_BASEADDR + 0X00030048U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_DISABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP3_IRQ_TRIGGER
 */
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER    (PMC_GLOBAL_BASEADDR + 0X0003004CU)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP3_IRQ_TRIGGER_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP4_IRQ_STATUS
 */
#define PMC_GLOBAL_GICP4_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X00030050U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_STATUS_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP4_IRQ_MASK
 */
#define PMC_GLOBAL_GICP4_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X00030054U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_MASK_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP4_IRQ_ENABLE
 */
#define PMC_GLOBAL_GICP4_IRQ_ENABLE    (PMC_GLOBAL_BASEADDR + 0X00030058U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_ENABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP4_IRQ_DISABLE
 */
#define PMC_GLOBAL_GICP4_IRQ_DISABLE    (PMC_GLOBAL_BASEADDR + 0X0003005CU)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_DISABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP4_IRQ_TRIGGER
 */
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER    (PMC_GLOBAL_BASEADDR + 0X00030060U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC31_SHIFT  (31U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC31_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC31_MASK   (0X80000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC30_SHIFT  (30U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC30_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC30_MASK   (0X40000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC29_SHIFT  (29U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC29_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC29_MASK   (0X20000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC28_SHIFT  (28U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC28_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC28_MASK   (0X10000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC27_SHIFT  (27U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC27_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC27_MASK   (0X08000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC26_SHIFT  (26U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC26_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC26_MASK   (0X04000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC25_SHIFT  (25U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC25_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC25_MASK   (0X02000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC24_SHIFT  (24U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC24_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC24_MASK   (0X01000000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC23_SHIFT  (23U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC23_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC23_MASK   (0X00800000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC22_SHIFT  (22U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC22_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC22_MASK   (0X00400000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC21_SHIFT  (21U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC21_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC21_MASK   (0X00200000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC20_SHIFT  (20U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC20_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC20_MASK   (0X00100000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC19_SHIFT  (19U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC19_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC19_MASK   (0X00080000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC18_SHIFT  (18U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC18_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC18_MASK   (0X00040000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC17_SHIFT  (17U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC17_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC17_MASK   (0X00020000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC16_SHIFT  (16U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC16_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC16_MASK   (0X00010000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC15_SHIFT  (15U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC15_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC15_MASK   (0X00008000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC14_SHIFT  (14U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC14_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC14_MASK   (0X00004000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC13_SHIFT  (13U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC13_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC13_MASK   (0X00002000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC12_SHIFT  (12U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC12_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC12_MASK   (0X00001000U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC11_SHIFT  (11U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC11_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC11_MASK   (0X00000800U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC10_SHIFT  (10U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC10_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC10_MASK   (0X00000400U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC9_SHIFT  (9U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC9_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC9_MASK   (0X00000200U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC8_SHIFT  (8U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC8_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC8_MASK   (0X00000100U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC7_SHIFT  (7U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC7_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC7_MASK   (0X00000080U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC6_SHIFT  (6U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC6_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC6_MASK   (0X00000040U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC5_SHIFT  (5U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC5_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC5_MASK   (0X00000020U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP4_IRQ_TRIGGER_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP_PMC_IRQ_STATUS
 */
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS    (PMC_GLOBAL_BASEADDR + 0X000300A0U)

#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_STATUS_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP_PMC_IRQ_MASK
 */
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK    (PMC_GLOBAL_BASEADDR + 0X000300A4U)

#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_MASK_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP_PMC_IRQ_ENABLE
 */
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE    (PMC_GLOBAL_BASEADDR + 0X000300A8U)

#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_ENABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP_PMC_IRQ_DISABLE
 */
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE    (PMC_GLOBAL_BASEADDR + 0X000300ACU)

#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_DISABLE_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER
 */
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER    (PMC_GLOBAL_BASEADDR + 0X000300B0U)

#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC4_SHIFT  (4U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC4_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC4_MASK   (0X00000010U)

#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC3_SHIFT  (3U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC3_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC3_MASK   (0X00000008U)

#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC2_SHIFT  (2U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC2_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC2_MASK   (0X00000004U)

#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC1_SHIFT  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC1_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC1_MASK   (0X00000002U)

#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC0_SHIFT  (0U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC0_WIDTH  (1U)
#define PMC_GLOBAL_GICP_PMC_IRQ_TRIGGER_SRC0_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PUF_CMD
 */
#define PMC_GLOBAL_PUF_CMD    (PMC_GLOBAL_BASEADDR + 0X00040000U)

#define PMC_GLOBAL_PUF_CMD_CMD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_CMD_CMD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_CMD_CMD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_CFG0
 */
#define PMC_GLOBAL_PUF_CFG0    (PMC_GLOBAL_BASEADDR + 0X00040004U)

#define PMC_GLOBAL_PUF_CFG0_CFG0_SHIFT  (2U)
#define PMC_GLOBAL_PUF_CFG0_CFG0_WIDTH  (30U)
#define PMC_GLOBAL_PUF_CFG0_CFG0_MASK   (0XFFFFFFFCU)

#define PMC_GLOBAL_PUF_CFG0_HASH_SEL_SHIFT  (1U)
#define PMC_GLOBAL_PUF_CFG0_HASH_SEL_WIDTH  (1U)
#define PMC_GLOBAL_PUF_CFG0_HASH_SEL_MASK   (0X00000002U)

#define PMC_GLOBAL_PUF_CFG0_GLBL_FILTER_SHIFT  (0U)
#define PMC_GLOBAL_PUF_CFG0_GLBL_FILTER_WIDTH  (1U)
#define PMC_GLOBAL_PUF_CFG0_GLBL_FILTER_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PUF_CFG1
 */
#define PMC_GLOBAL_PUF_CFG1    (PMC_GLOBAL_BASEADDR + 0X00040008U)

#define PMC_GLOBAL_PUF_CFG1_CFG1_SHIFT  (0U)
#define PMC_GLOBAL_PUF_CFG1_CFG1_WIDTH  (32U)
#define PMC_GLOBAL_PUF_CFG1_CFG1_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_SHUT
 */
#define PMC_GLOBAL_PUF_SHUT    (PMC_GLOBAL_BASEADDR + 0X0004000CU)

#define PMC_GLOBAL_PUF_SHUT_SOSET_SHIFT  (24U)
#define PMC_GLOBAL_PUF_SHUT_SOSET_WIDTH  (8U)
#define PMC_GLOBAL_PUF_SHUT_SOSET_MASK   (0XFF000000U)

#define PMC_GLOBAL_PUF_SHUT_SOPEN_SHIFT  (0U)
#define PMC_GLOBAL_PUF_SHUT_SOPEN_WIDTH  (24U)
#define PMC_GLOBAL_PUF_SHUT_SOPEN_MASK   (0X00FFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_STATUS
 */
#define PMC_GLOBAL_PUF_STATUS    (PMC_GLOBAL_BASEADDR + 0X00040010U)

#define PMC_GLOBAL_PUF_STATUS_DONE_SHIFT  (30U)
#define PMC_GLOBAL_PUF_STATUS_DONE_WIDTH  (1U)
#define PMC_GLOBAL_PUF_STATUS_DONE_MASK   (0X40000000U)

#define PMC_GLOBAL_PUF_STATUS_KEY_RDY_SHIFT  (3U)
#define PMC_GLOBAL_PUF_STATUS_KEY_RDY_WIDTH  (1U)
#define PMC_GLOBAL_PUF_STATUS_KEY_RDY_MASK   (0X00000008U)

#define PMC_GLOBAL_PUF_STATUS_ID_RDY_SHIFT  (2U)
#define PMC_GLOBAL_PUF_STATUS_ID_RDY_WIDTH  (1U)
#define PMC_GLOBAL_PUF_STATUS_ID_RDY_MASK   (0X00000004U)

#define PMC_GLOBAL_PUF_STATUS_ID_ZERO_SHIFT  (1U)
#define PMC_GLOBAL_PUF_STATUS_ID_ZERO_WIDTH  (1U)
#define PMC_GLOBAL_PUF_STATUS_ID_ZERO_MASK   (0X00000002U)

#define PMC_GLOBAL_PUF_STATUS_SYN_WRD_RDY_SHIFT  (0U)
#define PMC_GLOBAL_PUF_STATUS_SYN_WRD_RDY_WIDTH  (1U)
#define PMC_GLOBAL_PUF_STATUS_SYN_WRD_RDY_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PUF_WORD
 */
#define PMC_GLOBAL_PUF_WORD    (PMC_GLOBAL_BASEADDR + 0X00040018U)

#define PMC_GLOBAL_PUF_WORD_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_WORD_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_WORD_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_SYN_ADDR
 */
#define PMC_GLOBAL_PUF_SYN_ADDR    (PMC_GLOBAL_BASEADDR + 0X00040020U)

#define PMC_GLOBAL_PUF_SYN_ADDR_ADDR_SHIFT  (0U)
#define PMC_GLOBAL_PUF_SYN_ADDR_ADDR_WIDTH  (32U)
#define PMC_GLOBAL_PUF_SYN_ADDR_ADDR_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_AUX
 */
#define PMC_GLOBAL_PUF_AUX    (PMC_GLOBAL_BASEADDR + 0X00040024U)

#define PMC_GLOBAL_PUF_AUX_DATA_SHIFT  (4U)
#define PMC_GLOBAL_PUF_AUX_DATA_WIDTH  (24U)
#define PMC_GLOBAL_PUF_AUX_DATA_MASK   (0X0FFFFFF0U)

/*
 * Register: PMC_GLOBAL_PUF_CHASH
 */
#define PMC_GLOBAL_PUF_CHASH    (PMC_GLOBAL_BASEADDR + 0X00040028U)

#define PMC_GLOBAL_PUF_CHASH_DATA_SHIFT  (0U)
#define PMC_GLOBAL_PUF_CHASH_DATA_WIDTH  (32U)
#define PMC_GLOBAL_PUF_CHASH_DATA_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_CLEAR
 */
#define PMC_GLOBAL_PUF_CLEAR    (PMC_GLOBAL_BASEADDR + 0X0004002CU)

#define PMC_GLOBAL_PUF_CLEAR_ID_SHIFT  (0U)
#define PMC_GLOBAL_PUF_CLEAR_ID_WIDTH  (1U)
#define PMC_GLOBAL_PUF_CLEAR_ID_MASK   (0X00000001U)

/*
 * Register: PMC_GLOBAL_PUF_ID_0
 */
#define PMC_GLOBAL_PUF_ID_0    (PMC_GLOBAL_BASEADDR + 0X00040030U)

#define PMC_GLOBAL_PUF_ID_0_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_0_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_0_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_1
 */
#define PMC_GLOBAL_PUF_ID_1    (PMC_GLOBAL_BASEADDR + 0X00040034U)

#define PMC_GLOBAL_PUF_ID_1_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_1_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_1_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_2
 */
#define PMC_GLOBAL_PUF_ID_2    (PMC_GLOBAL_BASEADDR + 0X00040038U)

#define PMC_GLOBAL_PUF_ID_2_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_2_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_2_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_3
 */
#define PMC_GLOBAL_PUF_ID_3    (PMC_GLOBAL_BASEADDR + 0X0004003CU)

#define PMC_GLOBAL_PUF_ID_3_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_3_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_3_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_4
 */
#define PMC_GLOBAL_PUF_ID_4    (PMC_GLOBAL_BASEADDR + 0X00040040U)

#define PMC_GLOBAL_PUF_ID_4_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_4_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_4_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_5
 */
#define PMC_GLOBAL_PUF_ID_5    (PMC_GLOBAL_BASEADDR + 0X00040044U)

#define PMC_GLOBAL_PUF_ID_5_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_5_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_5_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_6
 */
#define PMC_GLOBAL_PUF_ID_6    (PMC_GLOBAL_BASEADDR + 0X00040048U)

#define PMC_GLOBAL_PUF_ID_6_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_6_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_6_WORD_MASK   (0XFFFFFFFFU)

/*
 * Register: PMC_GLOBAL_PUF_ID_7
 */
#define PMC_GLOBAL_PUF_ID_7    (PMC_GLOBAL_BASEADDR + 0X0004004CU)

#define PMC_GLOBAL_PUF_ID_7_WORD_SHIFT  (0U)
#define PMC_GLOBAL_PUF_ID_7_WORD_WIDTH  (32U)
#define PMC_GLOBAL_PUF_ID_7_WORD_MASK   (0XFFFFFFFFU)

#ifdef __cplusplus
}
#endif


#endif /* _PMC_GLOBAL_H_ */
