# do assigment.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:43 on Nov 15,2021
# vlog -work work assigment.vo 
# -- Compiling module EU
# 
# Top level modules:
# 	EU
# End time: 15:07:43 on Nov 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:43 on Nov 15,2021
# vlog -work work Waveform117.vwf.vt 
# -- Compiling module EU_vlg_vec_tst
# 
# Top level modules:
# 	EU_vlg_vec_tst
# End time: 15:07:43 on Nov 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.EU_vlg_vec_tst 
# Start time: 15:07:43 on Nov 15,2021
# Loading work.EU_vlg_vec_tst
# Loading work.EU
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform117.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /EU_vlg_vec_tst
# End time: 15:07:44 on Nov 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
