{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680324500467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680324500470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 23:48:20 2023 " "Processing started: Fri Mar 31 23:48:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680324500470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680324500470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game-of-life -c game-of-life " "Command: quartus_map --read_settings_files=on --write_settings_files=off game-of-life -c game-of-life" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680324500470 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1680324500699 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1680324500730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/dev/FPGA-GOL/src/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680324505679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680324505679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_of_life.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_of_life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_of_life " "Found entity 1: game_of_life" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680324505681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680324505681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gol_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file gol_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gol_cell " "Found entity 1: gol_cell" {  } { { "gol_cell.sv" "" { Text "C:/dev/FPGA-GOL/src/gol_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680324505682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680324505682 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "game_of_life.sv(129) " "Verilog HDL Instantiation warning at game_of_life.sv(129): instance has no name" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680324505682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_of_life " "Elaborating entity \"game_of_life\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680324505702 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 game_of_life.sv(18) " "Output port \"HEX0\" at game_of_life.sv(18) has no driver" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680324506918 "|game_of_life"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 game_of_life.sv(19) " "Output port \"HEX1\" at game_of_life.sv(19) has no driver" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680324506918 "|game_of_life"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 game_of_life.sv(20) " "Output port \"HEX2\" at game_of_life.sv(20) has no driver" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680324506918 "|game_of_life"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 game_of_life.sv(21) " "Output port \"HEX3\" at game_of_life.sv(21) has no driver" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680324506918 "|game_of_life"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 game_of_life.sv(22) " "Output port \"HEX4\" at game_of_life.sv(22) has no driver" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680324506919 "|game_of_life"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 game_of_life.sv(23) " "Output port \"HEX5\" at game_of_life.sv(23) has no driver" {  } { { "game_of_life.sv" "" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680324506919 "|game_of_life"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:VGA " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:VGA\"" {  } { { "game_of_life.sv" "VGA" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680324507308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/dev/FPGA-GOL/src/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680324507308 "|game_of_life|vga_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/dev/FPGA-GOL/src/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680324507308 "|game_of_life|vga_controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gol_cell gol_cell:comb_161 " "Elaborating entity \"gol_cell\" for hierarchy \"gol_cell:comb_161\"" {  } { { "game_of_life.sv" "comb_161" { Text "C:/dev/FPGA-GOL/src/game_of_life.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680324507313 ""}
