// Seed: 467454822
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_4 = 1;
  assign id_3 = 1;
  id_5();
  wire id_6;
  id_7(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_5),
      .id_4(1'd0),
      .id_5(id_6),
      .id_6(id_5),
      .id_7(id_3 - id_2),
      .id_8(1'b0)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input wor id_6,
    output tri0 id_7,
    output wor id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  tri1 id_11 = 1;
endmodule
