Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Quartus\viXuLy\Mini\Platform_designer\miniProject.qsys --block-symbol-file --output-directory=D:\Quartus\viXuLy\Mini\Platform_designer\miniProject --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Platform_designer/miniProject.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding DMEM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module DMEM
Progress: Adding LCD [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding MEMORY [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMORY
Progress: Adding MOTOR [altera_avalon_pio 18.1]
Progress: Parameterizing module MOTOR
Progress: Adding SWITCH [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: miniProject.DMEM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: miniProject.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: miniProject.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: miniProject.sys_sdram_pll_0: Refclk Freq: 50.0
Info: miniProject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: miniProject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Quartus\viXuLy\Mini\Platform_designer\miniProject.qsys --synthesis=VERILOG --output-directory=D:\Quartus\viXuLy\Mini\Platform_designer\miniProject\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Platform_designer/miniProject.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding DMEM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module DMEM
Progress: Adding LCD [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding MEMORY [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMORY
Progress: Adding MOTOR [altera_avalon_pio 18.1]
Progress: Parameterizing module MOTOR
Progress: Adding SWITCH [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: miniProject.DMEM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: miniProject.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: miniProject.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: miniProject.sys_sdram_pll_0: Refclk Freq: 50.0
Info: miniProject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: miniProject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: miniProject: Generating miniProject "miniProject" for QUARTUS_SYNTH
Info: CPU: "miniProject" instantiated altera_nios2_gen2 "CPU"
Info: DMEM: Starting RTL generation for module 'miniProject_DMEM'
Info: DMEM:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=miniProject_DMEM --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0002_DMEM_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0002_DMEM_gen//miniProject_DMEM_component_configuration.pl  --do_build_sim=0  ]
Info: DMEM: Done RTL generation for module 'miniProject_DMEM'
Info: DMEM: "miniProject" instantiated altera_avalon_new_sdram_controller "DMEM"
Info: LCD: Starting RTL generation for module 'miniProject_LCD'
Info: LCD:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=miniProject_LCD --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0003_LCD_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0003_LCD_gen//miniProject_LCD_component_configuration.pl  --do_build_sim=0  ]
Info: LCD: Done RTL generation for module 'miniProject_LCD'
Info: LCD: "miniProject" instantiated altera_avalon_pio "LCD"
Info: LED: Starting RTL generation for module 'miniProject_LED'
Info: LED:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=miniProject_LED --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0004_LED_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0004_LED_gen//miniProject_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'miniProject_LED'
Info: LED: "miniProject" instantiated altera_avalon_pio "LED"
Info: MEMORY: Starting RTL generation for module 'miniProject_MEMORY'
Info: MEMORY:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=miniProject_MEMORY --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0005_MEMORY_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0005_MEMORY_gen//miniProject_MEMORY_component_configuration.pl  --do_build_sim=0  ]
Info: MEMORY: Done RTL generation for module 'miniProject_MEMORY'
Info: MEMORY: "miniProject" instantiated altera_avalon_onchip_memory2 "MEMORY"
Info: MOTOR: Starting RTL generation for module 'miniProject_MOTOR'
Info: MOTOR:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=miniProject_MOTOR --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0006_MOTOR_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0006_MOTOR_gen//miniProject_MOTOR_component_configuration.pl  --do_build_sim=0  ]
Info: MOTOR: Done RTL generation for module 'miniProject_MOTOR'
Info: MOTOR: "miniProject" instantiated altera_avalon_pio "MOTOR"
Info: SWITCH: Starting RTL generation for module 'miniProject_SWITCH'
Info: SWITCH:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=miniProject_SWITCH --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0007_SWITCH_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0007_SWITCH_gen//miniProject_SWITCH_component_configuration.pl  --do_build_sim=0  ]
Info: SWITCH: Done RTL generation for module 'miniProject_SWITCH'
Info: SWITCH: "miniProject" instantiated altera_avalon_pio "SWITCH"
Info: jtag_uart_0: Starting RTL generation for module 'miniProject_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/quartus/setup/quartus/bin64/perl/bin/perl.exe -I D:/quartus/setup/quartus/bin64/perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=miniProject_jtag_uart_0 --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0008_jtag_uart_0_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0008_jtag_uart_0_gen//miniProject_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'miniProject_jtag_uart_0'
Info: jtag_uart_0: "miniProject" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sys_sdram_pll_0: "miniProject" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "miniProject" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'miniProject_timer_0'
Info: timer_0:   Generation command is [exec D:/Quartus/Setup/quartus/bin64//perl/bin/perl.exe -I D:/Quartus/Setup/quartus/bin64//perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/quartus/setup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=miniProject_timer_0 --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0010_timer_0_gen/ --quartus_dir=D:/quartus/setup/quartus --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0010_timer_0_gen//miniProject_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'miniProject_timer_0'
Info: timer_0: "miniProject" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "miniProject" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "miniProject" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "miniProject" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'miniProject_CPU_cpu'
Info: cpu:   Generation command is [exec D:/Quartus/Setup/quartus/bin64//eperlcmd.exe -I D:/Quartus/Setup/quartus/bin64//perl/lib -I D:/quartus/setup/quartus/sopc_builder/bin/europa -I D:/quartus/setup/quartus/sopc_builder/bin/perl_lib -I D:/quartus/setup/quartus/sopc_builder/bin -I D:/quartus/setup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/quartus/setup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/quartus/setup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/quartus/setup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/quartus/setup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=miniProject_CPU_cpu --dir=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0013_cpu_gen/ --quartus_bindir=D:/Quartus/Setup/quartus/bin64/ --verilog --config=C:/Users/DELLN7~1/AppData/Local/Temp/alt9453_5277956450731854121.dir/0013_cpu_gen//miniProject_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.06 15:18:15 (*) Starting Nios II generation
Info: cpu: # 2023.04.06 15:18:15 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.06 15:18:16 (*)   Couldn't query license setup in Quartus directory D:/Quartus/Setup/quartus/bin64/
Info: cpu: # 2023.04.06 15:18:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.06 15:18:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.06 15:18:16 (*)   Plaintext license not found.
Info: cpu: # 2023.04.06 15:18:16 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.04.06 15:18:16 (*)   Couldn't query license setup in Quartus directory D:/Quartus/Setup/quartus/bin64/
Info: cpu: # 2023.04.06 15:18:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.06 15:18:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.06 15:18:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.04.06 15:18:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.06 15:18:16 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.06 15:18:16 (*)     Testbench
Info: cpu: # 2023.04.06 15:18:16 (*)     Instruction decoding
Info: cpu: # 2023.04.06 15:18:16 (*)       Instruction fields
Info: cpu: # 2023.04.06 15:18:16 (*)       Instruction decodes
Info: cpu: # 2023.04.06 15:18:17 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.04.06 15:18:17 (*)       Instruction controls
Info: cpu: # 2023.04.06 15:18:17 (*)     Pipeline frontend
Info: cpu: # 2023.04.06 15:18:17 (*)     Pipeline backend
Info: cpu: # 2023.04.06 15:18:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.06 15:18:21 (*)   Creating encrypted RTL
Info: cpu: # 2023.04.06 15:18:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'miniProject_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_sc_fifo.v
Info: DMEM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "DMEM_s1_burst_adapter"
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: DMEM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "DMEM_s1_rsp_width_adapter"
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: miniProject: Done "miniProject" with 43 modules, 72 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
