
*** Running vivado
    with args -log Microprocessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Microprocessor.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Microprocessor.tcl -notrace
Command: synth_design -top Microprocessor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19399 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.734 ; gain = 161.086 ; free physical = 4577 ; free virtual = 6282
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:196]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:201]
INFO: [Synth 8-638] synthesizing module 'Datapath' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:67]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (1#1) [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/realtime/RAM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/realtime/Adder_Subtractor_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor' (2#1) [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/realtime/Adder_Subtractor_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:31]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (3#1) [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:31]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (4#1) [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:67]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (5#1) [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:196]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1129.203 ; gain = 201.555 ; free physical = 4535 ; free virtual = 6241
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1129.203 ; gain = 201.555 ; free physical = 4535 ; free virtual = 6241
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Adder_Subtractor' instantiated as 'dp/ALU' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:112]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'RAM' instantiated as 'dp/Data_Memory' [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v:104]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/dcp/Adder_Subtractor_in_context.xdc] for cell 'dp/ALU'
Finished Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/dcp/Adder_Subtractor_in_context.xdc] for cell 'dp/ALU'
Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/dcp_2/Data_Memory_in_context.xdc] for cell 'dp/Data_Memory'
Finished Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/.Xil/Vivado-19394-archlinux/dcp_2/Data_Memory_in_context.xdc] for cell 'dp/Data_Memory'
Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'in1'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'in1'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'in2'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'in2'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'in3'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'in3'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'out'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'out'. [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:49]
Finished Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Microprocessor_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1462.730 ; gain = 0.000 ; free physical = 4279 ; free virtual = 5984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4343 ; free virtual = 6046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4343 ; free virtual = 6046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dp/Data_Memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4343 ; free virtual = 6046
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "PC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4343 ; free virtual = 6046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dp/PC_reg[7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/PC_reg[6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/PC_reg[5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/PC_reg[4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/PC_reg[3]) is unused and will be removed from module Microprocessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4326 ; free virtual = 6029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4292 ; free virtual = 5995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1462.730 ; gain = 535.082 ; free physical = 4292 ; free virtual = 5995
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][15]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][14]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][13]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][12]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][11]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][10]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][9]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][8]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][3]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][2]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][1]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[7][0]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][15]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][14]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][13]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][12]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][11]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][10]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][9]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][8]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][3]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][2]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][1]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[6][0]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][15]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][14]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][13]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][12]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][11]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][10]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][9]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][8]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][3]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][2]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][1]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[5][0]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][15]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][14]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][13]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][12]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][11]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][10]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][9]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][8]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][3]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][2]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][1]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[4][0]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][15]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][14]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][13]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][12]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][11]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][10]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][9]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][8]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][3]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][2]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][1]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[3][0]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][15]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][14]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][13]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][12]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][11]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][10]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][9]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][8]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][7]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][6]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][5]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][4]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][3]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][2]) is unused and will be removed from module Microprocessor.
WARNING: [Synth 8-3332] Sequential element (dp/Code_Memory_reg[2][1]) is unused and will be removed from module Microprocessor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |RAM              |         1|
|2     |Adder_Subtractor |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |Adder_Subtractor |     1|
|2     |RAM              |     1|
|3     |BUFG             |     1|
|4     |LUT2             |     1|
|5     |LUT3             |     7|
|6     |LUT5             |    20|
|7     |LUT6             |    24|
|8     |FDRE             |    36|
|9     |IBUF             |     2|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   107|
|2     |  dp     |Datapath |   104|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.738 ; gain = 543.090 ; free physical = 4269 ; free virtual = 5973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1470.738 ; gain = 114.477 ; free physical = 4269 ; free virtual = 5973
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.746 ; gain = 543.098 ; free physical = 4269 ; free virtual = 5973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1470.746 ; gain = 464.594 ; free physical = 4271 ; free virtual = 5975
INFO: [Common 17-1381] The checkpoint '/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.runs/synth_1/Microprocessor.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1494.750 ; gain = 0.000 ; free physical = 4271 ; free virtual = 5975
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 10:17:02 2017...
