// Seed: 891741395
module module_0 (
    input wire id_0,
    id_3,
    input wand id_1
);
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    id_24,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    output supply1 id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output wor id_18,
    output tri1 id_19,
    output supply0 id_20,
    input wand id_21,
    output wand id_22
);
  always id_13 = -1;
  assign id_15 = -1;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  wire id_25;
  always begin : LABEL_0
    return {{1'b0} {-1}};
  end
  assign id_20.id_1 = id_14 - ~id_17 * -1 - 1;
endmodule
