
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003614                       # Number of seconds simulated
sim_ticks                                  3613654000                       # Number of ticks simulated
final_tick                                 3613654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1867                       # Simulator instruction rate (inst/s)
host_op_rate                                     1937                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 717034                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681456                       # Number of bytes of host memory used
host_seconds                                  5039.72                       # Real time elapsed on the host
sim_insts                                     9411524                       # Number of instructions simulated
sim_ops                                       9763308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           82496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          802816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             885312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        82496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       152832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          152832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2388                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           22828970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          222161834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             244990804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      22828970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22828970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42292926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42292926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42292926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          22828970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         222161834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            287283730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11299                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11299                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 262528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  622848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  120064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  885376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               723136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9732                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9400                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               47                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3613642000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11299                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.466531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.660979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.280056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          239     24.24%     24.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          237     24.04%     48.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          117     11.87%     60.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           88      8.92%     69.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      5.68%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      3.35%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      4.16%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      2.54%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          150     15.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.275862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.108891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.806946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            113     97.41%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.86%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.86%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.608289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105     90.52%     90.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      5.17%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.86%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           116                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74672500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               151585000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   20510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18203.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36953.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    245.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     143780.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4055520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2128995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21155820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4134240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             48796560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2508000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       150328950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        32727840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        745422060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1057970625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            292.770235                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3500130000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3246000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      19814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3085217750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     85220500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90464000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    329691750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3055920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8132460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5658480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26327160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        42667350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20729280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        821196480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              950747445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            263.098565                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3552959500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2038000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3405543000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     53978250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      49928750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     93544000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1114020                       # Number of BP lookups
system.cpu.branchPred.condPredicted            858023                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25497                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640171                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584345                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.279518                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108137                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54863                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54255                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              608                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          230                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7227309                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              59852                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11121068                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1114020                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746737                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7032350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  761                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           860                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1062                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3441019                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   710                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7120607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.621123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.155732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1422032     19.97%     19.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2349451     33.00%     52.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   853442     11.99%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2495682     35.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7120607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.154140                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.538756                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   860880                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2230912                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2904762                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1098786                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25267                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537870                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   482                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10750332                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73137                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25267                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1396573                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  624960                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14717                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3433647                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1625443                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10622982                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44409                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                667846                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 427159                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 460693                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7265                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9596705                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50143133                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12594367                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835704                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   761001                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            148                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2037753                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817285                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837494                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2594862                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1107654                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10588080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 187                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10089347                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10417                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          824958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2601114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7120607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.416922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.911466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164302     16.35%     16.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2673306     37.54%     53.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2510901     35.26%     89.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              694157      9.75%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               77937      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7120607                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  125457      5.38%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2042544     87.63%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                162949      6.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4713882     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3639176     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736121     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10089347                       # Type of FU issued
system.cpu.iq.rate                           1.396003                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2330960                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.231032                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29640638                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11413425                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10043713                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12420283                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      24                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2076206                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291502                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166425                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          156                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25267                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94008                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                220296                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10588283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817285                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837494                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                137                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                220242                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            218                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7249                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17909                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25158                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10061741                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3627970                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27606                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            16                       # number of nop insts executed
system.cpu.iew.exec_refs                      5348891                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960456                       # Number of branches executed
system.cpu.iew.exec_stores                    1720921                       # Number of stores executed
system.cpu.iew.exec_rate                     1.392184                       # Inst execution rate
system.cpu.iew.wb_sent                       10052581                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10043729                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7095268                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8592032                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.389691                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.825796                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          783219                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25042                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7003915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.393979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.050822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3019994     43.12%     43.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2343385     33.46%     76.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       292015      4.17%     80.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       525527      7.50%     88.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        54788      0.78%     89.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       207716      2.97%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60222      0.86%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       361896      5.17%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       138372      1.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7003915                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411524                       # Number of instructions committed
system.cpu.commit.committedOps                9763308                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196852                       # Number of memory references committed
system.cpu.commit.loads                       3525783                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934627                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040485                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566318     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525783     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671053     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763308                       # Class of committed instruction
system.cpu.commit.bw_lim_events                138372                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     17411615                       # The number of ROB reads
system.cpu.rob.rob_writes                    21209750                       # The number of ROB writes
system.cpu.timesIdled                            1223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          106702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411524                       # Number of Instructions Simulated
system.cpu.committedOps                       9763308                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.767921                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.767921                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.302217                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.302217                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11607413                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837735                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41040961                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2176829                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340505                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     99                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             12528                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.997038                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3196904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            254.855230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2553000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.997038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6456548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6456548                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1527331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1527331                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1669484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1669484                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           40                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3196815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3196815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3196815                       # number of overall hits
system.cpu.dcache.overall_hits::total         3196815                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23845                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1242                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        25087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25087                       # number of overall misses
system.cpu.dcache.overall_misses::total         25087                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    852607000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    852607000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     66055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66055000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       616000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       616000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    918662000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    918662000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    918662000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    918662000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1551176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1551176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3221902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3221902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3221902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3221902                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015372                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000743                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.215686                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.215686                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007786                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007786                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35756.217236                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35756.217236                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53184.380032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53184.380032                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        56000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        56000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36619.045721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36619.045721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36619.045721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36619.045721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6325                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              68                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.014706                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        12528                       # number of writebacks
system.cpu.dcache.writebacks::total             12528                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11629                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          914                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12543                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        12216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12216                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          328                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12544                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    387755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    387755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     17190500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17190500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    404945500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    404945500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    404945500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    404945500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007875                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007875                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003893                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31741.568435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31741.568435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52410.060976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52410.060976                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32282.007334                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32282.007334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32282.007334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32282.007334                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               841                       # number of replacements
system.cpu.icache.tags.tagsinuse           404.637717                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3439486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2668.336695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   404.637717                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.790308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.790308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6883307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6883307                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3439486                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3439486                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3439486                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3439486                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3439486                       # number of overall hits
system.cpu.icache.overall_hits::total         3439486                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1523                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1523                       # number of overall misses
system.cpu.icache.overall_misses::total          1523                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    104630485                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104630485                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    104630485                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104630485                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    104630485                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104630485                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3441009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3441009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3441009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3441009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3441009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3441009                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000443                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000443                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68700.252791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68700.252791                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68700.252791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68700.252791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68700.252791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68700.252791                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27652                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               301                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.867110                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          841                       # number of writebacks
system.cpu.icache.writebacks::total               841                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          233                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1290                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89644988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89644988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89644988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89644988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89644988                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89644988                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69492.238760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69492.238760                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69492.238760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69492.238760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69492.238760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69492.238760                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         27203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         2070                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3613654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13505                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2388                       # Transaction distribution
system.membus.trans_dist::WritebackClean        10981                       # Transaction distribution
system.membus.trans_dist::ReadExReq               328                       # Transaction distribution
system.membus.trans_dist::ReadExResp              328                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1290                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12216                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        37616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       136320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1604608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1740928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13834                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.149776                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.356865                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11762     85.02%     85.02% # Request fanout histogram
system.membus.snoop_fanout::1                    2072     14.98%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               13834                       # Request fanout histogram
system.membus.reqLayer0.occupancy            84048000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6838493                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           64410988                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
