#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024b7c7030b0 .scope module, "PPU" "PPU" 2 8;
 .timescale 0 0;
v0000024b7c769700_0 .var "Address", 8 0;
v0000024b7c7697a0_0 .var "LE", 0 0;
v0000024b7c768300_0 .net "Load_cu_out", 0 0, v0000024b7c704e40_0;  1 drivers
v0000024b7c7698e0_0 .net "Load_out_cumux", 0 0, v0000024b7c7678d0_0;  1 drivers
v0000024b7c768260_0 .net "Load_out_exemem", 0 0, v0000024b7c704800_0;  1 drivers
v0000024b7c769ac0_0 .net "Load_out_idexe", 0 0, v0000024b7c767970_0;  1 drivers
v0000024b7c769340_0 .net "PC_In", 31 0, v0000024b7c769980_0;  1 drivers
v0000024b7c769b60_0 .net "PC_Out", 31 0, v0000024b7c768580_0;  1 drivers
v0000024b7c769c00_0 .net "alu_op_cu_out", 3 0, v0000024b7c7046c0_0;  1 drivers
v0000024b7c769ca0_0 .net "alu_op_out_cumux", 3 0, v0000024b7c767470_0;  1 drivers
v0000024b7c768b20_0 .net "alu_op_out_idexe", 3 0, v0000024b7c7662f0_0;  1 drivers
v0000024b7c769660_0 .net "am_cu_out", 1 0, v0000024b7c704da0_0;  1 drivers
v0000024b7c769d40_0 .net "am_out_cumux", 1 0, v0000024b7c767a10_0;  1 drivers
v0000024b7c768120_0 .net "am_out_idexe", 1 0, v0000024b7c7670b0_0;  1 drivers
v0000024b7c7693e0_0 .net "branch_link_cu_out", 0 0, v0000024b7c704ee0_0;  1 drivers
v0000024b7c769de0_0 .net "branch_link_out_cumux", 0 0, v0000024b7c767790_0;  1 drivers
v0000024b7c769e80_0 .var "clk", 0 0;
v0000024b7c769f20_0 .var/i "code", 31 0;
v0000024b7c769520_0 .net "cu_in", 31 0, v0000024b7c7675b0_0;  1 drivers
v0000024b7c768ee0_0 .var "data", 7 0;
v0000024b7c7683a0_0 .net "datamem_en_cu_out", 0 0, v0000024b7c705160_0;  1 drivers
v0000024b7c768440_0 .net "datamem_en_out_cumux", 0 0, v0000024b7c767b50_0;  1 drivers
v0000024b7c7684e0_0 .net "datamem_en_out_exemem", 0 0, v0000024b7c704b20_0;  1 drivers
v0000024b7c769020_0 .net "datamem_en_out_idexe", 0 0, v0000024b7c766cf0_0;  1 drivers
v0000024b7c7690c0_0 .var/i "fi", 31 0;
v0000024b7c7686c0_0 .net "insMem_Out", 31 0, v0000024b7c7681c0_0;  1 drivers
v0000024b7c768bc0_0 .net "rf_en_cu_out", 0 0, v0000024b7c705340_0;  1 drivers
v0000024b7c769160_0 .net "rf_en_out_cumux", 0 0, v0000024b7c7661b0_0;  1 drivers
v0000024b7c768760_0 .net "rf_en_out_exemem", 0 0, v0000024b7c704c60_0;  1 drivers
v0000024b7c768800_0 .net "rf_en_out_idexe", 0 0, v0000024b7c766f70_0;  1 drivers
v0000024b7c7688a0_0 .net "rf_en_out_memwb", 0 0, v0000024b7c766110_0;  1 drivers
v0000024b7c768940_0 .var "rst", 0 0;
v0000024b7c768da0_0 .net "rw_cu_out", 0 0, v0000024b7c705020_0;  1 drivers
v0000024b7c768a80_0 .net "rw_out_cumux", 0 0, v0000024b7c766430_0;  1 drivers
v0000024b7c768e40_0 .net "rw_out_exemem", 0 0, v0000024b7c704a80_0;  1 drivers
v0000024b7c768c60_0 .net "rw_out_idexe", 0 0, v0000024b7c767bf0_0;  1 drivers
v0000024b7c768d00_0 .var "s", 0 0;
v0000024b7c768f80_0 .net "s_bit_cu_out", 0 0, v0000024b7c7050c0_0;  1 drivers
v0000024b7c769480_0 .net "s_bit_out_cumux", 0 0, v0000024b7c767e70_0;  1 drivers
v0000024b7c766a70_0 .net "s_bit_out_idexe", 0 0, v0000024b7c7673d0_0;  1 drivers
v0000024b7c76d5e0_0 .net "size_cu_out", 0 0, v0000024b7c7053e0_0;  1 drivers
v0000024b7c76c8c0_0 .net "size_out_cumux", 0 0, v0000024b7c766930_0;  1 drivers
v0000024b7c76c780_0 .net "size_out_exemem", 0 0, v0000024b7c7666b0_0;  1 drivers
v0000024b7c76c280_0 .net "size_out_idexe", 0 0, v0000024b7c767150_0;  1 drivers
L_0000024b7c76db80 .part v0000024b7c768580_0, 0, 8;
S_0000024b7c6d01a0 .scope module, "CU" "control_unit" 2 92, 3 1 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "rf_en";
    .port_info 2 /OUTPUT 4 "alu_op";
    .port_info 3 /OUTPUT 1 "Load";
    .port_info 4 /OUTPUT 1 "branch_link";
    .port_info 5 /OUTPUT 1 "s_bit";
    .port_info 6 /OUTPUT 1 "rw";
    .port_info 7 /OUTPUT 1 "size";
    .port_info 8 /OUTPUT 1 "datamem_en";
    .port_info 9 /OUTPUT 2 "AM";
P_0000024b7c6dc300 .param/l "OP_ADD" 0 3 14, C4<0000>;
P_0000024b7c6dc338 .param/l "OP_ADD_CIN" 0 3 15, C4<0001>;
P_0000024b7c6dc370 .param/l "OP_AND" 0 3 20, C4<0110>;
P_0000024b7c6dc3a8 .param/l "OP_A_AND_NOT_B" 0 3 26, C4<1100>;
P_0000024b7c6dc3e0 .param/l "OP_A_SUB_B" 0 3 16, C4<0010>;
P_0000024b7c6dc418 .param/l "OP_A_SUB_B_CIN" 0 3 17, C4<0011>;
P_0000024b7c6dc450 .param/l "OP_A_TRANSFER" 0 3 23, C4<1001>;
P_0000024b7c6dc488 .param/l "OP_B_SUB_A" 0 3 18, C4<0100>;
P_0000024b7c6dc4c0 .param/l "OP_B_SUB_A_CIN" 0 3 19, C4<0101>;
P_0000024b7c6dc4f8 .param/l "OP_B_TRANSFER" 0 3 24, C4<1010>;
P_0000024b7c6dc530 .param/l "OP_NOT_B" 0 3 25, C4<1011>;
P_0000024b7c6dc568 .param/l "OP_OR" 0 3 21, C4<0111>;
P_0000024b7c6dc5a0 .param/l "OP_XOR" 0 3 22, C4<1000>;
P_0000024b7c6dc5d8 .param/l "PASS_RM" 0 3 29, C4<01>;
P_0000024b7c6dc610 .param/l "ROTATE_RIGHT" 0 3 28, C4<00>;
P_0000024b7c6dc648 .param/l "SHIFT_RM" 0 3 31, C4<11>;
P_0000024b7c6dc680 .param/l "ZERO_EXTEND" 0 3 30, C4<10>;
v0000024b7c704da0_0 .var "AM", 1 0;
v0000024b7c704940_0 .net "I", 0 0, L_0000024b7c76d860;  1 drivers
v0000024b7c704e40_0 .var "Load", 0 0;
v0000024b7c704d00_0 .net "S", 0 0, L_0000024b7c76df40;  1 drivers
v0000024b7c7046c0_0 .var "alu_op", 3 0;
v0000024b7c7052a0_0 .net "bit4", 0 0, L_0000024b7c76d9a0;  1 drivers
v0000024b7c704ee0_0 .var "branch_link", 0 0;
v0000024b7c704f80_0 .net "category", 2 0, L_0000024b7c76d360;  1 drivers
v0000024b7c705160_0 .var "datamem_en", 0 0;
v0000024b7c705200_0 .net "instruction", 31 0, v0000024b7c7675b0_0;  alias, 1 drivers
v0000024b7c705480_0 .net "opcode", 3 0, L_0000024b7c76cbe0;  1 drivers
v0000024b7c705340_0 .var "rf_en", 0 0;
v0000024b7c705020_0 .var "rw", 0 0;
v0000024b7c7050c0_0 .var "s_bit", 0 0;
v0000024b7c7053e0_0 .var "size", 0 0;
E_0000024b7c6f5450/0 .event anyedge, v0000024b7c704f80_0, v0000024b7c704d00_0, v0000024b7c704940_0, v0000024b7c7052a0_0;
E_0000024b7c6f5450/1 .event anyedge, v0000024b7c705480_0, v0000024b7c705200_0;
E_0000024b7c6f5450 .event/or E_0000024b7c6f5450/0, E_0000024b7c6f5450/1;
L_0000024b7c76d360 .part v0000024b7c7675b0_0, 25, 3;
L_0000024b7c76cbe0 .part v0000024b7c7675b0_0, 21, 4;
L_0000024b7c76d860 .part v0000024b7c7675b0_0, 25, 1;
L_0000024b7c76df40 .part v0000024b7c7675b0_0, 20, 1;
L_0000024b7c76d9a0 .part v0000024b7c7675b0_0, 4, 1;
S_0000024b7c6d0330 .scope module, "EXE_MEM" "exe_mem_reg" 2 171, 4 53 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rf_en";
    .port_info 3 /INPUT 1 "datamem_en";
    .port_info 4 /INPUT 1 "readwrite";
    .port_info 5 /INPUT 1 "size";
    .port_info 6 /INPUT 1 "load_instruction";
    .port_info 7 /OUTPUT 1 "rf_en_out";
    .port_info 8 /OUTPUT 1 "datamem_en_out";
    .port_info 9 /OUTPUT 1 "readwrite_out";
    .port_info 10 /OUTPUT 1 "size_out";
    .port_info 11 /OUTPUT 1 "load_instruction_out";
v0000024b7c704760_0 .net "clk", 0 0, v0000024b7c769e80_0;  1 drivers
v0000024b7c704580_0 .net "datamem_en", 0 0, v0000024b7c766cf0_0;  alias, 1 drivers
v0000024b7c704b20_0 .var "datamem_en_out", 0 0;
v0000024b7c704620_0 .net "load_instruction", 0 0, v0000024b7c767970_0;  alias, 1 drivers
v0000024b7c704800_0 .var "load_instruction_out", 0 0;
v0000024b7c7048a0_0 .net "readwrite", 0 0, v0000024b7c767bf0_0;  alias, 1 drivers
v0000024b7c704a80_0 .var "readwrite_out", 0 0;
v0000024b7c7049e0_0 .net "reset", 0 0, v0000024b7c768940_0;  1 drivers
v0000024b7c704bc0_0 .net "rf_en", 0 0, v0000024b7c766f70_0;  alias, 1 drivers
v0000024b7c704c60_0 .var "rf_en_out", 0 0;
v0000024b7c766ed0_0 .net "size", 0 0, v0000024b7c767150_0;  alias, 1 drivers
v0000024b7c7666b0_0 .var "size_out", 0 0;
E_0000024b7c6f5f10 .event posedge, v0000024b7c704760_0;
S_0000024b7c6d1ec0 .scope module, "ID_EXE" "id_exe_reg" 2 146, 4 19 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "am";
    .port_info 3 /INPUT 4 "alu_op";
    .port_info 4 /INPUT 1 "rf_en";
    .port_info 5 /INPUT 1 "s";
    .port_info 6 /INPUT 1 "datamem_en";
    .port_info 7 /INPUT 1 "readwrite";
    .port_info 8 /INPUT 1 "size";
    .port_info 9 /INPUT 1 "load_instruction";
    .port_info 10 /OUTPUT 2 "am_out";
    .port_info 11 /OUTPUT 4 "alu_op_out";
    .port_info 12 /OUTPUT 1 "rf_en_out";
    .port_info 13 /OUTPUT 1 "s_out";
    .port_info 14 /OUTPUT 1 "datamem_en_out";
    .port_info 15 /OUTPUT 1 "readwrite_out";
    .port_info 16 /OUTPUT 1 "size_out";
    .port_info 17 /OUTPUT 1 "load_instruction_out";
v0000024b7c7671f0_0 .net "alu_op", 3 0, v0000024b7c767470_0;  alias, 1 drivers
v0000024b7c7662f0_0 .var "alu_op_out", 3 0;
v0000024b7c767830_0 .net "am", 1 0, v0000024b7c767a10_0;  alias, 1 drivers
v0000024b7c7670b0_0 .var "am_out", 1 0;
v0000024b7c766c50_0 .net "clk", 0 0, v0000024b7c769e80_0;  alias, 1 drivers
v0000024b7c766b10_0 .net "datamem_en", 0 0, v0000024b7c767b50_0;  alias, 1 drivers
v0000024b7c766cf0_0 .var "datamem_en_out", 0 0;
v0000024b7c766d90_0 .net "load_instruction", 0 0, v0000024b7c7678d0_0;  alias, 1 drivers
v0000024b7c767970_0 .var "load_instruction_out", 0 0;
v0000024b7c767f10_0 .net "readwrite", 0 0, v0000024b7c766430_0;  alias, 1 drivers
v0000024b7c767bf0_0 .var "readwrite_out", 0 0;
v0000024b7c767650_0 .net "reset", 0 0, v0000024b7c768940_0;  alias, 1 drivers
v0000024b7c7667f0_0 .net "rf_en", 0 0, v0000024b7c7661b0_0;  alias, 1 drivers
v0000024b7c766f70_0 .var "rf_en_out", 0 0;
v0000024b7c766750_0 .net "s", 0 0, v0000024b7c767e70_0;  alias, 1 drivers
v0000024b7c7673d0_0 .var "s_out", 0 0;
v0000024b7c767010_0 .net "size", 0 0, v0000024b7c766930_0;  alias, 1 drivers
v0000024b7c767150_0 .var "size_out", 0 0;
S_0000024b7c6d2050 .scope module, "IF_ID" "if_id_reg" 2 134, 4 1 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "cu_in";
v0000024b7c766bb0_0 .net "clk", 0 0, v0000024b7c769e80_0;  alias, 1 drivers
v0000024b7c7675b0_0 .var "cu_in", 31 0;
v0000024b7c7669d0_0 .net "instruction", 31 0, v0000024b7c7681c0_0;  alias, 1 drivers
v0000024b7c767290_0 .net "load_enable", 0 0, v0000024b7c7697a0_0;  1 drivers
v0000024b7c767510_0 .net "reset", 0 0, v0000024b7c768940_0;  alias, 1 drivers
S_0000024b7c6d33d0 .scope module, "MEM_WB" "mem_wb_reg" 2 190, 4 77 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rf_en";
    .port_info 3 /OUTPUT 1 "rf_en_out";
v0000024b7c766e30_0 .net "clk", 0 0, v0000024b7c769e80_0;  alias, 1 drivers
v0000024b7c766890_0 .net "reset", 0 0, v0000024b7c768940_0;  alias, 1 drivers
v0000024b7c767dd0_0 .net "rf_en", 0 0, v0000024b7c704c60_0;  alias, 1 drivers
v0000024b7c766110_0 .var "rf_en_out", 0 0;
S_0000024b7c6d3560 .scope module, "Mux" "cuMux" 2 108, 5 1 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 2 "am_in";
    .port_info 2 /INPUT 1 "rf_en_in";
    .port_info 3 /INPUT 4 "alu_op_in";
    .port_info 4 /INPUT 1 "Load_in";
    .port_info 5 /INPUT 1 "branch_link_in";
    .port_info 6 /INPUT 1 "s_bit_in";
    .port_info 7 /INPUT 1 "rw_in";
    .port_info 8 /INPUT 1 "size_in";
    .port_info 9 /INPUT 1 "datamem_en_in";
    .port_info 10 /OUTPUT 2 "am_out";
    .port_info 11 /OUTPUT 1 "rf_en_out";
    .port_info 12 /OUTPUT 4 "alu_op_out";
    .port_info 13 /OUTPUT 1 "Load_out";
    .port_info 14 /OUTPUT 1 "branch_link_out";
    .port_info 15 /OUTPUT 1 "s_bit_out";
    .port_info 16 /OUTPUT 1 "rw_out";
    .port_info 17 /OUTPUT 1 "size_out";
    .port_info 18 /OUTPUT 1 "datamem_en_out";
v0000024b7c767330_0 .net "Load_in", 0 0, v0000024b7c704e40_0;  alias, 1 drivers
v0000024b7c7678d0_0 .var "Load_out", 0 0;
v0000024b7c766390_0 .net "alu_op_in", 3 0, v0000024b7c7046c0_0;  alias, 1 drivers
v0000024b7c767470_0 .var "alu_op_out", 3 0;
v0000024b7c7676f0_0 .net "am_in", 1 0, v0000024b7c704da0_0;  alias, 1 drivers
v0000024b7c767a10_0 .var "am_out", 1 0;
v0000024b7c766610_0 .net "branch_link_in", 0 0, v0000024b7c704ee0_0;  alias, 1 drivers
v0000024b7c767790_0 .var "branch_link_out", 0 0;
v0000024b7c767ab0_0 .net "datamem_en_in", 0 0, v0000024b7c705160_0;  alias, 1 drivers
v0000024b7c767b50_0 .var "datamem_en_out", 0 0;
v0000024b7c767c90_0 .net "rf_en_in", 0 0, v0000024b7c705340_0;  alias, 1 drivers
v0000024b7c7661b0_0 .var "rf_en_out", 0 0;
v0000024b7c766250_0 .net "rw_in", 0 0, v0000024b7c705020_0;  alias, 1 drivers
v0000024b7c766430_0 .var "rw_out", 0 0;
v0000024b7c7664d0_0 .net "s", 0 0, v0000024b7c768d00_0;  1 drivers
v0000024b7c767d30_0 .net "s_bit_in", 0 0, v0000024b7c7050c0_0;  alias, 1 drivers
v0000024b7c767e70_0 .var "s_bit_out", 0 0;
v0000024b7c766570_0 .net "size_in", 0 0, v0000024b7c7053e0_0;  alias, 1 drivers
v0000024b7c766930_0 .var "size_out", 0 0;
E_0000024b7c6f5550/0 .event anyedge, v0000024b7c7664d0_0, v0000024b7c704da0_0, v0000024b7c705340_0, v0000024b7c7046c0_0;
E_0000024b7c6f5550/1 .event anyedge, v0000024b7c704e40_0, v0000024b7c704ee0_0, v0000024b7c7050c0_0, v0000024b7c705020_0;
E_0000024b7c6f5550/2 .event anyedge, v0000024b7c7053e0_0, v0000024b7c705160_0;
E_0000024b7c6f5550 .event/or E_0000024b7c6f5550/0, E_0000024b7c6f5550/1, E_0000024b7c6f5550/2;
S_0000024b7c6d8650 .scope module, "PCReg" "PC" 2 74, 6 1 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Out";
    .port_info 1 /INPUT 32 "PC_In";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "clk";
v0000024b7c768080_0 .net "E", 0 0, v0000024b7c7697a0_0;  alias, 1 drivers
v0000024b7c7689e0_0 .net "PC_In", 31 0, v0000024b7c769980_0;  alias, 1 drivers
v0000024b7c768580_0 .var "PC_Out", 31 0;
v0000024b7c769840_0 .net "Reset", 0 0, v0000024b7c768940_0;  alias, 1 drivers
v0000024b7c769200_0 .net "clk", 0 0, v0000024b7c769e80_0;  alias, 1 drivers
S_0000024b7c6d87e0 .scope module, "add" "adder" 2 82, 7 1 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Adder_OUT";
    .port_info 1 /INPUT 32 "Adder_IN";
v0000024b7c7695c0_0 .net "Adder_IN", 31 0, v0000024b7c768580_0;  alias, 1 drivers
v0000024b7c769980_0 .var "Adder_OUT", 31 0;
E_0000024b7c6f5e90 .event anyedge, v0000024b7c768580_0;
S_0000024b7c6b59d0 .scope module, "insMem" "rom" 2 87, 8 1 0, S_0000024b7c7030b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "I";
    .port_info 1 /INPUT 8 "A";
v0000024b7c769a20_0 .net "A", 7 0, L_0000024b7c76db80;  1 drivers
v0000024b7c7681c0_0 .var "I", 31 0;
v0000024b7c7692a0 .array "Mem", 255 0, 7 0;
E_0000024b7c6f5110 .event anyedge, v0000024b7c769a20_0;
    .scope S_0000024b7c6d8650;
T_0 ;
    %wait E_0000024b7c6f5f10;
    %load/vec4 v0000024b7c769840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024b7c768580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024b7c768080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024b7c7689e0_0;
    %assign/vec4 v0000024b7c768580_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024b7c6d87e0;
T_1 ;
    %wait E_0000024b7c6f5e90;
    %load/vec4 v0000024b7c7695c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000024b7c769980_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024b7c6b59d0;
T_2 ;
    %wait E_0000024b7c6f5110;
    %load/vec4 v0000024b7c769a20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024b7c7692a0, 4;
    %load/vec4 v0000024b7c769a20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024b7c7692a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b7c769a20_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024b7c7692a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b7c769a20_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024b7c7692a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024b7c7681c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024b7c6d01a0;
T_3 ;
    %wait E_0000024b7c6f5450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c705340_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c704e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c704ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c7050c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c705020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c7053e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c705160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b7c704da0_0, 0, 2;
    %load/vec4 v0000024b7c704f80_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 3;
    %cmp/z;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b7c705340_0, 0, 1;
    %load/vec4 v0000024b7c704d00_0;
    %store/vec4 v0000024b7c7050c0_0, 0, 1;
    %load/vec4 v0000024b7c704940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b7c704da0_0, 0, 2;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000024b7c7052a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024b7c704da0_0, 0, 2;
T_3.7 ;
T_3.6 ;
    %load/vec4 v0000024b7c705480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000024b7c7046c0_0, 0, 4;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000024b7c705200_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000024b7c704e40_0, 0, 1;
    %load/vec4 v0000024b7c705200_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000024b7c705020_0, 0, 1;
    %load/vec4 v0000024b7c705200_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000024b7c7053e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b7c705160_0, 0, 1;
    %load/vec4 v0000024b7c704940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b7c704da0_0, 0, 2;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000024b7c705200_0;
    %parti/s 8, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b7c704da0_0, 0, 2;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024b7c704da0_0, 0, 2;
T_3.27 ;
T_3.25 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000024b7c705200_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000024b7c704ee0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024b7c6d3560;
T_4 ;
    %wait E_0000024b7c6f5550;
    %load/vec4 v0000024b7c7664d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000024b7c7676f0_0;
    %assign/vec4 v0000024b7c767a10_0, 0;
    %load/vec4 v0000024b7c767c90_0;
    %assign/vec4 v0000024b7c7661b0_0, 0;
    %load/vec4 v0000024b7c766390_0;
    %assign/vec4 v0000024b7c767470_0, 0;
    %load/vec4 v0000024b7c767330_0;
    %assign/vec4 v0000024b7c7678d0_0, 0;
    %load/vec4 v0000024b7c766610_0;
    %assign/vec4 v0000024b7c767790_0, 0;
    %load/vec4 v0000024b7c767d30_0;
    %assign/vec4 v0000024b7c767e70_0, 0;
    %load/vec4 v0000024b7c766250_0;
    %assign/vec4 v0000024b7c766430_0, 0;
    %load/vec4 v0000024b7c766570_0;
    %assign/vec4 v0000024b7c766930_0, 0;
    %load/vec4 v0000024b7c767ab0_0;
    %assign/vec4 v0000024b7c767b50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024b7c767a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c7661b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b7c767470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c7678d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c767790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c767e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c766430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c766930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b7c767b50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024b7c6d2050;
T_5 ;
    %wait E_0000024b7c6f5f10;
    %load/vec4 v0000024b7c767290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024b7c767510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b7c7675b0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000024b7c7669d0_0;
    %store/vec4 v0000024b7c7675b0_0, 0, 32;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024b7c6d1ec0;
T_6 ;
    %wait E_0000024b7c6f5f10;
    %load/vec4 v0000024b7c767650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b7c7670b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024b7c7662f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c766f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c7673d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c766cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c767bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c767150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c767970_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024b7c767830_0;
    %store/vec4 v0000024b7c7670b0_0, 0, 2;
    %load/vec4 v0000024b7c7671f0_0;
    %store/vec4 v0000024b7c7662f0_0, 0, 4;
    %load/vec4 v0000024b7c7667f0_0;
    %store/vec4 v0000024b7c766f70_0, 0, 1;
    %load/vec4 v0000024b7c766750_0;
    %store/vec4 v0000024b7c7673d0_0, 0, 1;
    %load/vec4 v0000024b7c766b10_0;
    %store/vec4 v0000024b7c766cf0_0, 0, 1;
    %load/vec4 v0000024b7c767f10_0;
    %store/vec4 v0000024b7c767bf0_0, 0, 1;
    %load/vec4 v0000024b7c767010_0;
    %store/vec4 v0000024b7c767150_0, 0, 1;
    %load/vec4 v0000024b7c766d90_0;
    %store/vec4 v0000024b7c767970_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024b7c6d0330;
T_7 ;
    %wait E_0000024b7c6f5f10;
    %load/vec4 v0000024b7c7049e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c704c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c704b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c704a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c7666b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c704800_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024b7c704bc0_0;
    %store/vec4 v0000024b7c704c60_0, 0, 1;
    %load/vec4 v0000024b7c704580_0;
    %store/vec4 v0000024b7c704b20_0, 0, 1;
    %load/vec4 v0000024b7c7048a0_0;
    %store/vec4 v0000024b7c704a80_0, 0, 1;
    %load/vec4 v0000024b7c766ed0_0;
    %store/vec4 v0000024b7c7666b0_0, 0, 1;
    %load/vec4 v0000024b7c704620_0;
    %store/vec4 v0000024b7c704800_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024b7c6d33d0;
T_8 ;
    %wait E_0000024b7c6f5f10;
    %load/vec4 v0000024b7c766890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c766110_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024b7c767dd0_0;
    %store/vec4 v0000024b7c766110_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024b7c7030b0;
T_9 ;
    %vpi_func 2 204 "$fopen" 32, "precharge.txt", "r" {0 0 0};
    %store/vec4 v0000024b7c7690c0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000024b7c769700_0, 0, 9;
T_9.0 ;
    %vpi_func 2 206 "$feof" 32, v0000024b7c7690c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.1, 8;
    %vpi_func 2 207 "$fscanf" 32, v0000024b7c7690c0_0, "%b", v0000024b7c768ee0_0 {0 0 0};
    %store/vec4 v0000024b7c769f20_0, 0, 32;
    %load/vec4 v0000024b7c768ee0_0;
    %load/vec4 v0000024b7c769700_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000024b7c7692a0, 4, 0;
    %load/vec4 v0000024b7c769700_0;
    %addi 1, 0, 9;
    %store/vec4 v0000024b7c769700_0, 0, 9;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 211 "$fclose", v0000024b7c7690c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b7c7697a0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000024b7c7030b0;
T_10 ;
    %delay 41, 0;
    %vpi_call 2 218 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000024b7c7030b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b7c768940_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c768940_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024b7c7030b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c768d00_0, 0, 1;
    %delay 32, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b7c768d00_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000024b7c7030b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b7c769e80_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0000024b7c769e80_0;
    %inv;
    %store/vec4 v0000024b7c769e80_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024b7c7030b0;
T_14 ;
    %wait E_0000024b7c6f5f10;
    %vpi_call 2 295 "$monitor", "Current Time Unit = %t\011Ins. = %h\011PC = %d\011AM = %b\011S-Bit = %b\011DATAMEM_EN = %b\011RW = %b\011Size = %b\011RF_EN = %b\011ALU_OP = %b\011Load = %b\011Branch Link = %b\012EX_STAGE: AM = %b\011S_bit = %b\011DATAMEM-EN = %b\011R/W = %b\011SIZE = %b\011RF_EN = %b\011ALU_OP = %b\011LOAD = %b\012MEM_STAGE: RF_EN = %b\011DATAMEM-EN = %b\011R/W = %b\011SIZE = %b\011LOAD = %b\012WB_STAGE: RF_EN = %b\012", $time, v0000024b7c769520_0, v0000024b7c769b60_0, v0000024b7c769660_0, v0000024b7c768f80_0, v0000024b7c7683a0_0, v0000024b7c768da0_0, v0000024b7c76d5e0_0, v0000024b7c768bc0_0, v0000024b7c769c00_0, v0000024b7c768300_0, v0000024b7c7693e0_0, v0000024b7c768120_0, v0000024b7c766a70_0, v0000024b7c769020_0, v0000024b7c768c60_0, v0000024b7c76c280_0, v0000024b7c768800_0, v0000024b7c768b20_0, v0000024b7c769ac0_0, v0000024b7c768760_0, v0000024b7c7684e0_0, v0000024b7c768e40_0, v0000024b7c76c780_0, v0000024b7c768260_0, v0000024b7c7688a0_0 {0 0 0};
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "PPU.v";
    "./ControlUnit.v";
    "./fase3pipereg.v";
    "./cuMux.v";
    "./PC.v";
    "./Adder.v";
    "./rom.v";
