

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Jul 12 16:58:37 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.204 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       17|       17| 85.000 ns | 85.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                         Instance                                        |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_150                |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0          |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_156                |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s          |       11|       11| 55.000 ns | 55.000 ns |    3|    3| function |
        |call_ret8_dense_latency_ap_ufixed_ap_fixed_config9_0_0_0_0_0_0_0_0_0_0_0_fu_174          |dense_latency_ap_ufixed_ap_fixed_config9_0_0_0_0_0_0_0_0_0_0_0          |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config5_s_fu_182             |relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config5_s             |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret7_relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config8_s_fu_191             |relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config8_s             |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret4_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config6_0_0_0_0_0_fu_199           |dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config6_0_0_0_0_0           |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret9_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_208   |normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0   |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret1_normalize_ap_fixed_ap_fixed_config12_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_222      |normalize_ap_fixed_ap_fixed_config12_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0      |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret5_normalize_ap_fixed_ap_fixed_8_2_5_3_0_config13_0_0_0_0_0_0_0_0_0_0_0_0_fu_231  |normalize_ap_fixed_ap_fixed_8_2_5_3_0_config13_0_0_0_0_0_0_0_0_0_0_0_0  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret10_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config10_s_fu_239        |linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config10_s         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret2_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config4_s_fu_253          |linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config4_s          |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret6_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s_fu_262          |linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s          |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       6|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|     10|    2622|   35915|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|   12685|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|     10|   15307|   35987|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |       3|      15|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                         Instance                                        |                                 Module                                 | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_150                |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0          |        0|      0|  1491|  31587|    0|
    |call_ret4_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config6_0_0_0_0_0_fu_199           |dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config6_0_0_0_0_0           |        0|      0|     0|    259|    0|
    |call_ret8_dense_latency_ap_ufixed_ap_fixed_config9_0_0_0_0_0_0_0_0_0_0_0_fu_174          |dense_latency_ap_ufixed_ap_fixed_config9_0_0_0_0_0_0_0_0_0_0_0          |        0|      0|     0|    559|    0|
    |call_ret10_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config10_s_fu_239        |linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config10_s         |        0|      0|     0|      0|    0|
    |call_ret2_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config4_s_fu_253          |linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config4_s          |        0|      0|     0|      0|    0|
    |call_ret6_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s_fu_262          |linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s          |        0|      0|     0|      0|    0|
    |call_ret9_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_208   |normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0   |        0|      0|     0|    200|    0|
    |call_ret5_normalize_ap_fixed_ap_fixed_8_2_5_3_0_config13_0_0_0_0_0_0_0_0_0_0_0_0_fu_231  |normalize_ap_fixed_ap_fixed_8_2_5_3_0_config13_0_0_0_0_0_0_0_0_0_0_0_0  |        0|      0|     0|     60|    0|
    |call_ret1_normalize_ap_fixed_ap_fixed_config12_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_222      |normalize_ap_fixed_ap_fixed_config12_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0      |        0|      0|     0|    100|    0|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config5_s_fu_182             |relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config5_s             |        0|      0|     0|    345|    0|
    |call_ret7_relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config8_s_fu_191             |relu_ap_fixed_16_6_5_3_0_ap_ufixed_2_0_4_0_0_relu_config8_s             |        0|      0|     0|    276|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_156                |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s          |        3|     10|  1131|   2529|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                                    |                                                                        |        3|     10|  2622|  35915|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-------+-----------+
    |           Name          | LUT| Input Size|  Bits | Total Bits|
    +-------------------------+----+-----------+-------+-----------+
    |ap_NS_fsm                |  21|          4|      1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|      1|          2|
    |flatten_V_ap_vld_in_sig  |   9|          2|      1|          2|
    |flatten_V_ap_vld_preg    |   9|          2|      1|          2|
    |flatten_V_blk_n          |   9|          2|      1|          2|
    |flatten_V_in_sig         |   9|          2|  12544|      25088|
    +-------------------------+----+-----------+-------+-----------+
    |Total                    |  66|         14|  12549|      25100|
    +-------------------------+----+-----------+-------+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |                                          Name                                          |   FF  | LUT|  Bits | Const Bits|
    +----------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |ap_CS_fsm                                                                               |      3|   0|      3|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter4                                                                 |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter5                                                                 |      1|   0|      1|          0|
    |flatten_V_ap_vld_preg                                                                   |      1|   0|      1|          0|
    |flatten_V_preg                                                                          |  12544|   0|  12544|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_156_ap_start_reg  |      1|   0|      1|          0|
    |layer13_out_0_V_reg_652                                                                 |      8|   0|      8|          0|
    |layer13_out_1_V_reg_657                                                                 |      8|   0|      8|          0|
    |layer13_out_2_V_reg_662                                                                 |      8|   0|      8|          0|
    |layer13_out_3_V_reg_667                                                                 |      8|   0|      8|          0|
    |layer14_out_0_V_reg_692                                                                 |      8|   0|      8|          0|
    |layer14_out_1_V_reg_697                                                                 |      8|   0|      8|          0|
    |layer14_out_2_V_reg_702                                                                 |      8|   0|      8|          0|
    |layer14_out_3_V_reg_707                                                                 |      8|   0|      8|          0|
    |layer14_out_4_V_reg_712                                                                 |      8|   0|      8|          0|
    |layer14_out_5_V_reg_717                                                                 |      8|   0|      8|          0|
    |layer14_out_6_V_reg_722                                                                 |      8|   0|      8|          0|
    |layer14_out_7_V_reg_727                                                                 |      8|   0|      8|          0|
    |layer14_out_8_V_reg_732                                                                 |      8|   0|      8|          0|
    |layer14_out_9_V_reg_737                                                                 |      8|   0|      8|          0|
    |layer5_out_0_V_reg_627                                                                  |      2|   0|      2|          0|
    |layer5_out_1_V_reg_632                                                                  |      2|   0|      2|          0|
    |layer5_out_2_V_reg_637                                                                  |      2|   0|      2|          0|
    |layer5_out_3_V_reg_642                                                                  |      2|   0|      2|          0|
    |layer5_out_4_V_reg_647                                                                  |      2|   0|      2|          0|
    |layer8_out_0_V_reg_672                                                                  |      2|   0|      2|          0|
    |layer8_out_1_V_reg_677                                                                  |      2|   0|      2|          0|
    |layer8_out_2_V_reg_682                                                                  |      2|   0|      2|          0|
    |layer8_out_3_V_reg_687                                                                  |      2|   0|      2|          0|
    +----------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |Total                                                                                   |  12685|   0|  12685|          0|
    +----------------------------------------------------------------------------------------+-------+----+-------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-------+------------+-----------------+--------------+
|        RTL Ports       | Dir |  Bits |  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-------+------------+-----------------+--------------+
|ap_clk                  |  in |      1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |      1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |      1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |      1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |      1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |      1| ap_ctrl_hs |    myproject    | return value |
|flatten_V               |  in |  12544|   ap_vld   |    flatten_V    |    pointer   |
|flatten_V_ap_vld        |  in |      1|   ap_vld   |    flatten_V    |    pointer   |
|layer11_out_0_V         | out |     16|   ap_vld   | layer11_out_0_V |    pointer   |
|layer11_out_0_V_ap_vld  | out |      1|   ap_vld   | layer11_out_0_V |    pointer   |
|layer11_out_1_V         | out |     16|   ap_vld   | layer11_out_1_V |    pointer   |
|layer11_out_1_V_ap_vld  | out |      1|   ap_vld   | layer11_out_1_V |    pointer   |
|layer11_out_2_V         | out |     16|   ap_vld   | layer11_out_2_V |    pointer   |
|layer11_out_2_V_ap_vld  | out |      1|   ap_vld   | layer11_out_2_V |    pointer   |
|layer11_out_3_V         | out |     16|   ap_vld   | layer11_out_3_V |    pointer   |
|layer11_out_3_V_ap_vld  | out |      1|   ap_vld   | layer11_out_3_V |    pointer   |
|layer11_out_4_V         | out |     16|   ap_vld   | layer11_out_4_V |    pointer   |
|layer11_out_4_V_ap_vld  | out |      1|   ap_vld   | layer11_out_4_V |    pointer   |
|layer11_out_5_V         | out |     16|   ap_vld   | layer11_out_5_V |    pointer   |
|layer11_out_5_V_ap_vld  | out |      1|   ap_vld   | layer11_out_5_V |    pointer   |
|layer11_out_6_V         | out |     16|   ap_vld   | layer11_out_6_V |    pointer   |
|layer11_out_6_V_ap_vld  | out |      1|   ap_vld   | layer11_out_6_V |    pointer   |
|layer11_out_7_V         | out |     16|   ap_vld   | layer11_out_7_V |    pointer   |
|layer11_out_7_V_ap_vld  | out |      1|   ap_vld   | layer11_out_7_V |    pointer   |
|layer11_out_8_V         | out |     16|   ap_vld   | layer11_out_8_V |    pointer   |
|layer11_out_8_V_ap_vld  | out |      1|   ap_vld   | layer11_out_8_V |    pointer   |
|layer11_out_9_V         | out |     16|   ap_vld   | layer11_out_9_V |    pointer   |
|layer11_out_9_V_ap_vld  | out |      1|   ap_vld   | layer11_out_9_V |    pointer   |
+------------------------+-----+-------+------------+-----------------+--------------+

