// Seed: 1105059764
program module_0;
endprogram
module module_1 #(
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire id_7;
  logic [id_5 : id_4] id_8;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output wire  id_5
);
  assign id_5 = id_4;
  xor primCall (id_2, id_3, id_4);
  module_0 modCall_1 ();
endmodule
