// Seed: 3915658779
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output tri1 id_5,
    input id_6,
    input logic id_7
);
  assign id_4 = 1'd0;
  assign id_5[1] = 1;
  type_11(
      1, id_0,, id_0
  );
endmodule
