// Seed: 305156090
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    output wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17,
    output wand id_18,
    input supply1 id_19,
    input wand id_20,
    output wire id_21
);
  wire id_23;
  assign id_21 = 1'b0 ? id_9 : 1;
endmodule
module module_1 (
    input tri id_0
    , id_20,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    input wand id_9,
    input wor id_10,
    output wire id_11,
    input wire id_12,
    input tri0 id_13,
    output supply1 id_14,
    output supply0 id_15,
    inout supply1 id_16
    , id_21,
    output tri id_17,
    output tri id_18
);
  wire id_22;
  wire id_23;
  wire id_24;
  supply0 id_25 = 1;
  wire id_26;
  uwire id_27 = 1;
  module_0(
      id_0,
      id_16,
      id_10,
      id_10,
      id_17,
      id_17,
      id_16,
      id_14,
      id_10,
      id_7,
      id_9,
      id_14,
      id_1,
      id_16,
      id_12,
      id_4,
      id_6,
      id_17,
      id_14,
      id_7,
      id_0,
      id_17
  );
endmodule
