
zad6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cfc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08007e8c  08007e8c  00008e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f28  08007f28  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f28  08007f28  00008f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f30  08007f30  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f30  08007f30  00008f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f34  08007f34  00008f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007f38  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  20000068  08007fa0  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08007fa0  00009320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d07  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f7c  00000000  00000000  0001dd9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  00020d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea9  00000000  00000000  00022008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c3e  00000000  00000000  00022eb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017618  00000000  00000000  0004baef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6f28  00000000  00000000  00063107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a02f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056a0  00000000  00000000  0015a074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0015f714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e74 	.word	0x08007e74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08007e74 	.word	0x08007e74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	@ 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_ldivmod>:
 800048c:	b97b      	cbnz	r3, 80004ae <__aeabi_ldivmod+0x22>
 800048e:	b972      	cbnz	r2, 80004ae <__aeabi_ldivmod+0x22>
 8000490:	2900      	cmp	r1, #0
 8000492:	bfbe      	ittt	lt
 8000494:	2000      	movlt	r0, #0
 8000496:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800049a:	e006      	blt.n	80004aa <__aeabi_ldivmod+0x1e>
 800049c:	bf08      	it	eq
 800049e:	2800      	cmpeq	r0, #0
 80004a0:	bf1c      	itt	ne
 80004a2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80004a6:	f04f 30ff 	movne.w	r0, #4294967295
 80004aa:	f000 b9d3 	b.w	8000854 <__aeabi_idiv0>
 80004ae:	f1ad 0c08 	sub.w	ip, sp, #8
 80004b2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004b6:	2900      	cmp	r1, #0
 80004b8:	db09      	blt.n	80004ce <__aeabi_ldivmod+0x42>
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	db1a      	blt.n	80004f4 <__aeabi_ldivmod+0x68>
 80004be:	f000 f84d 	bl	800055c <__udivmoddi4>
 80004c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004ca:	b004      	add	sp, #16
 80004cc:	4770      	bx	lr
 80004ce:	4240      	negs	r0, r0
 80004d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	db1b      	blt.n	8000510 <__aeabi_ldivmod+0x84>
 80004d8:	f000 f840 	bl	800055c <__udivmoddi4>
 80004dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004e4:	b004      	add	sp, #16
 80004e6:	4240      	negs	r0, r0
 80004e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ec:	4252      	negs	r2, r2
 80004ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004f2:	4770      	bx	lr
 80004f4:	4252      	negs	r2, r2
 80004f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fa:	f000 f82f 	bl	800055c <__udivmoddi4>
 80004fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000502:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000506:	b004      	add	sp, #16
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	4770      	bx	lr
 8000510:	4252      	negs	r2, r2
 8000512:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000516:	f000 f821 	bl	800055c <__udivmoddi4>
 800051a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800051e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000522:	b004      	add	sp, #16
 8000524:	4252      	negs	r2, r2
 8000526:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800052a:	4770      	bx	lr

0800052c <__aeabi_uldivmod>:
 800052c:	b953      	cbnz	r3, 8000544 <__aeabi_uldivmod+0x18>
 800052e:	b94a      	cbnz	r2, 8000544 <__aeabi_uldivmod+0x18>
 8000530:	2900      	cmp	r1, #0
 8000532:	bf08      	it	eq
 8000534:	2800      	cmpeq	r0, #0
 8000536:	bf1c      	itt	ne
 8000538:	f04f 31ff 	movne.w	r1, #4294967295
 800053c:	f04f 30ff 	movne.w	r0, #4294967295
 8000540:	f000 b988 	b.w	8000854 <__aeabi_idiv0>
 8000544:	f1ad 0c08 	sub.w	ip, sp, #8
 8000548:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800054c:	f000 f806 	bl	800055c <__udivmoddi4>
 8000550:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000554:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000558:	b004      	add	sp, #16
 800055a:	4770      	bx	lr

0800055c <__udivmoddi4>:
 800055c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000560:	9d08      	ldr	r5, [sp, #32]
 8000562:	468e      	mov	lr, r1
 8000564:	4604      	mov	r4, r0
 8000566:	4688      	mov	r8, r1
 8000568:	2b00      	cmp	r3, #0
 800056a:	d14a      	bne.n	8000602 <__udivmoddi4+0xa6>
 800056c:	428a      	cmp	r2, r1
 800056e:	4617      	mov	r7, r2
 8000570:	d962      	bls.n	8000638 <__udivmoddi4+0xdc>
 8000572:	fab2 f682 	clz	r6, r2
 8000576:	b14e      	cbz	r6, 800058c <__udivmoddi4+0x30>
 8000578:	f1c6 0320 	rsb	r3, r6, #32
 800057c:	fa01 f806 	lsl.w	r8, r1, r6
 8000580:	fa20 f303 	lsr.w	r3, r0, r3
 8000584:	40b7      	lsls	r7, r6
 8000586:	ea43 0808 	orr.w	r8, r3, r8
 800058a:	40b4      	lsls	r4, r6
 800058c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000590:	fa1f fc87 	uxth.w	ip, r7
 8000594:	fbb8 f1fe 	udiv	r1, r8, lr
 8000598:	0c23      	lsrs	r3, r4, #16
 800059a:	fb0e 8811 	mls	r8, lr, r1, r8
 800059e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005a2:	fb01 f20c 	mul.w	r2, r1, ip
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d909      	bls.n	80005be <__udivmoddi4+0x62>
 80005aa:	18fb      	adds	r3, r7, r3
 80005ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80005b0:	f080 80ea 	bcs.w	8000788 <__udivmoddi4+0x22c>
 80005b4:	429a      	cmp	r2, r3
 80005b6:	f240 80e7 	bls.w	8000788 <__udivmoddi4+0x22c>
 80005ba:	3902      	subs	r1, #2
 80005bc:	443b      	add	r3, r7
 80005be:	1a9a      	subs	r2, r3, r2
 80005c0:	b2a3      	uxth	r3, r4
 80005c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80005c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80005ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80005d2:	459c      	cmp	ip, r3
 80005d4:	d909      	bls.n	80005ea <__udivmoddi4+0x8e>
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80005dc:	f080 80d6 	bcs.w	800078c <__udivmoddi4+0x230>
 80005e0:	459c      	cmp	ip, r3
 80005e2:	f240 80d3 	bls.w	800078c <__udivmoddi4+0x230>
 80005e6:	443b      	add	r3, r7
 80005e8:	3802      	subs	r0, #2
 80005ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80005ee:	eba3 030c 	sub.w	r3, r3, ip
 80005f2:	2100      	movs	r1, #0
 80005f4:	b11d      	cbz	r5, 80005fe <__udivmoddi4+0xa2>
 80005f6:	40f3      	lsrs	r3, r6
 80005f8:	2200      	movs	r2, #0
 80005fa:	e9c5 3200 	strd	r3, r2, [r5]
 80005fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000602:	428b      	cmp	r3, r1
 8000604:	d905      	bls.n	8000612 <__udivmoddi4+0xb6>
 8000606:	b10d      	cbz	r5, 800060c <__udivmoddi4+0xb0>
 8000608:	e9c5 0100 	strd	r0, r1, [r5]
 800060c:	2100      	movs	r1, #0
 800060e:	4608      	mov	r0, r1
 8000610:	e7f5      	b.n	80005fe <__udivmoddi4+0xa2>
 8000612:	fab3 f183 	clz	r1, r3
 8000616:	2900      	cmp	r1, #0
 8000618:	d146      	bne.n	80006a8 <__udivmoddi4+0x14c>
 800061a:	4573      	cmp	r3, lr
 800061c:	d302      	bcc.n	8000624 <__udivmoddi4+0xc8>
 800061e:	4282      	cmp	r2, r0
 8000620:	f200 8105 	bhi.w	800082e <__udivmoddi4+0x2d2>
 8000624:	1a84      	subs	r4, r0, r2
 8000626:	eb6e 0203 	sbc.w	r2, lr, r3
 800062a:	2001      	movs	r0, #1
 800062c:	4690      	mov	r8, r2
 800062e:	2d00      	cmp	r5, #0
 8000630:	d0e5      	beq.n	80005fe <__udivmoddi4+0xa2>
 8000632:	e9c5 4800 	strd	r4, r8, [r5]
 8000636:	e7e2      	b.n	80005fe <__udivmoddi4+0xa2>
 8000638:	2a00      	cmp	r2, #0
 800063a:	f000 8090 	beq.w	800075e <__udivmoddi4+0x202>
 800063e:	fab2 f682 	clz	r6, r2
 8000642:	2e00      	cmp	r6, #0
 8000644:	f040 80a4 	bne.w	8000790 <__udivmoddi4+0x234>
 8000648:	1a8a      	subs	r2, r1, r2
 800064a:	0c03      	lsrs	r3, r0, #16
 800064c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000650:	b280      	uxth	r0, r0
 8000652:	b2bc      	uxth	r4, r7
 8000654:	2101      	movs	r1, #1
 8000656:	fbb2 fcfe 	udiv	ip, r2, lr
 800065a:	fb0e 221c 	mls	r2, lr, ip, r2
 800065e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000662:	fb04 f20c 	mul.w	r2, r4, ip
 8000666:	429a      	cmp	r2, r3
 8000668:	d907      	bls.n	800067a <__udivmoddi4+0x11e>
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000670:	d202      	bcs.n	8000678 <__udivmoddi4+0x11c>
 8000672:	429a      	cmp	r2, r3
 8000674:	f200 80e0 	bhi.w	8000838 <__udivmoddi4+0x2dc>
 8000678:	46c4      	mov	ip, r8
 800067a:	1a9b      	subs	r3, r3, r2
 800067c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000680:	fb0e 3312 	mls	r3, lr, r2, r3
 8000684:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000688:	fb02 f404 	mul.w	r4, r2, r4
 800068c:	429c      	cmp	r4, r3
 800068e:	d907      	bls.n	80006a0 <__udivmoddi4+0x144>
 8000690:	18fb      	adds	r3, r7, r3
 8000692:	f102 30ff 	add.w	r0, r2, #4294967295
 8000696:	d202      	bcs.n	800069e <__udivmoddi4+0x142>
 8000698:	429c      	cmp	r4, r3
 800069a:	f200 80ca 	bhi.w	8000832 <__udivmoddi4+0x2d6>
 800069e:	4602      	mov	r2, r0
 80006a0:	1b1b      	subs	r3, r3, r4
 80006a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80006a6:	e7a5      	b.n	80005f4 <__udivmoddi4+0x98>
 80006a8:	f1c1 0620 	rsb	r6, r1, #32
 80006ac:	408b      	lsls	r3, r1
 80006ae:	fa22 f706 	lsr.w	r7, r2, r6
 80006b2:	431f      	orrs	r7, r3
 80006b4:	fa0e f401 	lsl.w	r4, lr, r1
 80006b8:	fa20 f306 	lsr.w	r3, r0, r6
 80006bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80006c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80006c4:	4323      	orrs	r3, r4
 80006c6:	fa00 f801 	lsl.w	r8, r0, r1
 80006ca:	fa1f fc87 	uxth.w	ip, r7
 80006ce:	fbbe f0f9 	udiv	r0, lr, r9
 80006d2:	0c1c      	lsrs	r4, r3, #16
 80006d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80006d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80006dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80006e0:	45a6      	cmp	lr, r4
 80006e2:	fa02 f201 	lsl.w	r2, r2, r1
 80006e6:	d909      	bls.n	80006fc <__udivmoddi4+0x1a0>
 80006e8:	193c      	adds	r4, r7, r4
 80006ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80006ee:	f080 809c 	bcs.w	800082a <__udivmoddi4+0x2ce>
 80006f2:	45a6      	cmp	lr, r4
 80006f4:	f240 8099 	bls.w	800082a <__udivmoddi4+0x2ce>
 80006f8:	3802      	subs	r0, #2
 80006fa:	443c      	add	r4, r7
 80006fc:	eba4 040e 	sub.w	r4, r4, lr
 8000700:	fa1f fe83 	uxth.w	lr, r3
 8000704:	fbb4 f3f9 	udiv	r3, r4, r9
 8000708:	fb09 4413 	mls	r4, r9, r3, r4
 800070c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000710:	fb03 fc0c 	mul.w	ip, r3, ip
 8000714:	45a4      	cmp	ip, r4
 8000716:	d908      	bls.n	800072a <__udivmoddi4+0x1ce>
 8000718:	193c      	adds	r4, r7, r4
 800071a:	f103 3eff 	add.w	lr, r3, #4294967295
 800071e:	f080 8082 	bcs.w	8000826 <__udivmoddi4+0x2ca>
 8000722:	45a4      	cmp	ip, r4
 8000724:	d97f      	bls.n	8000826 <__udivmoddi4+0x2ca>
 8000726:	3b02      	subs	r3, #2
 8000728:	443c      	add	r4, r7
 800072a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800072e:	eba4 040c 	sub.w	r4, r4, ip
 8000732:	fba0 ec02 	umull	lr, ip, r0, r2
 8000736:	4564      	cmp	r4, ip
 8000738:	4673      	mov	r3, lr
 800073a:	46e1      	mov	r9, ip
 800073c:	d362      	bcc.n	8000804 <__udivmoddi4+0x2a8>
 800073e:	d05f      	beq.n	8000800 <__udivmoddi4+0x2a4>
 8000740:	b15d      	cbz	r5, 800075a <__udivmoddi4+0x1fe>
 8000742:	ebb8 0203 	subs.w	r2, r8, r3
 8000746:	eb64 0409 	sbc.w	r4, r4, r9
 800074a:	fa04 f606 	lsl.w	r6, r4, r6
 800074e:	fa22 f301 	lsr.w	r3, r2, r1
 8000752:	431e      	orrs	r6, r3
 8000754:	40cc      	lsrs	r4, r1
 8000756:	e9c5 6400 	strd	r6, r4, [r5]
 800075a:	2100      	movs	r1, #0
 800075c:	e74f      	b.n	80005fe <__udivmoddi4+0xa2>
 800075e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000762:	0c01      	lsrs	r1, r0, #16
 8000764:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000768:	b280      	uxth	r0, r0
 800076a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800076e:	463b      	mov	r3, r7
 8000770:	4638      	mov	r0, r7
 8000772:	463c      	mov	r4, r7
 8000774:	46b8      	mov	r8, r7
 8000776:	46be      	mov	lr, r7
 8000778:	2620      	movs	r6, #32
 800077a:	fbb1 f1f7 	udiv	r1, r1, r7
 800077e:	eba2 0208 	sub.w	r2, r2, r8
 8000782:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000786:	e766      	b.n	8000656 <__udivmoddi4+0xfa>
 8000788:	4601      	mov	r1, r0
 800078a:	e718      	b.n	80005be <__udivmoddi4+0x62>
 800078c:	4610      	mov	r0, r2
 800078e:	e72c      	b.n	80005ea <__udivmoddi4+0x8e>
 8000790:	f1c6 0220 	rsb	r2, r6, #32
 8000794:	fa2e f302 	lsr.w	r3, lr, r2
 8000798:	40b7      	lsls	r7, r6
 800079a:	40b1      	lsls	r1, r6
 800079c:	fa20 f202 	lsr.w	r2, r0, r2
 80007a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007a4:	430a      	orrs	r2, r1
 80007a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80007aa:	b2bc      	uxth	r4, r7
 80007ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80007b0:	0c11      	lsrs	r1, r2, #16
 80007b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007b6:	fb08 f904 	mul.w	r9, r8, r4
 80007ba:	40b0      	lsls	r0, r6
 80007bc:	4589      	cmp	r9, r1
 80007be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80007c2:	b280      	uxth	r0, r0
 80007c4:	d93e      	bls.n	8000844 <__udivmoddi4+0x2e8>
 80007c6:	1879      	adds	r1, r7, r1
 80007c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80007cc:	d201      	bcs.n	80007d2 <__udivmoddi4+0x276>
 80007ce:	4589      	cmp	r9, r1
 80007d0:	d81f      	bhi.n	8000812 <__udivmoddi4+0x2b6>
 80007d2:	eba1 0109 	sub.w	r1, r1, r9
 80007d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80007da:	fb09 f804 	mul.w	r8, r9, r4
 80007de:	fb0e 1119 	mls	r1, lr, r9, r1
 80007e2:	b292      	uxth	r2, r2
 80007e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007e8:	4542      	cmp	r2, r8
 80007ea:	d229      	bcs.n	8000840 <__udivmoddi4+0x2e4>
 80007ec:	18ba      	adds	r2, r7, r2
 80007ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80007f2:	d2c4      	bcs.n	800077e <__udivmoddi4+0x222>
 80007f4:	4542      	cmp	r2, r8
 80007f6:	d2c2      	bcs.n	800077e <__udivmoddi4+0x222>
 80007f8:	f1a9 0102 	sub.w	r1, r9, #2
 80007fc:	443a      	add	r2, r7
 80007fe:	e7be      	b.n	800077e <__udivmoddi4+0x222>
 8000800:	45f0      	cmp	r8, lr
 8000802:	d29d      	bcs.n	8000740 <__udivmoddi4+0x1e4>
 8000804:	ebbe 0302 	subs.w	r3, lr, r2
 8000808:	eb6c 0c07 	sbc.w	ip, ip, r7
 800080c:	3801      	subs	r0, #1
 800080e:	46e1      	mov	r9, ip
 8000810:	e796      	b.n	8000740 <__udivmoddi4+0x1e4>
 8000812:	eba7 0909 	sub.w	r9, r7, r9
 8000816:	4449      	add	r1, r9
 8000818:	f1a8 0c02 	sub.w	ip, r8, #2
 800081c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000820:	fb09 f804 	mul.w	r8, r9, r4
 8000824:	e7db      	b.n	80007de <__udivmoddi4+0x282>
 8000826:	4673      	mov	r3, lr
 8000828:	e77f      	b.n	800072a <__udivmoddi4+0x1ce>
 800082a:	4650      	mov	r0, sl
 800082c:	e766      	b.n	80006fc <__udivmoddi4+0x1a0>
 800082e:	4608      	mov	r0, r1
 8000830:	e6fd      	b.n	800062e <__udivmoddi4+0xd2>
 8000832:	443b      	add	r3, r7
 8000834:	3a02      	subs	r2, #2
 8000836:	e733      	b.n	80006a0 <__udivmoddi4+0x144>
 8000838:	f1ac 0c02 	sub.w	ip, ip, #2
 800083c:	443b      	add	r3, r7
 800083e:	e71c      	b.n	800067a <__udivmoddi4+0x11e>
 8000840:	4649      	mov	r1, r9
 8000842:	e79c      	b.n	800077e <__udivmoddi4+0x222>
 8000844:	eba1 0109 	sub.w	r1, r1, r9
 8000848:	46c4      	mov	ip, r8
 800084a:	fbb1 f9fe 	udiv	r9, r1, lr
 800084e:	fb09 f804 	mul.w	r8, r9, r4
 8000852:	e7c4      	b.n	80007de <__udivmoddi4+0x282>

08000854 <__aeabi_idiv0>:
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <BMP280_ReadReg>:
	BMP280_DIG_P8_MSB,
	BMP280_DIG_P9_LSB,
	BMP280_DIG_P9_MSB
};

uint8_t BMP280_ReadReg(BMP280* bmp, uint8_t reg) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af02      	add	r7, sp, #8
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	460b      	mov	r3, r1
 8000862:	70fb      	strb	r3, [r7, #3]
      uint8_t tx[2];
      uint8_t rx[2];

      tx[0] = reg | BMP280_SPI_READ;
 8000864:	78fb      	ldrb	r3, [r7, #3]
 8000866:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800086a:	b2db      	uxtb	r3, r3
 800086c:	733b      	strb	r3, [r7, #12]
      tx[1] = 0x00;
 800086e:	2300      	movs	r3, #0
 8000870:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6858      	ldr	r0, [r3, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	891b      	ldrh	r3, [r3, #8]
 800087a:	2200      	movs	r2, #0
 800087c:	4619      	mov	r1, r3
 800087e:	f001 fe2f 	bl	80024e0 <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(bmp->spi, tx, rx, 2, HAL_MAX_DELAY);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6818      	ldr	r0, [r3, #0]
 8000886:	f107 0208 	add.w	r2, r7, #8
 800088a:	f107 010c 	add.w	r1, r7, #12
 800088e:	f04f 33ff 	mov.w	r3, #4294967295
 8000892:	9300      	str	r3, [sp, #0]
 8000894:	2302      	movs	r3, #2
 8000896:	f003 fb74 	bl	8003f82 <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	6858      	ldr	r0, [r3, #4]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	891b      	ldrh	r3, [r3, #8]
 80008a2:	2201      	movs	r2, #1
 80008a4:	4619      	mov	r1, r3
 80008a6:	f001 fe1b 	bl	80024e0 <HAL_GPIO_WritePin>

      return rx[1];
 80008aa:	7a7b      	ldrb	r3, [r7, #9]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3710      	adds	r7, #16
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <BMP280_WriteReg>:

void BMP280_WriteReg(BMP280* bmp, uint8_t reg, uint8_t value) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	70fb      	strb	r3, [r7, #3]
 80008c0:	4613      	mov	r3, r2
 80008c2:	70bb      	strb	r3, [r7, #2]
      uint8_t tx[2];

      tx[0] = reg & BMP280_SPI_WRITE;
 80008c4:	78fb      	ldrb	r3, [r7, #3]
 80008c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	733b      	strb	r3, [r7, #12]
      tx[1] = value;
 80008ce:	78bb      	ldrb	r3, [r7, #2]
 80008d0:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6858      	ldr	r0, [r3, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	891b      	ldrh	r3, [r3, #8]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f001 fdff 	bl	80024e0 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(bmp->spi, tx, 2, HAL_MAX_DELAY);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6818      	ldr	r0, [r3, #0]
 80008e6:	f107 010c 	add.w	r1, r7, #12
 80008ea:	f04f 33ff 	mov.w	r3, #4294967295
 80008ee:	2202      	movs	r2, #2
 80008f0:	f003 f9d1 	bl	8003c96 <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6858      	ldr	r0, [r3, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	891b      	ldrh	r3, [r3, #8]
 80008fc:	2201      	movs	r2, #1
 80008fe:	4619      	mov	r1, r3
 8000900:	f001 fdee 	bl	80024e0 <HAL_GPIO_WritePin>
}
 8000904:	bf00      	nop
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <BMP280_setSleep_mode>:


void BMP280_setSleep_mode(BMP280* bmp)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x00);
 8000914:	2200      	movs	r2, #0
 8000916:	21f4      	movs	r1, #244	@ 0xf4
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ffcb 	bl	80008b4 <BMP280_WriteReg>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <BMP280_setStandard_mode>:

void BMP280_setStandard_mode(BMP280* bmp)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b082      	sub	sp, #8
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x4B);
 800092e:	224b      	movs	r2, #75	@ 0x4b
 8000930:	21f4      	movs	r1, #244	@ 0xf4
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f7ff ffbe 	bl	80008b4 <BMP280_WriteReg>
}
 8000938:	bf00      	nop
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <BMP280_setPeriod_quarterSecond_wihoutFiler>:
{
	BMP280_WriteReg(bmp, BMP_CONFIG, 0xA0);
}

void BMP280_setPeriod_quarterSecond_wihoutFiler(BMP280* bmp)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CONFIG, 0x60);
 8000948:	2260      	movs	r2, #96	@ 0x60
 800094a:	21f5      	movs	r1, #245	@ 0xf5
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f7ff ffb1 	bl	80008b4 <BMP280_WriteReg>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <BMP280_readTempCalibration>:

void BMP280_readTempCalibration(BMP280* bmp)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b084      	sub	sp, #16
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
    uint8_t lsb, msb;

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_T1_LSB);
 8000962:	2188      	movs	r1, #136	@ 0x88
 8000964:	6878      	ldr	r0, [r7, #4]
 8000966:	f7ff ff77 	bl	8000858 <BMP280_ReadReg>
 800096a:	4603      	mov	r3, r0
 800096c:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, BMP280_DIG_T1_MSB);
 800096e:	2189      	movs	r1, #137	@ 0x89
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ff71 	bl	8000858 <BMP280_ReadReg>
 8000976:	4603      	mov	r3, r0
 8000978:	73bb      	strb	r3, [r7, #14]

    bmp->dig_T[0] = (uint16_t)(msb << 8 | lsb);
 800097a:	7bbb      	ldrb	r3, [r7, #14]
 800097c:	b21b      	sxth	r3, r3
 800097e:	021b      	lsls	r3, r3, #8
 8000980:	b21a      	sxth	r2, r3
 8000982:	7bfb      	ldrb	r3, [r7, #15]
 8000984:	b21b      	sxth	r3, r3
 8000986:	4313      	orrs	r3, r2
 8000988:	b21b      	sxth	r3, r3
 800098a:	b29a      	uxth	r2, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	819a      	strh	r2, [r3, #12]

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_T2_LSB);
 8000990:	218a      	movs	r1, #138	@ 0x8a
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ff60 	bl	8000858 <BMP280_ReadReg>
 8000998:	4603      	mov	r3, r0
 800099a:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, BMP280_DIG_T2_MSB);
 800099c:	218b      	movs	r1, #139	@ 0x8b
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff ff5a 	bl	8000858 <BMP280_ReadReg>
 80009a4:	4603      	mov	r3, r0
 80009a6:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[1] = (int16_t)(msb << 8 | lsb);
 80009a8:	7bbb      	ldrb	r3, [r7, #14]
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	b21a      	sxth	r2, r3
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	4313      	orrs	r3, r2
 80009b6:	b21b      	sxth	r3, r3
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	81da      	strh	r2, [r3, #14]

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_T3_LSB);
 80009be:	218c      	movs	r1, #140	@ 0x8c
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f7ff ff49 	bl	8000858 <BMP280_ReadReg>
 80009c6:	4603      	mov	r3, r0
 80009c8:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, BMP280_DIG_T3_MSB);
 80009ca:	218d      	movs	r1, #141	@ 0x8d
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff ff43 	bl	8000858 <BMP280_ReadReg>
 80009d2:	4603      	mov	r3, r0
 80009d4:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[2] = (int16_t)(msb << 8 | lsb);
 80009d6:	7bbb      	ldrb	r3, [r7, #14]
 80009d8:	b21b      	sxth	r3, r3
 80009da:	021b      	lsls	r3, r3, #8
 80009dc:	b21a      	sxth	r2, r3
 80009de:	7bfb      	ldrb	r3, [r7, #15]
 80009e0:	b21b      	sxth	r3, r3
 80009e2:	4313      	orrs	r3, r2
 80009e4:	b21b      	sxth	r3, r3
 80009e6:	b29a      	uxth	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	821a      	strh	r2, [r3, #16]

}
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <BMP280_readPressureCalibration>:

void BMP280_readPressureCalibration(BMP280* bmp)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
    uint8_t lsb, msb;

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_P1_LSB);
 80009fc:	218e      	movs	r1, #142	@ 0x8e
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff ff2a 	bl	8000858 <BMP280_ReadReg>
 8000a04:	4603      	mov	r3, r0
 8000a06:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P1_MSB);
 8000a08:	218f      	movs	r1, #143	@ 0x8f
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f7ff ff24 	bl	8000858 <BMP280_ReadReg>
 8000a10:	4603      	mov	r3, r0
 8000a12:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[0] = (uint16_t)(msb << 8 | lsb);
 8000a14:	7bbb      	ldrb	r3, [r7, #14]
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	021b      	lsls	r3, r3, #8
 8000a1a:	b21a      	sxth	r2, r3
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	b21b      	sxth	r3, r3
 8000a20:	4313      	orrs	r3, r2
 8000a22:	b21b      	sxth	r3, r3
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	825a      	strh	r2, [r3, #18]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P2_LSB);
 8000a2a:	2190      	movs	r1, #144	@ 0x90
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff ff13 	bl	8000858 <BMP280_ReadReg>
 8000a32:	4603      	mov	r3, r0
 8000a34:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P2_MSB);
 8000a36:	2191      	movs	r1, #145	@ 0x91
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff ff0d 	bl	8000858 <BMP280_ReadReg>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[1] = (int16_t)(msb << 8 | lsb);
 8000a42:	7bbb      	ldrb	r3, [r7, #14]
 8000a44:	b21b      	sxth	r3, r3
 8000a46:	021b      	lsls	r3, r3, #8
 8000a48:	b21a      	sxth	r2, r3
 8000a4a:	7bfb      	ldrb	r3, [r7, #15]
 8000a4c:	b21b      	sxth	r3, r3
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	b21b      	sxth	r3, r3
 8000a52:	b29a      	uxth	r2, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	829a      	strh	r2, [r3, #20]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P3_LSB);
 8000a58:	2192      	movs	r1, #146	@ 0x92
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff fefc 	bl	8000858 <BMP280_ReadReg>
 8000a60:	4603      	mov	r3, r0
 8000a62:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P3_MSB);
 8000a64:	2193      	movs	r1, #147	@ 0x93
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff fef6 	bl	8000858 <BMP280_ReadReg>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[2] = (int16_t)(msb << 8 | lsb);
 8000a70:	7bbb      	ldrb	r3, [r7, #14]
 8000a72:	b21b      	sxth	r3, r3
 8000a74:	021b      	lsls	r3, r3, #8
 8000a76:	b21a      	sxth	r2, r3
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	b21b      	sxth	r3, r3
 8000a80:	b29a      	uxth	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	82da      	strh	r2, [r3, #22]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P4_LSB);
 8000a86:	2194      	movs	r1, #148	@ 0x94
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff fee5 	bl	8000858 <BMP280_ReadReg>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P4_MSB);
 8000a92:	2195      	movs	r1, #149	@ 0x95
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fedf 	bl	8000858 <BMP280_ReadReg>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[3] = (int16_t)(msb << 8 | lsb);
 8000a9e:	7bbb      	ldrb	r3, [r7, #14]
 8000aa0:	b21b      	sxth	r3, r3
 8000aa2:	021b      	lsls	r3, r3, #8
 8000aa4:	b21a      	sxth	r2, r3
 8000aa6:	7bfb      	ldrb	r3, [r7, #15]
 8000aa8:	b21b      	sxth	r3, r3
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	831a      	strh	r2, [r3, #24]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P5_LSB);
 8000ab4:	2196      	movs	r1, #150	@ 0x96
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff fece 	bl	8000858 <BMP280_ReadReg>
 8000abc:	4603      	mov	r3, r0
 8000abe:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P5_MSB);
 8000ac0:	2197      	movs	r1, #151	@ 0x97
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff fec8 	bl	8000858 <BMP280_ReadReg>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[4] = (int16_t)(msb << 8 | lsb);
 8000acc:	7bbb      	ldrb	r3, [r7, #14]
 8000ace:	b21b      	sxth	r3, r3
 8000ad0:	021b      	lsls	r3, r3, #8
 8000ad2:	b21a      	sxth	r2, r3
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	b21b      	sxth	r3, r3
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	b21b      	sxth	r3, r3
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	835a      	strh	r2, [r3, #26]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P6_LSB);
 8000ae2:	2198      	movs	r1, #152	@ 0x98
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff feb7 	bl	8000858 <BMP280_ReadReg>
 8000aea:	4603      	mov	r3, r0
 8000aec:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P6_MSB);
 8000aee:	2199      	movs	r1, #153	@ 0x99
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f7ff feb1 	bl	8000858 <BMP280_ReadReg>
 8000af6:	4603      	mov	r3, r0
 8000af8:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[5] = (int16_t)(msb << 8 | lsb);
 8000afa:	7bbb      	ldrb	r3, [r7, #14]
 8000afc:	b21b      	sxth	r3, r3
 8000afe:	021b      	lsls	r3, r3, #8
 8000b00:	b21a      	sxth	r2, r3
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	b21b      	sxth	r3, r3
 8000b06:	4313      	orrs	r3, r2
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	839a      	strh	r2, [r3, #28]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P7_LSB);
 8000b10:	219a      	movs	r1, #154	@ 0x9a
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff fea0 	bl	8000858 <BMP280_ReadReg>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P7_MSB);
 8000b1c:	219b      	movs	r1, #155	@ 0x9b
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff fe9a 	bl	8000858 <BMP280_ReadReg>
 8000b24:	4603      	mov	r3, r0
 8000b26:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[6] = (int16_t)(msb << 8 | lsb);
 8000b28:	7bbb      	ldrb	r3, [r7, #14]
 8000b2a:	b21b      	sxth	r3, r3
 8000b2c:	021b      	lsls	r3, r3, #8
 8000b2e:	b21a      	sxth	r2, r3
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	b21b      	sxth	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	83da      	strh	r2, [r3, #30]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P8_LSB);
 8000b3e:	219c      	movs	r1, #156	@ 0x9c
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f7ff fe89 	bl	8000858 <BMP280_ReadReg>
 8000b46:	4603      	mov	r3, r0
 8000b48:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P8_MSB);
 8000b4a:	219d      	movs	r1, #157	@ 0x9d
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff fe83 	bl	8000858 <BMP280_ReadReg>
 8000b52:	4603      	mov	r3, r0
 8000b54:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[7] = (int16_t)(msb << 8 | lsb);
 8000b56:	7bbb      	ldrb	r3, [r7, #14]
 8000b58:	b21b      	sxth	r3, r3
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	b21a      	sxth	r2, r3
 8000b5e:	7bfb      	ldrb	r3, [r7, #15]
 8000b60:	b21b      	sxth	r3, r3
 8000b62:	4313      	orrs	r3, r2
 8000b64:	b21b      	sxth	r3, r3
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	841a      	strh	r2, [r3, #32]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P9_LSB);
 8000b6c:	219e      	movs	r1, #158	@ 0x9e
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f7ff fe72 	bl	8000858 <BMP280_ReadReg>
 8000b74:	4603      	mov	r3, r0
 8000b76:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P9_MSB);
 8000b78:	219f      	movs	r1, #159	@ 0x9f
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff fe6c 	bl	8000858 <BMP280_ReadReg>
 8000b80:	4603      	mov	r3, r0
 8000b82:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[8] = (int16_t)(msb << 8 | lsb);
 8000b84:	7bbb      	ldrb	r3, [r7, #14]
 8000b86:	b21b      	sxth	r3, r3
 8000b88:	021b      	lsls	r3, r3, #8
 8000b8a:	b21a      	sxth	r2, r3
 8000b8c:	7bfb      	ldrb	r3, [r7, #15]
 8000b8e:	b21b      	sxth	r3, r3
 8000b90:	4313      	orrs	r3, r2
 8000b92:	b21b      	sxth	r3, r3
 8000b94:	b29a      	uxth	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	845a      	strh	r2, [r3, #34]	@ 0x22
}
 8000b9a:	bf00      	nop
 8000b9c:	3710      	adds	r7, #16
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <BMP280_readFullCalibration>:

void BMP280_readFullCalibration(BMP280* bmp)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
	BMP280_readTempCalibration(bmp);
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff fed5 	bl	800095a <BMP280_readTempCalibration>
	BMP280_readPressureCalibration(bmp);
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff ff1f 	bl	80009f4 <BMP280_readPressureCalibration>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <BMP280_init>:

void BMP280_init(BMP280* bmp, SPI_HandleTypeDef* spi,GPIO_TypeDef* gp_port, uint16_t gp_pin)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b085      	sub	sp, #20
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
 8000bca:	807b      	strh	r3, [r7, #2]
	bmp->spi = spi;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	601a      	str	r2, [r3, #0]
	bmp->cs.port = gp_port;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	605a      	str	r2, [r3, #4]
	bmp->cs.pin = gp_pin;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	887a      	ldrh	r2, [r7, #2]
 8000bdc:	811a      	strh	r2, [r3, #8]
}
 8000bde:	bf00      	nop
 8000be0:	3714      	adds	r7, #20
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr

08000bea <BMP280_fast_temp_continous_measurment>:

void BMP280_fast_temp_continous_measurment(BMP280* bmp)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
	BMP280_setSleep_mode(bmp);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff fe8a 	bl	800090c <BMP280_setSleep_mode>
	//BMP280_setPeriod_oneSecond_wihoutFiler(bmp);
	BMP280_setPeriod_quarterSecond_wihoutFiler(bmp);
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff fea1 	bl	8000940 <BMP280_setPeriod_quarterSecond_wihoutFiler>
	BMP280_setStandard_mode(bmp);
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f7ff fe91 	bl	8000926 <BMP280_setStandard_mode>
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <BMP280_read_temp_raw>:

int32_t BMP280_read_temp_raw(BMP280* bmp)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
    uint8_t msb = BMP280_ReadReg(bmp, BMP_TEMP_MSB);
 8000c14:	21fa      	movs	r1, #250	@ 0xfa
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff fe1e 	bl	8000858 <BMP280_ReadReg>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	73fb      	strb	r3, [r7, #15]
    uint8_t lsb = BMP280_ReadReg(bmp, BMP_TEMP_LSB);
 8000c20:	21fb      	movs	r1, #251	@ 0xfb
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff fe18 	bl	8000858 <BMP280_ReadReg>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	73bb      	strb	r3, [r7, #14]
    uint8_t xlsb = BMP280_ReadReg(bmp, BMP_TEMP_XLSB);
 8000c2c:	21fc      	movs	r1, #252	@ 0xfc
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f7ff fe12 	bl	8000858 <BMP280_ReadReg>
 8000c34:	4603      	mov	r3, r0
 8000c36:	737b      	strb	r3, [r7, #13]

    int32_t raw_temp = ((int32_t)msb << 12) | ((int32_t)lsb << 4) | ((int32_t)(xlsb >> 4) & 0x0F);
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
 8000c3a:	031a      	lsls	r2, r3, #12
 8000c3c:	7bbb      	ldrb	r3, [r7, #14]
 8000c3e:	011b      	lsls	r3, r3, #4
 8000c40:	431a      	orrs	r2, r3
 8000c42:	7b7b      	ldrb	r3, [r7, #13]
 8000c44:	091b      	lsrs	r3, r3, #4
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	f003 030f 	and.w	r3, r3, #15
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
    return raw_temp;
 8000c50:	68bb      	ldr	r3, [r7, #8]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <BMP280_read_pressure_raw>:

int32_t BMP280_read_pressure_raw(BMP280* bmp)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b084      	sub	sp, #16
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
	uint8_t msb = BMP280_ReadReg(bmp, BMP_PRESS_MSB);
 8000c62:	21f7      	movs	r1, #247	@ 0xf7
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f7ff fdf7 	bl	8000858 <BMP280_ReadReg>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	73fb      	strb	r3, [r7, #15]
	uint8_t lsb = BMP280_ReadReg(bmp, BMP_PRESS_LSB);
 8000c6e:	21f8      	movs	r1, #248	@ 0xf8
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff fdf1 	bl	8000858 <BMP280_ReadReg>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73bb      	strb	r3, [r7, #14]
	uint8_t xlsb = BMP280_ReadReg(bmp, BMP_PRESS_XLSB);
 8000c7a:	21f9      	movs	r1, #249	@ 0xf9
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f7ff fdeb 	bl	8000858 <BMP280_ReadReg>
 8000c82:	4603      	mov	r3, r0
 8000c84:	737b      	strb	r3, [r7, #13]

	int32_t raw_press = ((uint32_t)msb << 12) | ((uint32_t)lsb << 4) | ((uint32_t)(xlsb >> 4) & 0x0F );
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	031a      	lsls	r2, r3, #12
 8000c8a:	7bbb      	ldrb	r3, [r7, #14]
 8000c8c:	011b      	lsls	r3, r3, #4
 8000c8e:	431a      	orrs	r2, r3
 8000c90:	7b7b      	ldrb	r3, [r7, #13]
 8000c92:	091b      	lsrs	r3, r3, #4
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	f003 030f 	and.w	r3, r3, #15
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	60bb      	str	r3, [r7, #8]
	return raw_press;
 8000c9e:	68bb      	ldr	r3, [r7, #8]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <BMP280_read_temperature>:




float BMP280_read_temperature(BMP280* bmp)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
    int32_t adc_T = BMP280_read_temp_raw(bmp);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ffab 	bl	8000c0c <BMP280_read_temp_raw>
 8000cb6:	6178      	str	r0, [r7, #20]

    int32_t var1, var2;

    var1 = ((((adc_T >> 3) - ((int32_t)bmp->dig_T[0] << 1))) *
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	10da      	asrs	r2, r3, #3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	899b      	ldrh	r3, [r3, #12]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	1ad3      	subs	r3, r2, r3
            ((int32_t)bmp->dig_T[1])) >> 11;
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	89d2      	ldrh	r2, [r2, #14]
    var1 = ((((adc_T >> 3) - ((int32_t)bmp->dig_T[0] << 1))) *
 8000cc8:	fb02 f303 	mul.w	r3, r2, r3
 8000ccc:	12db      	asrs	r3, r3, #11
 8000cce:	613b      	str	r3, [r7, #16]

    var2 = (((((adc_T >> 4) - ((int32_t)bmp->dig_T[0])) *
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	111b      	asrs	r3, r3, #4
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	8992      	ldrh	r2, [r2, #12]
 8000cd8:	1a9b      	subs	r3, r3, r2
              ((adc_T >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) *
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	1112      	asrs	r2, r2, #4
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	8989      	ldrh	r1, [r1, #12]
 8000ce2:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - ((int32_t)bmp->dig_T[0])) *
 8000ce4:	fb02 f303 	mul.w	r3, r2, r3
              ((adc_T >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) *
 8000ce8:	131b      	asrs	r3, r3, #12
            ((int32_t)bmp->dig_T[2])) >> 14;
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	8a12      	ldrh	r2, [r2, #16]
              ((adc_T >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) *
 8000cee:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - ((int32_t)bmp->dig_T[0])) *
 8000cf2:	139b      	asrs	r3, r3, #14
 8000cf4:	60fb      	str	r3, [r7, #12]

    bmp->t_fine = var1 + var2;
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	441a      	add	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	625a      	str	r2, [r3, #36]	@ 0x24

    int32_t T = (bmp->t_fine * 5 + 128) >> 8;  // 0.01C
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d04:	4613      	mov	r3, r2
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	4413      	add	r3, r2
 8000d0a:	3380      	adds	r3, #128	@ 0x80
 8000d0c:	121b      	asrs	r3, r3, #8
 8000d0e:	60bb      	str	r3, [r7, #8]

    return T / 100.0f;
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	ee07 3a90 	vmov	s15, r3
 8000d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d1a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8000d30 <BMP280_read_temperature+0x88>
 8000d1e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000d22:	eef0 7a66 	vmov.f32	s15, s13
}
 8000d26:	eeb0 0a67 	vmov.f32	s0, s15
 8000d2a:	3718      	adds	r7, #24
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	42c80000 	.word	0x42c80000

08000d34 <BMP280_read_pressure>:


float BMP280_read_pressure(BMP280* bmp)
{
 8000d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d38:	b0ce      	sub	sp, #312	@ 0x138
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int32_t adc_P = BMP280_read_pressure_raw(bmp);
 8000d40:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8000d44:	f7ff ff89 	bl	8000c5a <BMP280_read_pressure_raw>
 8000d48:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

    int64_t var1, var2, p;

    var1 = ((int64_t)bmp->t_fine) - 128000;
 8000d4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d52:	17da      	asrs	r2, r3, #31
 8000d54:	4698      	mov	r8, r3
 8000d56:	4691      	mov	r9, r2
 8000d58:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 8000d5c:	f149 3bff 	adc.w	fp, r9, #4294967295
 8000d60:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
    var2 = var1 * var1 * (int64_t)bmp->dig_P[5];
 8000d64:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000d68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000d6c:	fb03 f102 	mul.w	r1, r3, r2
 8000d70:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000d74:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000d78:	fb02 f303 	mul.w	r3, r2, r3
 8000d7c:	18ca      	adds	r2, r1, r3
 8000d7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000d82:	fba3 4503 	umull	r4, r5, r3, r3
 8000d86:	1953      	adds	r3, r2, r5
 8000d88:	461d      	mov	r5, r3
 8000d8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000d8e:	8b9b      	ldrh	r3, [r3, #28]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	2200      	movs	r2, #0
 8000d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000d98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000d9c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8000da0:	4603      	mov	r3, r0
 8000da2:	fb03 f205 	mul.w	r2, r3, r5
 8000da6:	460b      	mov	r3, r1
 8000da8:	fb04 f303 	mul.w	r3, r4, r3
 8000dac:	4413      	add	r3, r2
 8000dae:	4602      	mov	r2, r0
 8000db0:	fba4 1202 	umull	r1, r2, r4, r2
 8000db4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000db8:	460a      	mov	r2, r1
 8000dba:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8000dbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000dc2:	4413      	add	r3, r2
 8000dc4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000dc8:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8000dcc:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8000dd0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + ((var1 * (int64_t)bmp->dig_P[4]) << 17);
 8000dd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000dd8:	8b5b      	ldrh	r3, [r3, #26]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000de2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000de6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000dea:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8000dee:	462a      	mov	r2, r5
 8000df0:	fb02 f203 	mul.w	r2, r2, r3
 8000df4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000df8:	4621      	mov	r1, r4
 8000dfa:	fb01 f303 	mul.w	r3, r1, r3
 8000dfe:	441a      	add	r2, r3
 8000e00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000e04:	4621      	mov	r1, r4
 8000e06:	fba3 1301 	umull	r1, r3, r3, r1
 8000e0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000e0e:	460b      	mov	r3, r1
 8000e10:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e18:	18d3      	adds	r3, r2, r3
 8000e1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000e1e:	f04f 0000 	mov.w	r0, #0
 8000e22:	f04f 0100 	mov.w	r1, #0
 8000e26:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000e2a:	462b      	mov	r3, r5
 8000e2c:	0459      	lsls	r1, r3, #17
 8000e2e:	4623      	mov	r3, r4
 8000e30:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8000e34:	4623      	mov	r3, r4
 8000e36:	0458      	lsls	r0, r3, #17
 8000e38:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000e3c:	1814      	adds	r4, r2, r0
 8000e3e:	643c      	str	r4, [r7, #64]	@ 0x40
 8000e40:	414b      	adcs	r3, r1
 8000e42:	647b      	str	r3, [r7, #68]	@ 0x44
 8000e44:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000e48:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + (((int64_t)bmp->dig_P[3]) << 35);
 8000e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000e50:	8b1b      	ldrh	r3, [r3, #24]
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	2200      	movs	r2, #0
 8000e56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000e5a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000e5e:	f04f 0000 	mov.w	r0, #0
 8000e62:	f04f 0100 	mov.w	r1, #0
 8000e66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000e6a:	00d9      	lsls	r1, r3, #3
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000e72:	1814      	adds	r4, r2, r0
 8000e74:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000e76:	414b      	adcs	r3, r1
 8000e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e7a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000e7e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

    var1 = ((var1 * var1 * (int64_t)bmp->dig_P[2]) >> 8) +
 8000e82:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000e86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000e8a:	fb03 f102 	mul.w	r1, r3, r2
 8000e8e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000e92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000e96:	fb02 f303 	mul.w	r3, r2, r3
 8000e9a:	18ca      	adds	r2, r1, r3
 8000e9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ea0:	fba3 1303 	umull	r1, r3, r3, r3
 8000ea4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000eb2:	18d3      	adds	r3, r2, r3
 8000eb4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000eb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000ebc:	8adb      	ldrh	r3, [r3, #22]
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000ec6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000eca:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8000ece:	462b      	mov	r3, r5
 8000ed0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8000ed4:	4642      	mov	r2, r8
 8000ed6:	fb02 f203 	mul.w	r2, r2, r3
 8000eda:	464b      	mov	r3, r9
 8000edc:	4621      	mov	r1, r4
 8000ede:	fb01 f303 	mul.w	r3, r1, r3
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4622      	mov	r2, r4
 8000ee6:	4641      	mov	r1, r8
 8000ee8:	fba2 1201 	umull	r1, r2, r2, r1
 8000eec:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8000ef0:	460a      	mov	r2, r1
 8000ef2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000ef6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000efa:	4413      	add	r3, r2
 8000efc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000f00:	f04f 0000 	mov.w	r0, #0
 8000f04:	f04f 0100 	mov.w	r1, #0
 8000f08:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000f0c:	4623      	mov	r3, r4
 8000f0e:	0a18      	lsrs	r0, r3, #8
 8000f10:	462b      	mov	r3, r5
 8000f12:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000f16:	462b      	mov	r3, r5
 8000f18:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)bmp->dig_P[1]) << 12);
 8000f1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f1e:	8a9b      	ldrh	r3, [r3, #20]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	2200      	movs	r2, #0
 8000f24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000f28:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8000f2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f30:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8000f34:	464a      	mov	r2, r9
 8000f36:	fb02 f203 	mul.w	r2, r2, r3
 8000f3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f3e:	4644      	mov	r4, r8
 8000f40:	fb04 f303 	mul.w	r3, r4, r3
 8000f44:	441a      	add	r2, r3
 8000f46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f4a:	4644      	mov	r4, r8
 8000f4c:	fba3 4304 	umull	r4, r3, r3, r4
 8000f50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000f54:	4623      	mov	r3, r4
 8000f56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000f5a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000f5e:	18d3      	adds	r3, r2, r3
 8000f60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000f64:	f04f 0200 	mov.w	r2, #0
 8000f68:	f04f 0300 	mov.w	r3, #0
 8000f6c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8000f70:	464c      	mov	r4, r9
 8000f72:	0323      	lsls	r3, r4, #12
 8000f74:	4644      	mov	r4, r8
 8000f76:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000f7a:	4644      	mov	r4, r8
 8000f7c:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)bmp->dig_P[2]) >> 8) +
 8000f7e:	1884      	adds	r4, r0, r2
 8000f80:	633c      	str	r4, [r7, #48]	@ 0x30
 8000f82:	eb41 0303 	adc.w	r3, r1, r3
 8000f86:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f88:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000f8c:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128

    var1 = (((((int64_t)1) << 47) + var1) * (int64_t)bmp->dig_P[0]) >> 33;
 8000f90:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8000f94:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000f98:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8000f9c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8000fa0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000fa4:	8a5b      	ldrh	r3, [r3, #18]
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000fae:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8000fb6:	462b      	mov	r3, r5
 8000fb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8000fbc:	4642      	mov	r2, r8
 8000fbe:	fb02 f203 	mul.w	r2, r2, r3
 8000fc2:	464b      	mov	r3, r9
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	fb01 f303 	mul.w	r3, r1, r3
 8000fca:	4413      	add	r3, r2
 8000fcc:	4622      	mov	r2, r4
 8000fce:	4641      	mov	r1, r8
 8000fd0:	fba2 1201 	umull	r1, r2, r2, r1
 8000fd4:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000fd8:	460a      	mov	r2, r1
 8000fda:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000fde:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000fe2:	4413      	add	r3, r2
 8000fe4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	f04f 0300 	mov.w	r3, #0
 8000ff0:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000ff4:	4629      	mov	r1, r5
 8000ff6:	104a      	asrs	r2, r1, #1
 8000ff8:	4629      	mov	r1, r5
 8000ffa:	17cb      	asrs	r3, r1, #31
 8000ffc:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (var1 == 0) {
 8001000:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001004:	4313      	orrs	r3, r2
 8001006:	d102      	bne.n	800100e <BMP280_read_pressure+0x2da>
        return 0.0f;
 8001008:	f04f 0300 	mov.w	r3, #0
 800100c:	e151      	b.n	80012b2 <BMP280_read_pressure+0x57e>
    }

    p = 1048576 - adc_P;
 800100e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001012:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001016:	17da      	asrs	r2, r3, #31
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
 800101a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800101c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001020:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2) * 3125) / var1;
 8001024:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001028:	105b      	asrs	r3, r3, #1
 800102a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800102e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001032:	07db      	lsls	r3, r3, #31
 8001034:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001038:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800103c:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001040:	4621      	mov	r1, r4
 8001042:	1a89      	subs	r1, r1, r2
 8001044:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001046:	4629      	mov	r1, r5
 8001048:	eb61 0303 	sbc.w	r3, r1, r3
 800104c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800104e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001052:	4622      	mov	r2, r4
 8001054:	462b      	mov	r3, r5
 8001056:	1891      	adds	r1, r2, r2
 8001058:	6239      	str	r1, [r7, #32]
 800105a:	415b      	adcs	r3, r3
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24
 800105e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001062:	4621      	mov	r1, r4
 8001064:	1851      	adds	r1, r2, r1
 8001066:	61b9      	str	r1, [r7, #24]
 8001068:	4629      	mov	r1, r5
 800106a:	414b      	adcs	r3, r1
 800106c:	61fb      	str	r3, [r7, #28]
 800106e:	f04f 0200 	mov.w	r2, #0
 8001072:	f04f 0300 	mov.w	r3, #0
 8001076:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800107a:	4649      	mov	r1, r9
 800107c:	018b      	lsls	r3, r1, #6
 800107e:	4641      	mov	r1, r8
 8001080:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001084:	4641      	mov	r1, r8
 8001086:	018a      	lsls	r2, r1, #6
 8001088:	4641      	mov	r1, r8
 800108a:	1889      	adds	r1, r1, r2
 800108c:	6139      	str	r1, [r7, #16]
 800108e:	4649      	mov	r1, r9
 8001090:	eb43 0101 	adc.w	r1, r3, r1
 8001094:	6179      	str	r1, [r7, #20]
 8001096:	f04f 0200 	mov.w	r2, #0
 800109a:	f04f 0300 	mov.w	r3, #0
 800109e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80010a2:	4649      	mov	r1, r9
 80010a4:	008b      	lsls	r3, r1, #2
 80010a6:	4641      	mov	r1, r8
 80010a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80010ac:	4641      	mov	r1, r8
 80010ae:	008a      	lsls	r2, r1, #2
 80010b0:	4610      	mov	r0, r2
 80010b2:	4619      	mov	r1, r3
 80010b4:	4603      	mov	r3, r0
 80010b6:	4622      	mov	r2, r4
 80010b8:	189b      	adds	r3, r3, r2
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	460b      	mov	r3, r1
 80010be:	462a      	mov	r2, r5
 80010c0:	eb42 0303 	adc.w	r3, r2, r3
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	f04f 0300 	mov.w	r3, #0
 80010ce:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80010d2:	4649      	mov	r1, r9
 80010d4:	008b      	lsls	r3, r1, #2
 80010d6:	4641      	mov	r1, r8
 80010d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80010dc:	4641      	mov	r1, r8
 80010de:	008a      	lsls	r2, r1, #2
 80010e0:	4610      	mov	r0, r2
 80010e2:	4619      	mov	r1, r3
 80010e4:	4603      	mov	r3, r0
 80010e6:	4622      	mov	r2, r4
 80010e8:	189b      	adds	r3, r3, r2
 80010ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80010ec:	462b      	mov	r3, r5
 80010ee:	460a      	mov	r2, r1
 80010f0:	eb42 0303 	adc.w	r3, r2, r3
 80010f4:	677b      	str	r3, [r7, #116]	@ 0x74
 80010f6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80010fa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80010fe:	f7ff f9c5 	bl	800048c <__aeabi_ldivmod>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    var1 = ((int64_t)bmp->dig_P[8] * (p >> 13) * (p >> 13)) >> 25;         // dig_P9
 800110a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800110e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001110:	b29b      	uxth	r3, r3
 8001112:	2200      	movs	r2, #0
 8001114:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001116:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001118:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800111c:	f04f 0000 	mov.w	r0, #0
 8001120:	f04f 0100 	mov.w	r1, #0
 8001124:	0b50      	lsrs	r0, r2, #13
 8001126:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800112a:	1359      	asrs	r1, r3, #13
 800112c:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001130:	462b      	mov	r3, r5
 8001132:	fb00 f203 	mul.w	r2, r0, r3
 8001136:	4623      	mov	r3, r4
 8001138:	fb03 f301 	mul.w	r3, r3, r1
 800113c:	4413      	add	r3, r2
 800113e:	4622      	mov	r2, r4
 8001140:	fba2 1200 	umull	r1, r2, r2, r0
 8001144:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001148:	460a      	mov	r2, r1
 800114a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800114e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001152:	4413      	add	r3, r2
 8001154:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001158:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800115c:	f04f 0000 	mov.w	r0, #0
 8001160:	f04f 0100 	mov.w	r1, #0
 8001164:	0b50      	lsrs	r0, r2, #13
 8001166:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800116a:	1359      	asrs	r1, r3, #13
 800116c:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001170:	462b      	mov	r3, r5
 8001172:	fb00 f203 	mul.w	r2, r0, r3
 8001176:	4623      	mov	r3, r4
 8001178:	fb03 f301 	mul.w	r3, r3, r1
 800117c:	4413      	add	r3, r2
 800117e:	4622      	mov	r2, r4
 8001180:	fba2 1200 	umull	r1, r2, r2, r0
 8001184:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001188:	460a      	mov	r2, r1
 800118a:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800118e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001192:	4413      	add	r3, r2
 8001194:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80011a4:	4621      	mov	r1, r4
 80011a6:	0e4a      	lsrs	r2, r1, #25
 80011a8:	4629      	mov	r1, r5
 80011aa:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80011ae:	4629      	mov	r1, r5
 80011b0:	164b      	asrs	r3, r1, #25
 80011b2:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = ((int64_t)bmp->dig_P[7] * p) >> 19;                             // dig_P8
 80011b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80011ba:	8c1b      	ldrh	r3, [r3, #32]
 80011bc:	b29b      	uxth	r3, r3
 80011be:	2200      	movs	r2, #0
 80011c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80011c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80011c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80011c8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80011cc:	462a      	mov	r2, r5
 80011ce:	fb02 f203 	mul.w	r2, r2, r3
 80011d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80011d6:	4621      	mov	r1, r4
 80011d8:	fb01 f303 	mul.w	r3, r1, r3
 80011dc:	4413      	add	r3, r2
 80011de:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80011e2:	4621      	mov	r1, r4
 80011e4:	fba2 1201 	umull	r1, r2, r2, r1
 80011e8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80011ec:	460a      	mov	r2, r1
 80011ee:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80011f2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80011f6:	4413      	add	r3, r2
 80011f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	f04f 0300 	mov.w	r3, #0
 8001204:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001208:	4621      	mov	r1, r4
 800120a:	0cca      	lsrs	r2, r1, #19
 800120c:	4629      	mov	r1, r5
 800120e:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001212:	4629      	mov	r1, r5
 8001214:	14cb      	asrs	r3, r1, #19
 8001216:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp->dig_P[6]) << 4);        // dig_P7
 800121a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800121e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001222:	1884      	adds	r4, r0, r2
 8001224:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001226:	eb41 0303 	adc.w	r3, r1, r3
 800122a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800122c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001230:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001234:	4621      	mov	r1, r4
 8001236:	1889      	adds	r1, r1, r2
 8001238:	6539      	str	r1, [r7, #80]	@ 0x50
 800123a:	4629      	mov	r1, r5
 800123c:	eb43 0101 	adc.w	r1, r3, r1
 8001240:	6579      	str	r1, [r7, #84]	@ 0x54
 8001242:	f04f 0000 	mov.w	r0, #0
 8001246:	f04f 0100 	mov.w	r1, #0
 800124a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800124e:	4623      	mov	r3, r4
 8001250:	0a18      	lsrs	r0, r3, #8
 8001252:	462b      	mov	r3, r5
 8001254:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001258:	462b      	mov	r3, r5
 800125a:	1219      	asrs	r1, r3, #8
 800125c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001260:	8bdb      	ldrh	r3, [r3, #30]
 8001262:	b29b      	uxth	r3, r3
 8001264:	2200      	movs	r2, #0
 8001266:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001268:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	f04f 0300 	mov.w	r3, #0
 8001272:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001276:	464c      	mov	r4, r9
 8001278:	0123      	lsls	r3, r4, #4
 800127a:	4644      	mov	r4, r8
 800127c:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001280:	4644      	mov	r4, r8
 8001282:	0122      	lsls	r2, r4, #4
 8001284:	1884      	adds	r4, r0, r2
 8001286:	603c      	str	r4, [r7, #0]
 8001288:	eb41 0303 	adc.w	r3, r1, r3
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001292:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    float press = (float)p / 256.0f;
 8001296:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800129a:	f7ff f8b9 	bl	8000410 <__aeabi_l2f>
 800129e:	ee06 0a90 	vmov	s13, r0
 80012a2:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80012c4 <BMP280_read_pressure+0x590>
 80012a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012aa:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114

    return press;
 80012ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
}
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eeb0 0a67 	vmov.f32	s0, s15
 80012ba:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80012be:	46bd      	mov	sp, r7
 80012c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012c4:	43800000 	.word	0x43800000

080012c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08a      	sub	sp, #40	@ 0x28
 80012cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]
 80012da:	60da      	str	r2, [r3, #12]
 80012dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012de:	4b35      	ldr	r3, [pc, #212]	@ (80013b4 <MX_GPIO_Init+0xec>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	4a34      	ldr	r2, [pc, #208]	@ (80013b4 <MX_GPIO_Init+0xec>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ea:	4b32      	ldr	r3, [pc, #200]	@ (80013b4 <MX_GPIO_Init+0xec>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012f6:	4b2f      	ldr	r3, [pc, #188]	@ (80013b4 <MX_GPIO_Init+0xec>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	4a2e      	ldr	r2, [pc, #184]	@ (80013b4 <MX_GPIO_Init+0xec>)
 80012fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001302:	4b2c      	ldr	r3, [pc, #176]	@ (80013b4 <MX_GPIO_Init+0xec>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b29      	ldr	r3, [pc, #164]	@ (80013b4 <MX_GPIO_Init+0xec>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001312:	4a28      	ldr	r2, [pc, #160]	@ (80013b4 <MX_GPIO_Init+0xec>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131a:	4b26      	ldr	r3, [pc, #152]	@ (80013b4 <MX_GPIO_Init+0xec>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <MX_GPIO_Init+0xec>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132a:	4a22      	ldr	r2, [pc, #136]	@ (80013b4 <MX_GPIO_Init+0xec>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001332:	4b20      	ldr	r3, [pc, #128]	@ (80013b4 <MX_GPIO_Init+0xec>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	2102      	movs	r1, #2
 8001342:	481d      	ldr	r0, [pc, #116]	@ (80013b8 <MX_GPIO_Init+0xf0>)
 8001344:	f001 f8cc 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	2120      	movs	r1, #32
 800134c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001350:	f001 f8c6 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001354:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001358:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800135a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800135e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	4813      	ldr	r0, [pc, #76]	@ (80013b8 <MX_GPIO_Init+0xf0>)
 800136c:	f000 ff0e 	bl	800218c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001370:	2302      	movs	r3, #2
 8001372:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001374:	2301      	movs	r3, #1
 8001376:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	2300      	movs	r3, #0
 800137e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <MX_GPIO_Init+0xf0>)
 8001388:	f000 ff00 	bl	800218c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800138c:	2320      	movs	r3, #32
 800138e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001390:	2301      	movs	r3, #1
 8001392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	4619      	mov	r1, r3
 80013a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013a6:	f000 fef1 	bl	800218c <HAL_GPIO_Init>

}
 80013aa:	bf00      	nop
 80013ac:	3728      	adds	r7, #40	@ 0x28
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40021000 	.word	0x40021000
 80013b8:	48000800 	.word	0x48000800

080013bc <__io_putchar>:
uint32_t mtempC = 0;
uint32_t pressure = 0;
uint8_t rx_buffer[3];

int __io_putchar(int ch)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
    uint8_t c = (uint8_t)ch;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	73fb      	strb	r3, [r7, #15]

    if(c == '\n')
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	2b0a      	cmp	r3, #10
 80013ce:	d109      	bne.n	80013e4 <__io_putchar+0x28>
    {
        uint8_t cr = '\r';
 80013d0:	230d      	movs	r3, #13
 80013d2:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart2, &cr, 1, HAL_MAX_DELAY);
 80013d4:	f107 010e 	add.w	r1, r7, #14
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
 80013dc:	2201      	movs	r2, #1
 80013de:	4808      	ldr	r0, [pc, #32]	@ (8001400 <__io_putchar+0x44>)
 80013e0:	f004 fa7e 	bl	80058e0 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
 80013e4:	f107 010f 	add.w	r1, r7, #15
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ec:	2201      	movs	r2, #1
 80013ee:	4804      	ldr	r0, [pc, #16]	@ (8001400 <__io_putchar+0x44>)
 80013f0:	f004 fa76 	bl	80058e0 <HAL_UART_Transmit>
    return 1;
 80013f4:	2301      	movs	r3, #1
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000148 	.word	0x20000148

08001404 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a1e      	ldr	r2, [pc, #120]	@ (8001488 <HAL_UART_RxCpltCallback+0x84>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d135      	bne.n	8001480 <HAL_UART_RxCpltCallback+0x7c>
    {
        uint16_t value = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	81fb      	strh	r3, [r7, #14]

        value = (rx_buffer[0] - '0') * 100 +
 8001418:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	3b30      	subs	r3, #48	@ 0x30
 800141e:	b29b      	uxth	r3, r3
 8001420:	461a      	mov	r2, r3
 8001422:	0092      	lsls	r2, r2, #2
 8001424:	4413      	add	r3, r2
 8001426:	461a      	mov	r2, r3
 8001428:	0091      	lsls	r1, r2, #2
 800142a:	461a      	mov	r2, r3
 800142c:	460b      	mov	r3, r1
 800142e:	4413      	add	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	b29a      	uxth	r2, r3
                (rx_buffer[1] - '0') * 10 +
 8001434:	4b15      	ldr	r3, [pc, #84]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 8001436:	785b      	ldrb	r3, [r3, #1]
 8001438:	3b30      	subs	r3, #48	@ 0x30
        value = (rx_buffer[0] - '0') * 100 +
 800143a:	b29b      	uxth	r3, r3
 800143c:	4619      	mov	r1, r3
 800143e:	0089      	lsls	r1, r1, #2
 8001440:	440b      	add	r3, r1
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	b29b      	uxth	r3, r3
 8001446:	4413      	add	r3, r2
 8001448:	b29b      	uxth	r3, r3
                (rx_buffer[2] - '0');
 800144a:	4a10      	ldr	r2, [pc, #64]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 800144c:	7892      	ldrb	r2, [r2, #2]
                (rx_buffer[1] - '0') * 10 +
 800144e:	4413      	add	r3, r2
 8001450:	b29b      	uxth	r3, r3
        value = (rx_buffer[0] - '0') * 100 +
 8001452:	3b30      	subs	r3, #48	@ 0x30
 8001454:	81fb      	strh	r3, [r7, #14]

        if (value > 999) value = 999;
 8001456:	89fb      	ldrh	r3, [r7, #14]
 8001458:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800145c:	d302      	bcc.n	8001464 <HAL_UART_RxCpltCallback+0x60>
 800145e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001462:	81fb      	strh	r3, [r7, #14]

        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, value);
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <HAL_UART_RxCpltCallback+0x8c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	89fa      	ldrh	r2, [r7, #14]
 800146a:	635a      	str	r2, [r3, #52]	@ 0x34

        printf("Ustawiono PWM: %u\n", value);
 800146c:	89fb      	ldrh	r3, [r7, #14]
 800146e:	4619      	mov	r1, r3
 8001470:	4808      	ldr	r0, [pc, #32]	@ (8001494 <HAL_UART_RxCpltCallback+0x90>)
 8001472:	f005 fe93 	bl	800719c <iprintf>

        HAL_UART_Receive_IT(&huart2, rx_buffer, 3);
 8001476:	2203      	movs	r2, #3
 8001478:	4904      	ldr	r1, [pc, #16]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 800147a:	4803      	ldr	r0, [pc, #12]	@ (8001488 <HAL_UART_RxCpltCallback+0x84>)
 800147c:	f004 faba 	bl	80059f4 <HAL_UART_Receive_IT>
    }
}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000148 	.word	0x20000148
 800148c:	20000090 	.word	0x20000090
 8001490:	200000fc 	.word	0x200000fc
 8001494:	08007e8c 	.word	0x08007e8c

08001498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08c      	sub	sp, #48	@ 0x30
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149e:	f000 fc45 	bl	8001d2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a2:	f000 f875 	bl	8001590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a6:	f7ff ff0f 	bl	80012c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014aa:	f000 fb81 	bl	8001bb0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80014ae:	f000 f8c7 	bl	8001640 <MX_SPI2_Init>
  MX_TIM1_Init();
 80014b2:	f000 fa79 	bl	80019a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
   BMP280 bmp;

   BMP280_init(&bmp, &hspi2, SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 80014b6:	1d38      	adds	r0, r7, #4
 80014b8:	2302      	movs	r3, #2
 80014ba:	4a2b      	ldr	r2, [pc, #172]	@ (8001568 <main+0xd0>)
 80014bc:	492b      	ldr	r1, [pc, #172]	@ (800156c <main+0xd4>)
 80014be:	f7ff fb7e 	bl	8000bbe <BMP280_init>
   BMP280_readFullCalibration(&bmp);
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fb6c 	bl	8000ba2 <BMP280_readFullCalibration>
   HAL_Delay(100);
 80014ca:	2064      	movs	r0, #100	@ 0x64
 80014cc:	f000 fcaa 	bl	8001e24 <HAL_Delay>
   BMP280_fast_temp_continous_measurment(&bmp);
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fb89 	bl	8000bea <BMP280_fast_temp_continous_measurment>
   HAL_Delay(100);
 80014d8:	2064      	movs	r0, #100	@ 0x64
 80014da:	f000 fca3 	bl	8001e24 <HAL_Delay>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80014de:	2100      	movs	r1, #0
 80014e0:	4823      	ldr	r0, [pc, #140]	@ (8001570 <main+0xd8>)
 80014e2:	f003 f989 	bl	80047f8 <HAL_TIM_PWM_Start>
   HAL_UART_Receive_IT(&huart2, rx_buffer, 3);
 80014e6:	2203      	movs	r2, #3
 80014e8:	4922      	ldr	r1, [pc, #136]	@ (8001574 <main+0xdc>)
 80014ea:	4823      	ldr	r0, [pc, #140]	@ (8001578 <main+0xe0>)
 80014ec:	f004 fa82 	bl	80059f4 <HAL_UART_Receive_IT>
   HAL_Delay(5000);
 80014f0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80014f4:	f000 fc96 	bl	8001e24 <HAL_Delay>
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 900);
 80014f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001570 <main+0xd8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8001500:	635a      	str	r2, [r3, #52]	@ 0x34
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	    tempC = BMP280_read_temperature(&bmp);
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fbcf 	bl	8000ca8 <BMP280_read_temperature>
 800150a:	eef0 7a40 	vmov.f32	s15, s0
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <main+0xe4>)
 8001510:	edc3 7a00 	vstr	s15, [r3]
	    mtempC = 100 * tempC;
 8001514:	4b19      	ldr	r3, [pc, #100]	@ (800157c <main+0xe4>)
 8001516:	edd3 7a00 	vldr	s15, [r3]
 800151a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001580 <main+0xe8>
 800151e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001526:	ee17 2a90 	vmov	r2, s15
 800152a:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <main+0xec>)
 800152c:	601a      	str	r2, [r3, #0]
	    pressure = BMP280_read_pressure(&bmp);
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fbff 	bl	8000d34 <BMP280_read_pressure>
 8001536:	eef0 7a40 	vmov.f32	s15, s0
 800153a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800153e:	ee17 2a90 	vmov	r2, s15
 8001542:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <main+0xf0>)
 8001544:	601a      	str	r2, [r3, #0]

	    uint32_t t = HAL_GetTick();
 8001546:	f000 fc61 	bl	8001e0c <HAL_GetTick>
 800154a:	62f8      	str	r0, [r7, #44]	@ 0x2c

	    printf("%lu,%lu\n", t, mtempC);
 800154c:	4b0d      	ldr	r3, [pc, #52]	@ (8001584 <main+0xec>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001554:	480d      	ldr	r0, [pc, #52]	@ (800158c <main+0xf4>)
 8001556:	f005 fe21 	bl	800719c <iprintf>

	    HAL_Delay(1000); // co 1 s
 800155a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800155e:	f000 fc61 	bl	8001e24 <HAL_Delay>
  {
 8001562:	bf00      	nop
 8001564:	e7cd      	b.n	8001502 <main+0x6a>
 8001566:	bf00      	nop
 8001568:	48000800 	.word	0x48000800
 800156c:	20000094 	.word	0x20000094
 8001570:	200000fc 	.word	0x200000fc
 8001574:	20000090 	.word	0x20000090
 8001578:	20000148 	.word	0x20000148
 800157c:	20000084 	.word	0x20000084
 8001580:	42c80000 	.word	0x42c80000
 8001584:	20000088 	.word	0x20000088
 8001588:	2000008c 	.word	0x2000008c
 800158c:	08007ea0 	.word	0x08007ea0

08001590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b096      	sub	sp, #88	@ 0x58
 8001594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	2244      	movs	r2, #68	@ 0x44
 800159c:	2100      	movs	r1, #0
 800159e:	4618      	mov	r0, r3
 80015a0:	f005 fe51 	bl	8007246 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a4:	463b      	mov	r3, r7
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
 80015b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80015b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015b6:	f000 ffb9 	bl	800252c <HAL_PWREx_ControlVoltageScaling>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80015c0:	f000 f837 	bl	8001632 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015c4:	2302      	movs	r3, #2
 80015c6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015cc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ce:	2310      	movs	r3, #16
 80015d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d2:	2302      	movs	r3, #2
 80015d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015d6:	2302      	movs	r3, #2
 80015d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015da:	2301      	movs	r3, #1
 80015dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015de:	230a      	movs	r3, #10
 80015e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015e2:	2307      	movs	r3, #7
 80015e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015e6:	2302      	movs	r3, #2
 80015e8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015ea:	2302      	movs	r3, #2
 80015ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fff0 	bl	80025d8 <HAL_RCC_OscConfig>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80015fe:	f000 f818 	bl	8001632 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001602:	230f      	movs	r3, #15
 8001604:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001606:	2303      	movs	r3, #3
 8001608:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001616:	463b      	mov	r3, r7
 8001618:	2104      	movs	r1, #4
 800161a:	4618      	mov	r0, r3
 800161c:	f001 fbb8 	bl	8002d90 <HAL_RCC_ClockConfig>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001626:	f000 f804 	bl	8001632 <Error_Handler>
  }
}
 800162a:	bf00      	nop
 800162c:	3758      	adds	r7, #88	@ 0x58
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001636:	b672      	cpsid	i
}
 8001638:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163a:	bf00      	nop
 800163c:	e7fd      	b.n	800163a <Error_Handler+0x8>
	...

08001640 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001644:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001646:	4a1c      	ldr	r2, [pc, #112]	@ (80016b8 <MX_SPI2_Init+0x78>)
 8001648:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800164a:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <MX_SPI2_Init+0x74>)
 800164c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001650:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001652:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001658:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_SPI2_Init+0x74>)
 800165a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800165e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001660:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001666:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800166c:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <MX_SPI2_Init+0x74>)
 800166e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001672:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001674:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001676:	2210      	movs	r2, #16
 8001678:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_SPI2_Init+0x74>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001688:	2200      	movs	r2, #0
 800168a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800168c:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <MX_SPI2_Init+0x74>)
 800168e:	2207      	movs	r2, #7
 8001690:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <MX_SPI2_Init+0x74>)
 8001694:	2200      	movs	r2, #0
 8001696:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <MX_SPI2_Init+0x74>)
 800169a:	2208      	movs	r2, #8
 800169c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <MX_SPI2_Init+0x74>)
 80016a0:	f002 fa56 	bl	8003b50 <HAL_SPI_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80016aa:	f7ff ffc2 	bl	8001632 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000094 	.word	0x20000094
 80016b8:	40003800 	.word	0x40003800

080016bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	@ 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a25      	ldr	r2, [pc, #148]	@ (8001770 <HAL_SPI_MspInit+0xb4>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d144      	bne.n	8001768 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016de:	4b25      	ldr	r3, [pc, #148]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 80016e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e2:	4a24      	ldr	r2, [pc, #144]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 80016e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ea:	4b22      	ldr	r3, [pc, #136]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 80016ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001702:	4b1c      	ldr	r3, [pc, #112]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001712:	4a18      	ldr	r2, [pc, #96]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171a:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <HAL_SPI_MspInit+0xb8>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001726:	230c      	movs	r3, #12
 8001728:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172a:	2302      	movs	r3, #2
 800172c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001732:	2303      	movs	r3, #3
 8001734:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001736:	2305      	movs	r3, #5
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	4619      	mov	r1, r3
 8001740:	480d      	ldr	r0, [pc, #52]	@ (8001778 <HAL_SPI_MspInit+0xbc>)
 8001742:	f000 fd23 	bl	800218c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800174a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174c:	2302      	movs	r3, #2
 800174e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001754:	2303      	movs	r3, #3
 8001756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001758:	2305      	movs	r3, #5
 800175a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	4619      	mov	r1, r3
 8001762:	4806      	ldr	r0, [pc, #24]	@ (800177c <HAL_SPI_MspInit+0xc0>)
 8001764:	f000 fd12 	bl	800218c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001768:	bf00      	nop
 800176a:	3728      	adds	r7, #40	@ 0x28
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40003800 	.word	0x40003800
 8001774:	40021000 	.word	0x40021000
 8001778:	48000800 	.word	0x48000800
 800177c:	48000400 	.word	0x48000400

08001780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001786:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <HAL_MspInit+0x44>)
 8001788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178a:	4a0e      	ldr	r2, [pc, #56]	@ (80017c4 <HAL_MspInit+0x44>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6613      	str	r3, [r2, #96]	@ 0x60
 8001792:	4b0c      	ldr	r3, [pc, #48]	@ (80017c4 <HAL_MspInit+0x44>)
 8001794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <HAL_MspInit+0x44>)
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <HAL_MspInit+0x44>)
 80017a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_MspInit+0x44>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <NMI_Handler+0x4>

080017d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <HardFault_Handler+0x4>

080017d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <MemManage_Handler+0x4>

080017e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <BusFault_Handler+0x4>

080017e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <UsageFault_Handler+0x4>

080017f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800181e:	f000 fae1 	bl	8001de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800182c:	4802      	ldr	r0, [pc, #8]	@ (8001838 <USART2_IRQHandler+0x10>)
 800182e:	f004 f92d 	bl	8005a8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000148 	.word	0x20000148

0800183c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	e00a      	b.n	8001864 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800184e:	f3af 8000 	nop.w
 8001852:	4601      	mov	r1, r0
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	1c5a      	adds	r2, r3, #1
 8001858:	60ba      	str	r2, [r7, #8]
 800185a:	b2ca      	uxtb	r2, r1
 800185c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	3301      	adds	r3, #1
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	429a      	cmp	r2, r3
 800186a:	dbf0      	blt.n	800184e <_read+0x12>
  }

  return len;
 800186c:	687b      	ldr	r3, [r7, #4]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b086      	sub	sp, #24
 800187a:	af00      	add	r7, sp, #0
 800187c:	60f8      	str	r0, [r7, #12]
 800187e:	60b9      	str	r1, [r7, #8]
 8001880:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	e009      	b.n	800189c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	1c5a      	adds	r2, r3, #1
 800188c:	60ba      	str	r2, [r7, #8]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fd93 	bl	80013bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	3301      	adds	r3, #1
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	dbf1      	blt.n	8001888 <_write+0x12>
  }
  return len;
 80018a4:	687b      	ldr	r3, [r7, #4]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <_close>:

int _close(int file)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018d6:	605a      	str	r2, [r3, #4]
  return 0;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <_isatty>:

int _isatty(int file)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018ee:	2301      	movs	r3, #1
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
	...

08001918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001920:	4a14      	ldr	r2, [pc, #80]	@ (8001974 <_sbrk+0x5c>)
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <_sbrk+0x60>)
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800192c:	4b13      	ldr	r3, [pc, #76]	@ (800197c <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001934:	4b11      	ldr	r3, [pc, #68]	@ (800197c <_sbrk+0x64>)
 8001936:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <_sbrk+0x68>)
 8001938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <_sbrk+0x64>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	429a      	cmp	r2, r3
 8001946:	d207      	bcs.n	8001958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001948:	f005 fccc 	bl	80072e4 <__errno>
 800194c:	4603      	mov	r3, r0
 800194e:	220c      	movs	r2, #12
 8001950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001952:	f04f 33ff 	mov.w	r3, #4294967295
 8001956:	e009      	b.n	800196c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800195e:	4b07      	ldr	r3, [pc, #28]	@ (800197c <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	4a05      	ldr	r2, [pc, #20]	@ (800197c <_sbrk+0x64>)
 8001968:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20018000 	.word	0x20018000
 8001978:	00000400 	.word	0x00000400
 800197c:	200000f8 	.word	0x200000f8
 8001980:	20000320 	.word	0x20000320

08001984 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <SystemInit+0x20>)
 800198a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800198e:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <SystemInit+0x20>)
 8001990:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001994:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b09a      	sub	sp, #104	@ 0x68
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019bc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
 80019d8:	615a      	str	r2, [r3, #20]
 80019da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	222c      	movs	r2, #44	@ 0x2c
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f005 fc2f 	bl	8007246 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019e8:	4b43      	ldr	r3, [pc, #268]	@ (8001af8 <MX_TIM1_Init+0x150>)
 80019ea:	4a44      	ldr	r2, [pc, #272]	@ (8001afc <MX_TIM1_Init+0x154>)
 80019ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80019ee:	4b42      	ldr	r3, [pc, #264]	@ (8001af8 <MX_TIM1_Init+0x150>)
 80019f0:	224f      	movs	r2, #79	@ 0x4f
 80019f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f4:	4b40      	ldr	r3, [pc, #256]	@ (8001af8 <MX_TIM1_Init+0x150>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80019fa:	4b3f      	ldr	r3, [pc, #252]	@ (8001af8 <MX_TIM1_Init+0x150>)
 80019fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a00:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a02:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a08:	4b3b      	ldr	r3, [pc, #236]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a14:	4838      	ldr	r0, [pc, #224]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a16:	f002 fe37 	bl	8004688 <HAL_TIM_Base_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001a20:	f7ff fe07 	bl	8001632 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a28:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a2a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4831      	ldr	r0, [pc, #196]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a32:	f003 f8fb 	bl	8004c2c <HAL_TIM_ConfigClockSource>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001a3c:	f7ff fdf9 	bl	8001632 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a40:	482d      	ldr	r0, [pc, #180]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a42:	f002 fe78 	bl	8004736 <HAL_TIM_PWM_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001a4c:	f7ff fdf1 	bl	8001632 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a50:	2300      	movs	r3, #0
 8001a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a54:	2300      	movs	r3, #0
 8001a56:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a5c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001a60:	4619      	mov	r1, r3
 8001a62:	4825      	ldr	r0, [pc, #148]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a64:	f003 fde8 	bl	8005638 <HAL_TIMEx_MasterConfigSynchronization>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001a6e:	f7ff fde0 	bl	8001632 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a72:	2360      	movs	r3, #96	@ 0x60
 8001a74:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a8e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a92:	2200      	movs	r2, #0
 8001a94:	4619      	mov	r1, r3
 8001a96:	4818      	ldr	r0, [pc, #96]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001a98:	f002 ffb4 	bl	8004a04 <HAL_TIM_PWM_ConfigChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001aa2:	f7ff fdc6 	bl	8001632 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001aba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001abe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ac8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ad6:	1d3b      	adds	r3, r7, #4
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4807      	ldr	r0, [pc, #28]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001adc:	f003 fe34 	bl	8005748 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001ae6:	f7ff fda4 	bl	8001632 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001aea:	4803      	ldr	r0, [pc, #12]	@ (8001af8 <MX_TIM1_Init+0x150>)
 8001aec:	f000 f828 	bl	8001b40 <HAL_TIM_MspPostInit>

}
 8001af0:	bf00      	nop
 8001af2:	3768      	adds	r7, #104	@ 0x68
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200000fc 	.word	0x200000fc
 8001afc:	40012c00 	.word	0x40012c00

08001b00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b38 <HAL_TIM_Base_MspInit+0x38>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d10b      	bne.n	8001b2a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b12:	4b0a      	ldr	r3, [pc, #40]	@ (8001b3c <HAL_TIM_Base_MspInit+0x3c>)
 8001b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b16:	4a09      	ldr	r2, [pc, #36]	@ (8001b3c <HAL_TIM_Base_MspInit+0x3c>)
 8001b18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b1e:	4b07      	ldr	r3, [pc, #28]	@ (8001b3c <HAL_TIM_Base_MspInit+0x3c>)
 8001b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40012c00 	.word	0x40012c00
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a12      	ldr	r2, [pc, #72]	@ (8001ba8 <HAL_TIM_MspPostInit+0x68>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d11d      	bne.n	8001b9e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	4b12      	ldr	r3, [pc, #72]	@ (8001bac <HAL_TIM_MspPostInit+0x6c>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b66:	4a11      	ldr	r2, [pc, #68]	@ (8001bac <HAL_TIM_MspPostInit+0x6c>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bac <HAL_TIM_MspPostInit+0x6c>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = pwm_heater_Pin;
 8001b7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b7e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(pwm_heater_GPIO_Port, &GPIO_InitStruct);
 8001b90:	f107 030c 	add.w	r3, r7, #12
 8001b94:	4619      	mov	r1, r3
 8001b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b9a:	f000 faf7 	bl	800218c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b9e:	bf00      	nop
 8001ba0:	3720      	adds	r7, #32
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40012c00 	.word	0x40012c00
 8001bac:	40021000 	.word	0x40021000

08001bb0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bb4:	4b14      	ldr	r3, [pc, #80]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bb6:	4a15      	ldr	r2, [pc, #84]	@ (8001c0c <MX_USART2_UART_Init+0x5c>)
 8001bb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bba:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc2:	4b11      	ldr	r3, [pc, #68]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bce:	4b0e      	ldr	r3, [pc, #56]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001be6:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bec:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bf2:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bf4:	f003 fe26 	bl	8005844 <HAL_UART_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001bfe:	f7ff fd18 	bl	8001632 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000148 	.word	0x20000148
 8001c0c:	40004400 	.word	0x40004400

08001c10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b0ac      	sub	sp, #176	@ 0xb0
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	2288      	movs	r2, #136	@ 0x88
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f005 fb08 	bl	8007246 <memset>
  if(uartHandle->Instance==USART2)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a25      	ldr	r2, [pc, #148]	@ (8001cd0 <HAL_UART_MspInit+0xc0>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d143      	bne.n	8001cc8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c40:	2302      	movs	r3, #2
 8001c42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c44:	2300      	movs	r3, #0
 8001c46:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f001 fac3 	bl	80031d8 <HAL_RCCEx_PeriphCLKConfig>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c58:	f7ff fceb 	bl	8001632 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd4 <HAL_UART_MspInit+0xc4>)
 8001c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c60:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd4 <HAL_UART_MspInit+0xc4>)
 8001c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c68:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd4 <HAL_UART_MspInit+0xc4>)
 8001c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c74:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <HAL_UART_MspInit+0xc4>)
 8001c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c78:	4a16      	ldr	r2, [pc, #88]	@ (8001cd4 <HAL_UART_MspInit+0xc4>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c80:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <HAL_UART_MspInit+0xc4>)
 8001c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c8c:	230c      	movs	r3, #12
 8001c8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ca4:	2307      	movs	r3, #7
 8001ca6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001caa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cb4:	f000 fa6a 	bl	800218c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 14, 0);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	210e      	movs	r1, #14
 8001cbc:	2026      	movs	r0, #38	@ 0x26
 8001cbe:	f000 f9b0 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cc2:	2026      	movs	r0, #38	@ 0x26
 8001cc4:	f000 f9c9 	bl	800205a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cc8:	bf00      	nop
 8001cca:	37b0      	adds	r7, #176	@ 0xb0
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40004400 	.word	0x40004400
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cdc:	f7ff fe52 	bl	8001984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce0:	480c      	ldr	r0, [pc, #48]	@ (8001d14 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ce2:	490d      	ldr	r1, [pc, #52]	@ (8001d18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8001d1c <LoopForever+0xe>)
  movs r3, #0
 8001ce6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce8:	e002      	b.n	8001cf0 <LoopCopyDataInit>

08001cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cee:	3304      	adds	r3, #4

08001cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf4:	d3f9      	bcc.n	8001cea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cf8:	4c0a      	ldr	r4, [pc, #40]	@ (8001d24 <LoopForever+0x16>)
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cfc:	e001      	b.n	8001d02 <LoopFillZerobss>

08001cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d00:	3204      	adds	r2, #4

08001d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d04:	d3fb      	bcc.n	8001cfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d06:	f005 faf3 	bl	80072f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d0a:	f7ff fbc5 	bl	8001498 <main>

08001d0e <LoopForever>:

LoopForever:
    b LoopForever
 8001d0e:	e7fe      	b.n	8001d0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d18:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001d1c:	08007f38 	.word	0x08007f38
  ldr r2, =_sbss
 8001d20:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001d24:	20000320 	.word	0x20000320

08001d28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d28:	e7fe      	b.n	8001d28 <ADC1_2_IRQHandler>
	...

08001d2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d36:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <HAL_Init+0x3c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d68 <HAL_Init+0x3c>)
 8001d3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d42:	2003      	movs	r0, #3
 8001d44:	f000 f962 	bl	800200c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f000 f80f 	bl	8001d6c <HAL_InitTick>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d002      	beq.n	8001d5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	71fb      	strb	r3, [r7, #7]
 8001d58:	e001      	b.n	8001d5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d5a:	f7ff fd11 	bl	8001780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40022000 	.word	0x40022000

08001d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d78:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <HAL_InitTick+0x6c>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d023      	beq.n	8001dc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d80:	4b16      	ldr	r3, [pc, #88]	@ (8001ddc <HAL_InitTick+0x70>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <HAL_InitTick+0x6c>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d96:	4618      	mov	r0, r3
 8001d98:	f000 f96d 	bl	8002076 <HAL_SYSTICK_Config>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10f      	bne.n	8001dc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b0f      	cmp	r3, #15
 8001da6:	d809      	bhi.n	8001dbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da8:	2200      	movs	r2, #0
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	f04f 30ff 	mov.w	r0, #4294967295
 8001db0:	f000 f937 	bl	8002022 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001db4:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <HAL_InitTick+0x74>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	e007      	b.n	8001dcc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
 8001dc0:	e004      	b.n	8001dcc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	73fb      	strb	r3, [r7, #15]
 8001dc6:	e001      	b.n	8001dcc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000008 	.word	0x20000008
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	20000004 	.word	0x20000004

08001de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <HAL_IncTick+0x20>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_IncTick+0x24>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <HAL_IncTick+0x24>)
 8001df6:	6013      	str	r3, [r2, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000008 	.word	0x20000008
 8001e08:	200001d0 	.word	0x200001d0

08001e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b03      	ldr	r3, [pc, #12]	@ (8001e20 <HAL_GetTick+0x14>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	200001d0 	.word	0x200001d0

08001e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e2c:	f7ff ffee 	bl	8001e0c <HAL_GetTick>
 8001e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3c:	d005      	beq.n	8001e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <HAL_Delay+0x44>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e4a:	bf00      	nop
 8001e4c:	f7ff ffde 	bl	8001e0c <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d8f7      	bhi.n	8001e4c <HAL_Delay+0x28>
  {
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000008 	.word	0x20000008

08001e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e9e:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	60d3      	str	r3, [r2, #12]
}
 8001ea4:	bf00      	nop
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <__NVIC_GetPriorityGrouping+0x18>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	f003 0307 	and.w	r3, r3, #7
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	db0b      	blt.n	8001efa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	f003 021f 	and.w	r2, r3, #31
 8001ee8:	4907      	ldr	r1, [pc, #28]	@ (8001f08 <__NVIC_EnableIRQ+0x38>)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	095b      	lsrs	r3, r3, #5
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000e100 	.word	0xe000e100

08001f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	6039      	str	r1, [r7, #0]
 8001f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	db0a      	blt.n	8001f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	490c      	ldr	r1, [pc, #48]	@ (8001f58 <__NVIC_SetPriority+0x4c>)
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	0112      	lsls	r2, r2, #4
 8001f2c:	b2d2      	uxtb	r2, r2
 8001f2e:	440b      	add	r3, r1
 8001f30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f34:	e00a      	b.n	8001f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	4908      	ldr	r1, [pc, #32]	@ (8001f5c <__NVIC_SetPriority+0x50>)
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	f003 030f 	and.w	r3, r3, #15
 8001f42:	3b04      	subs	r3, #4
 8001f44:	0112      	lsls	r2, r2, #4
 8001f46:	b2d2      	uxtb	r2, r2
 8001f48:	440b      	add	r3, r1
 8001f4a:	761a      	strb	r2, [r3, #24]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	e000e100 	.word	0xe000e100
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b089      	sub	sp, #36	@ 0x24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f1c3 0307 	rsb	r3, r3, #7
 8001f7a:	2b04      	cmp	r3, #4
 8001f7c:	bf28      	it	cs
 8001f7e:	2304      	movcs	r3, #4
 8001f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	3304      	adds	r3, #4
 8001f86:	2b06      	cmp	r3, #6
 8001f88:	d902      	bls.n	8001f90 <NVIC_EncodePriority+0x30>
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	3b03      	subs	r3, #3
 8001f8e:	e000      	b.n	8001f92 <NVIC_EncodePriority+0x32>
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f94:	f04f 32ff 	mov.w	r2, #4294967295
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43da      	mvns	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	401a      	ands	r2, r3
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb2:	43d9      	mvns	r1, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb8:	4313      	orrs	r3, r2
         );
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3724      	adds	r7, #36	@ 0x24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
	...

08001fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fd8:	d301      	bcc.n	8001fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00f      	b.n	8001ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fde:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <SysTick_Config+0x40>)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe6:	210f      	movs	r1, #15
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f7ff ff8e 	bl	8001f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ff0:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <SysTick_Config+0x40>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff6:	4b04      	ldr	r3, [pc, #16]	@ (8002008 <SysTick_Config+0x40>)
 8001ff8:	2207      	movs	r2, #7
 8001ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	e000e010 	.word	0xe000e010

0800200c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff29 	bl	8001e6c <__NVIC_SetPriorityGrouping>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002034:	f7ff ff3e 	bl	8001eb4 <__NVIC_GetPriorityGrouping>
 8002038:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68b9      	ldr	r1, [r7, #8]
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	f7ff ff8e 	bl	8001f60 <NVIC_EncodePriority>
 8002044:	4602      	mov	r2, r0
 8002046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff5d 	bl	8001f0c <__NVIC_SetPriority>
}
 8002052:	bf00      	nop
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	4603      	mov	r3, r0
 8002062:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff31 	bl	8001ed0 <__NVIC_EnableIRQ>
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff ffa2 	bl	8001fc8 <SysTick_Config>
 8002084:	4603      	mov	r3, r0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d008      	beq.n	80020b8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2204      	movs	r2, #4
 80020aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e022      	b.n	80020fe <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 020e 	bic.w	r2, r2, #14
 80020c6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020dc:	f003 021c 	and.w	r2, r3, #28
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e4:	2101      	movs	r1, #1
 80020e6:	fa01 f202 	lsl.w	r2, r1, r2
 80020ea:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d005      	beq.n	800212e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2204      	movs	r2, #4
 8002126:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	e029      	b.n	8002182 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 020e 	bic.w	r2, r2, #14
 800213c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 0201 	bic.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f003 021c 	and.w	r2, r3, #28
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215a:	2101      	movs	r1, #1
 800215c:	fa01 f202 	lsl.w	r2, r1, r2
 8002160:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	4798      	blx	r3
    }
  }
  return status;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800218c:	b480      	push	{r7}
 800218e:	b087      	sub	sp, #28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219a:	e17f      	b.n	800249c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2101      	movs	r1, #1
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	4013      	ands	r3, r2
 80021aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 8171 	beq.w	8002496 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d005      	beq.n	80021cc <HAL_GPIO_Init+0x40>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0303 	and.w	r3, r3, #3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d130      	bne.n	800222e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	2203      	movs	r2, #3
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	4013      	ands	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002202:	2201      	movs	r2, #1
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4013      	ands	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	091b      	lsrs	r3, r3, #4
 8002218:	f003 0201 	and.w	r2, r3, #1
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b03      	cmp	r3, #3
 8002238:	d118      	bne.n	800226c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002240:	2201      	movs	r2, #1
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	08db      	lsrs	r3, r3, #3
 8002256:	f003 0201 	and.w	r2, r3, #1
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b03      	cmp	r3, #3
 8002276:	d017      	beq.n	80022a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	2203      	movs	r2, #3
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4313      	orrs	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d123      	bne.n	80022fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	220f      	movs	r2, #15
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	08da      	lsrs	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3208      	adds	r2, #8
 80022f6:	6939      	ldr	r1, [r7, #16]
 80022f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2203      	movs	r2, #3
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 0203 	and.w	r2, r3, #3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 80ac 	beq.w	8002496 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800233e:	4b5f      	ldr	r3, [pc, #380]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002342:	4a5e      	ldr	r2, [pc, #376]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6613      	str	r3, [r2, #96]	@ 0x60
 800234a:	4b5c      	ldr	r3, [pc, #368]	@ (80024bc <HAL_GPIO_Init+0x330>)
 800234c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
 8002354:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002356:	4a5a      	ldr	r2, [pc, #360]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	089b      	lsrs	r3, r3, #2
 800235c:	3302      	adds	r3, #2
 800235e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002362:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	220f      	movs	r2, #15
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43db      	mvns	r3, r3
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	4013      	ands	r3, r2
 8002378:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002380:	d025      	beq.n	80023ce <HAL_GPIO_Init+0x242>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4f      	ldr	r2, [pc, #316]	@ (80024c4 <HAL_GPIO_Init+0x338>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d01f      	beq.n	80023ca <HAL_GPIO_Init+0x23e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4e      	ldr	r2, [pc, #312]	@ (80024c8 <HAL_GPIO_Init+0x33c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d019      	beq.n	80023c6 <HAL_GPIO_Init+0x23a>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a4d      	ldr	r2, [pc, #308]	@ (80024cc <HAL_GPIO_Init+0x340>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d013      	beq.n	80023c2 <HAL_GPIO_Init+0x236>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a4c      	ldr	r2, [pc, #304]	@ (80024d0 <HAL_GPIO_Init+0x344>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d00d      	beq.n	80023be <HAL_GPIO_Init+0x232>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a4b      	ldr	r2, [pc, #300]	@ (80024d4 <HAL_GPIO_Init+0x348>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d007      	beq.n	80023ba <HAL_GPIO_Init+0x22e>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a4a      	ldr	r2, [pc, #296]	@ (80024d8 <HAL_GPIO_Init+0x34c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d101      	bne.n	80023b6 <HAL_GPIO_Init+0x22a>
 80023b2:	2306      	movs	r3, #6
 80023b4:	e00c      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023b6:	2307      	movs	r3, #7
 80023b8:	e00a      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023ba:	2305      	movs	r3, #5
 80023bc:	e008      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023be:	2304      	movs	r3, #4
 80023c0:	e006      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023c2:	2303      	movs	r3, #3
 80023c4:	e004      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e002      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023ce:	2300      	movs	r3, #0
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	f002 0203 	and.w	r2, r2, #3
 80023d6:	0092      	lsls	r2, r2, #2
 80023d8:	4093      	lsls	r3, r2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023e0:	4937      	ldr	r1, [pc, #220]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ee:	4b3b      	ldr	r3, [pc, #236]	@ (80024dc <HAL_GPIO_Init+0x350>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4313      	orrs	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002412:	4a32      	ldr	r2, [pc, #200]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002418:	4b30      	ldr	r3, [pc, #192]	@ (80024dc <HAL_GPIO_Init+0x350>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	43db      	mvns	r3, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4013      	ands	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800243c:	4a27      	ldr	r2, [pc, #156]	@ (80024dc <HAL_GPIO_Init+0x350>)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002442:	4b26      	ldr	r3, [pc, #152]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002466:	4a1d      	ldr	r2, [pc, #116]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800246c:	4b1b      	ldr	r3, [pc, #108]	@ (80024dc <HAL_GPIO_Init+0x350>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002490:	4a12      	ldr	r2, [pc, #72]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	3301      	adds	r3, #1
 800249a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	fa22 f303 	lsr.w	r3, r2, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f47f ae78 	bne.w	800219c <HAL_GPIO_Init+0x10>
  }
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	371c      	adds	r7, #28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40010000 	.word	0x40010000
 80024c4:	48000400 	.word	0x48000400
 80024c8:	48000800 	.word	0x48000800
 80024cc:	48000c00 	.word	0x48000c00
 80024d0:	48001000 	.word	0x48001000
 80024d4:	48001400 	.word	0x48001400
 80024d8:	48001800 	.word	0x48001800
 80024dc:	40010400 	.word	0x40010400

080024e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	807b      	strh	r3, [r7, #2]
 80024ec:	4613      	mov	r3, r2
 80024ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f0:	787b      	ldrb	r3, [r7, #1]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024f6:	887a      	ldrh	r2, [r7, #2]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024fc:	e002      	b.n	8002504 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024fe:	887a      	ldrh	r2, [r7, #2]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002514:	4b04      	ldr	r3, [pc, #16]	@ (8002528 <HAL_PWREx_GetVoltageRange+0x18>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	40007000 	.word	0x40007000

0800252c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800253a:	d130      	bne.n	800259e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800253c:	4b23      	ldr	r3, [pc, #140]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002548:	d038      	beq.n	80025bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800254a:	4b20      	ldr	r3, [pc, #128]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002552:	4a1e      	ldr	r2, [pc, #120]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002554:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002558:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800255a:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2232      	movs	r2, #50	@ 0x32
 8002560:	fb02 f303 	mul.w	r3, r2, r3
 8002564:	4a1b      	ldr	r2, [pc, #108]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002566:	fba2 2303 	umull	r2, r3, r2, r3
 800256a:	0c9b      	lsrs	r3, r3, #18
 800256c:	3301      	adds	r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002570:	e002      	b.n	8002578 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	3b01      	subs	r3, #1
 8002576:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002578:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002584:	d102      	bne.n	800258c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1f2      	bne.n	8002572 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800258c:	4b0f      	ldr	r3, [pc, #60]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800258e:	695b      	ldr	r3, [r3, #20]
 8002590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002598:	d110      	bne.n	80025bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e00f      	b.n	80025be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800259e:	4b0b      	ldr	r3, [pc, #44]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025aa:	d007      	beq.n	80025bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025ac:	4b07      	ldr	r3, [pc, #28]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025b4:	4a05      	ldr	r2, [pc, #20]	@ (80025cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	40007000 	.word	0x40007000
 80025d0:	20000000 	.word	0x20000000
 80025d4:	431bde83 	.word	0x431bde83

080025d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b088      	sub	sp, #32
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e3ca      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ea:	4b97      	ldr	r3, [pc, #604]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025f4:	4b94      	ldr	r3, [pc, #592]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0310 	and.w	r3, r3, #16
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 80e4 	beq.w	80027d4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d007      	beq.n	8002622 <HAL_RCC_OscConfig+0x4a>
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	2b0c      	cmp	r3, #12
 8002616:	f040 808b 	bne.w	8002730 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2b01      	cmp	r3, #1
 800261e:	f040 8087 	bne.w	8002730 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002622:	4b89      	ldr	r3, [pc, #548]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d005      	beq.n	800263a <HAL_RCC_OscConfig+0x62>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e3a2      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a1a      	ldr	r2, [r3, #32]
 800263e:	4b82      	ldr	r3, [pc, #520]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d004      	beq.n	8002654 <HAL_RCC_OscConfig+0x7c>
 800264a:	4b7f      	ldr	r3, [pc, #508]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002652:	e005      	b.n	8002660 <HAL_RCC_OscConfig+0x88>
 8002654:	4b7c      	ldr	r3, [pc, #496]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002656:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800265a:	091b      	lsrs	r3, r3, #4
 800265c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002660:	4293      	cmp	r3, r2
 8002662:	d223      	bcs.n	80026ac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	4618      	mov	r0, r3
 800266a:	f000 fd55 	bl	8003118 <RCC_SetFlashLatencyFromMSIRange>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e383      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002678:	4b73      	ldr	r3, [pc, #460]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a72      	ldr	r2, [pc, #456]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800267e:	f043 0308 	orr.w	r3, r3, #8
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	4b70      	ldr	r3, [pc, #448]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	496d      	ldr	r1, [pc, #436]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002692:	4313      	orrs	r3, r2
 8002694:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002696:	4b6c      	ldr	r3, [pc, #432]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	4968      	ldr	r1, [pc, #416]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	604b      	str	r3, [r1, #4]
 80026aa:	e025      	b.n	80026f8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026ac:	4b66      	ldr	r3, [pc, #408]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a65      	ldr	r2, [pc, #404]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026b2:	f043 0308 	orr.w	r3, r3, #8
 80026b6:	6013      	str	r3, [r2, #0]
 80026b8:	4b63      	ldr	r3, [pc, #396]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	4960      	ldr	r1, [pc, #384]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	495b      	ldr	r1, [pc, #364]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d109      	bne.n	80026f8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f000 fd15 	bl	8003118 <RCC_SetFlashLatencyFromMSIRange>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e343      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026f8:	f000 fc4a 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 80026fc:	4602      	mov	r2, r0
 80026fe:	4b52      	ldr	r3, [pc, #328]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	091b      	lsrs	r3, r3, #4
 8002704:	f003 030f 	and.w	r3, r3, #15
 8002708:	4950      	ldr	r1, [pc, #320]	@ (800284c <HAL_RCC_OscConfig+0x274>)
 800270a:	5ccb      	ldrb	r3, [r1, r3]
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	fa22 f303 	lsr.w	r3, r2, r3
 8002714:	4a4e      	ldr	r2, [pc, #312]	@ (8002850 <HAL_RCC_OscConfig+0x278>)
 8002716:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002718:	4b4e      	ldr	r3, [pc, #312]	@ (8002854 <HAL_RCC_OscConfig+0x27c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fb25 	bl	8001d6c <HAL_InitTick>
 8002722:	4603      	mov	r3, r0
 8002724:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d052      	beq.n	80027d2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
 800272e:	e327      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d032      	beq.n	800279e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002738:	4b43      	ldr	r3, [pc, #268]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a42      	ldr	r2, [pc, #264]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002744:	f7ff fb62 	bl	8001e0c <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800274c:	f7ff fb5e 	bl	8001e0c <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e310      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800275e:	4b3a      	ldr	r3, [pc, #232]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800276a:	4b37      	ldr	r3, [pc, #220]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a36      	ldr	r2, [pc, #216]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002770:	f043 0308 	orr.w	r3, r3, #8
 8002774:	6013      	str	r3, [r2, #0]
 8002776:	4b34      	ldr	r3, [pc, #208]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	4931      	ldr	r1, [pc, #196]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002784:	4313      	orrs	r3, r2
 8002786:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002788:	4b2f      	ldr	r3, [pc, #188]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	021b      	lsls	r3, r3, #8
 8002796:	492c      	ldr	r1, [pc, #176]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002798:	4313      	orrs	r3, r2
 800279a:	604b      	str	r3, [r1, #4]
 800279c:	e01a      	b.n	80027d4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800279e:	4b2a      	ldr	r3, [pc, #168]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a29      	ldr	r2, [pc, #164]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027aa:	f7ff fb2f 	bl	8001e0c <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027b2:	f7ff fb2b 	bl	8001e0c <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e2dd      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027c4:	4b20      	ldr	r3, [pc, #128]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f0      	bne.n	80027b2 <HAL_RCC_OscConfig+0x1da>
 80027d0:	e000      	b.n	80027d4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027d2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d074      	beq.n	80028ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d005      	beq.n	80027f2 <HAL_RCC_OscConfig+0x21a>
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	2b0c      	cmp	r3, #12
 80027ea:	d10e      	bne.n	800280a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d10b      	bne.n	800280a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f2:	4b15      	ldr	r3, [pc, #84]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d064      	beq.n	80028c8 <HAL_RCC_OscConfig+0x2f0>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d160      	bne.n	80028c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e2ba      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002812:	d106      	bne.n	8002822 <HAL_RCC_OscConfig+0x24a>
 8002814:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0b      	ldr	r2, [pc, #44]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800281a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	e026      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800282a:	d115      	bne.n	8002858 <HAL_RCC_OscConfig+0x280>
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a05      	ldr	r2, [pc, #20]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 8002832:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002836:	6013      	str	r3, [r2, #0]
 8002838:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a02      	ldr	r2, [pc, #8]	@ (8002848 <HAL_RCC_OscConfig+0x270>)
 800283e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002842:	6013      	str	r3, [r2, #0]
 8002844:	e014      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
 8002846:	bf00      	nop
 8002848:	40021000 	.word	0x40021000
 800284c:	08007eac 	.word	0x08007eac
 8002850:	20000000 	.word	0x20000000
 8002854:	20000004 	.word	0x20000004
 8002858:	4ba0      	ldr	r3, [pc, #640]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a9f      	ldr	r2, [pc, #636]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 800285e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	4b9d      	ldr	r3, [pc, #628]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a9c      	ldr	r2, [pc, #624]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 800286a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800286e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d013      	beq.n	80028a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002878:	f7ff fac8 	bl	8001e0c <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002880:	f7ff fac4 	bl	8001e0c <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	@ 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e276      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002892:	4b92      	ldr	r3, [pc, #584]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCC_OscConfig+0x2a8>
 800289e:	e014      	b.n	80028ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a0:	f7ff fab4 	bl	8001e0c <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a8:	f7ff fab0 	bl	8001e0c <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	@ 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e262      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ba:	4b88      	ldr	r3, [pc, #544]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x2d0>
 80028c6:	e000      	b.n	80028ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d060      	beq.n	8002998 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	2b04      	cmp	r3, #4
 80028da:	d005      	beq.n	80028e8 <HAL_RCC_OscConfig+0x310>
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2b0c      	cmp	r3, #12
 80028e0:	d119      	bne.n	8002916 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d116      	bne.n	8002916 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028e8:	4b7c      	ldr	r3, [pc, #496]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d005      	beq.n	8002900 <HAL_RCC_OscConfig+0x328>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e23f      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002900:	4b76      	ldr	r3, [pc, #472]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	061b      	lsls	r3, r3, #24
 800290e:	4973      	ldr	r1, [pc, #460]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002910:	4313      	orrs	r3, r2
 8002912:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002914:	e040      	b.n	8002998 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d023      	beq.n	8002966 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800291e:	4b6f      	ldr	r3, [pc, #444]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002924:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002928:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292a:	f7ff fa6f 	bl	8001e0c <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002930:	e008      	b.n	8002944 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002932:	f7ff fa6b 	bl	8001e0c <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e21d      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002944:	4b65      	ldr	r3, [pc, #404]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0f0      	beq.n	8002932 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002950:	4b62      	ldr	r3, [pc, #392]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	061b      	lsls	r3, r3, #24
 800295e:	495f      	ldr	r1, [pc, #380]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]
 8002964:	e018      	b.n	8002998 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002966:	4b5d      	ldr	r3, [pc, #372]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a5c      	ldr	r2, [pc, #368]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 800296c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002972:	f7ff fa4b 	bl	8001e0c <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800297a:	f7ff fa47 	bl	8001e0c <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e1f9      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800298c:	4b53      	ldr	r3, [pc, #332]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f0      	bne.n	800297a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d03c      	beq.n	8002a1e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d01c      	beq.n	80029e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ac:	4b4b      	ldr	r3, [pc, #300]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80029ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029b2:	4a4a      	ldr	r2, [pc, #296]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029bc:	f7ff fa26 	bl	8001e0c <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c4:	f7ff fa22 	bl	8001e0c <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e1d4      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029d6:	4b41      	ldr	r3, [pc, #260]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80029d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0ef      	beq.n	80029c4 <HAL_RCC_OscConfig+0x3ec>
 80029e4:	e01b      	b.n	8002a1e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029e6:	4b3d      	ldr	r3, [pc, #244]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80029e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ec:	4a3b      	ldr	r2, [pc, #236]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 80029ee:	f023 0301 	bic.w	r3, r3, #1
 80029f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f6:	f7ff fa09 	bl	8001e0c <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fe:	f7ff fa05 	bl	8001e0c <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e1b7      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a10:	4b32      	ldr	r3, [pc, #200]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1ef      	bne.n	80029fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 80a6 	beq.w	8002b78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a30:	4b2a      	ldr	r3, [pc, #168]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10d      	bne.n	8002a58 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a3c:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a40:	4a26      	ldr	r2, [pc, #152]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a48:	4b24      	ldr	r3, [pc, #144]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a54:	2301      	movs	r3, #1
 8002a56:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a58:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <HAL_RCC_OscConfig+0x508>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d118      	bne.n	8002a96 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae0 <HAL_RCC_OscConfig+0x508>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae0 <HAL_RCC_OscConfig+0x508>)
 8002a6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a70:	f7ff f9cc 	bl	8001e0c <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a78:	f7ff f9c8 	bl	8001e0c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e17a      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ae0 <HAL_RCC_OscConfig+0x508>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d108      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4d8>
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002aa6:	f043 0301 	orr.w	r3, r3, #1
 8002aaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002aae:	e029      	b.n	8002b04 <HAL_RCC_OscConfig+0x52c>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b05      	cmp	r3, #5
 8002ab6:	d115      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x50c>
 8002ab8:	4b08      	ldr	r3, [pc, #32]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abe:	4a07      	ldr	r2, [pc, #28]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002ac0:	f043 0304 	orr.w	r3, r3, #4
 8002ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ac8:	4b04      	ldr	r3, [pc, #16]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ace:	4a03      	ldr	r2, [pc, #12]	@ (8002adc <HAL_RCC_OscConfig+0x504>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ad8:	e014      	b.n	8002b04 <HAL_RCC_OscConfig+0x52c>
 8002ada:	bf00      	nop
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40007000 	.word	0x40007000
 8002ae4:	4b9c      	ldr	r3, [pc, #624]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aea:	4a9b      	ldr	r2, [pc, #620]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002aec:	f023 0301 	bic.w	r3, r3, #1
 8002af0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002af4:	4b98      	ldr	r3, [pc, #608]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afa:	4a97      	ldr	r2, [pc, #604]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002afc:	f023 0304 	bic.w	r3, r3, #4
 8002b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d016      	beq.n	8002b3a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0c:	f7ff f97e 	bl	8001e0c <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b12:	e00a      	b.n	8002b2a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b14:	f7ff f97a 	bl	8001e0c <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e12a      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2a:	4b8b      	ldr	r3, [pc, #556]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0ed      	beq.n	8002b14 <HAL_RCC_OscConfig+0x53c>
 8002b38:	e015      	b.n	8002b66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3a:	f7ff f967 	bl	8001e0c <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b40:	e00a      	b.n	8002b58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b42:	f7ff f963 	bl	8001e0c <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e113      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b58:	4b7f      	ldr	r3, [pc, #508]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1ed      	bne.n	8002b42 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b66:	7ffb      	ldrb	r3, [r7, #31]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d105      	bne.n	8002b78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b6c:	4b7a      	ldr	r3, [pc, #488]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b70:	4a79      	ldr	r2, [pc, #484]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002b72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b76:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 80fe 	beq.w	8002d7e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	f040 80d0 	bne.w	8002d2c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b8c:	4b72      	ldr	r3, [pc, #456]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f003 0203 	and.w	r2, r3, #3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d130      	bne.n	8002c02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	3b01      	subs	r3, #1
 8002bac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d127      	bne.n	8002c02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bbc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d11f      	bne.n	8002c02 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002bcc:	2a07      	cmp	r2, #7
 8002bce:	bf14      	ite	ne
 8002bd0:	2201      	movne	r2, #1
 8002bd2:	2200      	moveq	r2, #0
 8002bd4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d113      	bne.n	8002c02 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be4:	085b      	lsrs	r3, r3, #1
 8002be6:	3b01      	subs	r3, #1
 8002be8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d109      	bne.n	8002c02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf8:	085b      	lsrs	r3, r3, #1
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d06e      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	2b0c      	cmp	r3, #12
 8002c06:	d069      	beq.n	8002cdc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c08:	4b53      	ldr	r3, [pc, #332]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d105      	bne.n	8002c20 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c14:	4b50      	ldr	r3, [pc, #320]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0ad      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c24:	4b4c      	ldr	r3, [pc, #304]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a4b      	ldr	r2, [pc, #300]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c2e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c30:	f7ff f8ec 	bl	8001e0c <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c38:	f7ff f8e8 	bl	8001e0c <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e09a      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c4a:	4b43      	ldr	r3, [pc, #268]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1f0      	bne.n	8002c38 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c56:	4b40      	ldr	r3, [pc, #256]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	4b40      	ldr	r3, [pc, #256]	@ (8002d5c <HAL_RCC_OscConfig+0x784>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c66:	3a01      	subs	r2, #1
 8002c68:	0112      	lsls	r2, r2, #4
 8002c6a:	4311      	orrs	r1, r2
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c70:	0212      	lsls	r2, r2, #8
 8002c72:	4311      	orrs	r1, r2
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c78:	0852      	lsrs	r2, r2, #1
 8002c7a:	3a01      	subs	r2, #1
 8002c7c:	0552      	lsls	r2, r2, #21
 8002c7e:	4311      	orrs	r1, r2
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c84:	0852      	lsrs	r2, r2, #1
 8002c86:	3a01      	subs	r2, #1
 8002c88:	0652      	lsls	r2, r2, #25
 8002c8a:	4311      	orrs	r1, r2
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c90:	0912      	lsrs	r2, r2, #4
 8002c92:	0452      	lsls	r2, r2, #17
 8002c94:	430a      	orrs	r2, r1
 8002c96:	4930      	ldr	r1, [pc, #192]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ca6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ca8:	4b2b      	ldr	r3, [pc, #172]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	4a2a      	ldr	r2, [pc, #168]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cb2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cb4:	f7ff f8aa 	bl	8001e0c <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cbc:	f7ff f8a6 	bl	8001e0c <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e058      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cce:	4b22      	ldr	r3, [pc, #136]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cda:	e050      	b.n	8002d7e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e04f      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d148      	bne.n	8002d7e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cec:	4b1a      	ldr	r3, [pc, #104]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002cf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cf6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cf8:	4b17      	ldr	r3, [pc, #92]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	4a16      	ldr	r2, [pc, #88]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d02:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d04:	f7ff f882 	bl	8001e0c <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d0c:	f7ff f87e 	bl	8001e0c <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e030      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0x734>
 8002d2a:	e028      	b.n	8002d7e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	2b0c      	cmp	r3, #12
 8002d30:	d023      	beq.n	8002d7a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d32:	4b09      	ldr	r3, [pc, #36]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a08      	ldr	r2, [pc, #32]	@ (8002d58 <HAL_RCC_OscConfig+0x780>)
 8002d38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3e:	f7ff f865 	bl	8001e0c <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d44:	e00c      	b.n	8002d60 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d46:	f7ff f861 	bl	8001e0c <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d905      	bls.n	8002d60 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e013      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <HAL_RCC_OscConfig+0x7b0>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1ec      	bne.n	8002d46 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d6c:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <HAL_RCC_OscConfig+0x7b0>)
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	4905      	ldr	r1, [pc, #20]	@ (8002d88 <HAL_RCC_OscConfig+0x7b0>)
 8002d72:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <HAL_RCC_OscConfig+0x7b4>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	60cb      	str	r3, [r1, #12]
 8002d78:	e001      	b.n	8002d7e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e000      	b.n	8002d80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3720      	adds	r7, #32
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	feeefffc 	.word	0xfeeefffc

08002d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0e7      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002da4:	4b75      	ldr	r3, [pc, #468]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0307 	and.w	r3, r3, #7
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d910      	bls.n	8002dd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db2:	4b72      	ldr	r3, [pc, #456]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 0207 	bic.w	r2, r3, #7
 8002dba:	4970      	ldr	r1, [pc, #448]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc2:	4b6e      	ldr	r3, [pc, #440]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d001      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e0cf      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d010      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	4b66      	ldr	r3, [pc, #408]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d908      	bls.n	8002e02 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df0:	4b63      	ldr	r3, [pc, #396]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4960      	ldr	r1, [pc, #384]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d04c      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	d107      	bne.n	8002e26 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e16:	4b5a      	ldr	r3, [pc, #360]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d121      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e0a6      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d107      	bne.n	8002e3e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e2e:	4b54      	ldr	r3, [pc, #336]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d115      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e09a      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d107      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e46:	4b4e      	ldr	r3, [pc, #312]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d109      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e08e      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e56:	4b4a      	ldr	r3, [pc, #296]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e086      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e66:	4b46      	ldr	r3, [pc, #280]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f023 0203 	bic.w	r2, r3, #3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	4943      	ldr	r1, [pc, #268]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e78:	f7fe ffc8 	bl	8001e0c <HAL_GetTick>
 8002e7c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e7e:	e00a      	b.n	8002e96 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e80:	f7fe ffc4 	bl	8001e0c <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e06e      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e96:	4b3a      	ldr	r3, [pc, #232]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 020c 	and.w	r2, r3, #12
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d1eb      	bne.n	8002e80 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d010      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	4b31      	ldr	r3, [pc, #196]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d208      	bcs.n	8002ed6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	492b      	ldr	r1, [pc, #172]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ed6:	4b29      	ldr	r3, [pc, #164]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d210      	bcs.n	8002f06 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ee4:	4b25      	ldr	r3, [pc, #148]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f023 0207 	bic.w	r2, r3, #7
 8002eec:	4923      	ldr	r1, [pc, #140]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef4:	4b21      	ldr	r3, [pc, #132]	@ (8002f7c <HAL_RCC_ClockConfig+0x1ec>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d001      	beq.n	8002f06 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e036      	b.n	8002f74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d008      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f12:	4b1b      	ldr	r3, [pc, #108]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	4918      	ldr	r1, [pc, #96]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0308 	and.w	r3, r3, #8
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d009      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f30:	4b13      	ldr	r3, [pc, #76]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	00db      	lsls	r3, r3, #3
 8002f3e:	4910      	ldr	r1, [pc, #64]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f44:	f000 f824 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f80 <HAL_RCC_ClockConfig+0x1f0>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	091b      	lsrs	r3, r3, #4
 8002f50:	f003 030f 	and.w	r3, r3, #15
 8002f54:	490b      	ldr	r1, [pc, #44]	@ (8002f84 <HAL_RCC_ClockConfig+0x1f4>)
 8002f56:	5ccb      	ldrb	r3, [r1, r3]
 8002f58:	f003 031f 	and.w	r3, r3, #31
 8002f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f60:	4a09      	ldr	r2, [pc, #36]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f8>)
 8002f62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f64:	4b09      	ldr	r3, [pc, #36]	@ (8002f8c <HAL_RCC_ClockConfig+0x1fc>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe feff 	bl	8001d6c <HAL_InitTick>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f72:	7afb      	ldrb	r3, [r7, #11]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40022000 	.word	0x40022000
 8002f80:	40021000 	.word	0x40021000
 8002f84:	08007eac 	.word	0x08007eac
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	20000004 	.word	0x20000004

08002f90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b089      	sub	sp, #36	@ 0x24
 8002f94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61fb      	str	r3, [r7, #28]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f9e:	4b3e      	ldr	r3, [pc, #248]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fa8:	4b3b      	ldr	r3, [pc, #236]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x34>
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2b0c      	cmp	r3, #12
 8002fbc:	d121      	bne.n	8003002 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d11e      	bne.n	8003002 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fc4:	4b34      	ldr	r3, [pc, #208]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d107      	bne.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fd0:	4b31      	ldr	r3, [pc, #196]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fd6:	0a1b      	lsrs	r3, r3, #8
 8002fd8:	f003 030f 	and.w	r3, r3, #15
 8002fdc:	61fb      	str	r3, [r7, #28]
 8002fde:	e005      	b.n	8002fec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fec:	4a2b      	ldr	r2, [pc, #172]	@ (800309c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10d      	bne.n	8003018 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003000:	e00a      	b.n	8003018 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	2b04      	cmp	r3, #4
 8003006:	d102      	bne.n	800300e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003008:	4b25      	ldr	r3, [pc, #148]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800300a:	61bb      	str	r3, [r7, #24]
 800300c:	e004      	b.n	8003018 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	2b08      	cmp	r3, #8
 8003012:	d101      	bne.n	8003018 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003014:	4b23      	ldr	r3, [pc, #140]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003016:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	2b0c      	cmp	r3, #12
 800301c:	d134      	bne.n	8003088 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800301e:	4b1e      	ldr	r3, [pc, #120]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2b02      	cmp	r3, #2
 800302c:	d003      	beq.n	8003036 <HAL_RCC_GetSysClockFreq+0xa6>
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b03      	cmp	r3, #3
 8003032:	d003      	beq.n	800303c <HAL_RCC_GetSysClockFreq+0xac>
 8003034:	e005      	b.n	8003042 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003036:	4b1a      	ldr	r3, [pc, #104]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003038:	617b      	str	r3, [r7, #20]
      break;
 800303a:	e005      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800303c:	4b19      	ldr	r3, [pc, #100]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800303e:	617b      	str	r3, [r7, #20]
      break;
 8003040:	e002      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	617b      	str	r3, [r7, #20]
      break;
 8003046:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003048:	4b13      	ldr	r3, [pc, #76]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	091b      	lsrs	r3, r3, #4
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	3301      	adds	r3, #1
 8003054:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003056:	4b10      	ldr	r3, [pc, #64]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	fb03 f202 	mul.w	r2, r3, r2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800306e:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x108>)
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	0e5b      	lsrs	r3, r3, #25
 8003074:	f003 0303 	and.w	r3, r3, #3
 8003078:	3301      	adds	r3, #1
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	fbb2 f3f3 	udiv	r3, r2, r3
 8003086:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003088:	69bb      	ldr	r3, [r7, #24]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3724      	adds	r7, #36	@ 0x24
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000
 800309c:	08007ec4 	.word	0x08007ec4
 80030a0:	00f42400 	.word	0x00f42400
 80030a4:	007a1200 	.word	0x007a1200

080030a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030ac:	4b03      	ldr	r3, [pc, #12]	@ (80030bc <HAL_RCC_GetHCLKFreq+0x14>)
 80030ae:	681b      	ldr	r3, [r3, #0]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	20000000 	.word	0x20000000

080030c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030c4:	f7ff fff0 	bl	80030a8 <HAL_RCC_GetHCLKFreq>
 80030c8:	4602      	mov	r2, r0
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	0a1b      	lsrs	r3, r3, #8
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	4904      	ldr	r1, [pc, #16]	@ (80030e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030d6:	5ccb      	ldrb	r3, [r1, r3]
 80030d8:	f003 031f 	and.w	r3, r3, #31
 80030dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40021000 	.word	0x40021000
 80030e8:	08007ebc 	.word	0x08007ebc

080030ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030f0:	f7ff ffda 	bl	80030a8 <HAL_RCC_GetHCLKFreq>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4b06      	ldr	r3, [pc, #24]	@ (8003110 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	0adb      	lsrs	r3, r3, #11
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	4904      	ldr	r1, [pc, #16]	@ (8003114 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003102:	5ccb      	ldrb	r3, [r1, r3]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800310c:	4618      	mov	r0, r3
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40021000 	.word	0x40021000
 8003114:	08007ebc 	.word	0x08007ebc

08003118 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003120:	2300      	movs	r3, #0
 8003122:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003124:	4b2a      	ldr	r3, [pc, #168]	@ (80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003130:	f7ff f9ee 	bl	8002510 <HAL_PWREx_GetVoltageRange>
 8003134:	6178      	str	r0, [r7, #20]
 8003136:	e014      	b.n	8003162 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003138:	4b25      	ldr	r3, [pc, #148]	@ (80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313c:	4a24      	ldr	r2, [pc, #144]	@ (80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800313e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003142:	6593      	str	r3, [r2, #88]	@ 0x58
 8003144:	4b22      	ldr	r3, [pc, #136]	@ (80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003150:	f7ff f9de 	bl	8002510 <HAL_PWREx_GetVoltageRange>
 8003154:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003156:	4b1e      	ldr	r3, [pc, #120]	@ (80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315a:	4a1d      	ldr	r2, [pc, #116]	@ (80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800315c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003160:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003168:	d10b      	bne.n	8003182 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b80      	cmp	r3, #128	@ 0x80
 800316e:	d919      	bls.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2ba0      	cmp	r3, #160	@ 0xa0
 8003174:	d902      	bls.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003176:	2302      	movs	r3, #2
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	e013      	b.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800317c:	2301      	movs	r3, #1
 800317e:	613b      	str	r3, [r7, #16]
 8003180:	e010      	b.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b80      	cmp	r3, #128	@ 0x80
 8003186:	d902      	bls.n	800318e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003188:	2303      	movs	r3, #3
 800318a:	613b      	str	r3, [r7, #16]
 800318c:	e00a      	b.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b80      	cmp	r3, #128	@ 0x80
 8003192:	d102      	bne.n	800319a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003194:	2302      	movs	r3, #2
 8003196:	613b      	str	r3, [r7, #16]
 8003198:	e004      	b.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b70      	cmp	r3, #112	@ 0x70
 800319e:	d101      	bne.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a0:	2301      	movs	r3, #1
 80031a2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031a4:	4b0b      	ldr	r3, [pc, #44]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f023 0207 	bic.w	r2, r3, #7
 80031ac:	4909      	ldr	r1, [pc, #36]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031b4:	4b07      	ldr	r3, [pc, #28]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	693a      	ldr	r2, [r7, #16]
 80031be:	429a      	cmp	r2, r3
 80031c0:	d001      	beq.n	80031c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40021000 	.word	0x40021000
 80031d4:	40022000 	.word	0x40022000

080031d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031e0:	2300      	movs	r3, #0
 80031e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031e4:	2300      	movs	r3, #0
 80031e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d041      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031f8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031fc:	d02a      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031fe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003202:	d824      	bhi.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003204:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003208:	d008      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800320a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800320e:	d81e      	bhi.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00a      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003214:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003218:	d010      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800321a:	e018      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800321c:	4b86      	ldr	r3, [pc, #536]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	4a85      	ldr	r2, [pc, #532]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003222:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003226:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003228:	e015      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f000 fabb 	bl	80037ac <RCCEx_PLLSAI1_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800323a:	e00c      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3320      	adds	r3, #32
 8003240:	2100      	movs	r1, #0
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fba6 	bl	8003994 <RCCEx_PLLSAI2_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800324c:	e003      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	74fb      	strb	r3, [r7, #19]
      break;
 8003252:	e000      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003254:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10b      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800325c:	4b76      	ldr	r3, [pc, #472]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003262:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800326a:	4973      	ldr	r1, [pc, #460]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003272:	e001      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003274:	7cfb      	ldrb	r3, [r7, #19]
 8003276:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d041      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003288:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800328c:	d02a      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800328e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003292:	d824      	bhi.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003294:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003298:	d008      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800329a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800329e:	d81e      	bhi.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80032a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032a8:	d010      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80032aa:	e018      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032ac:	4b62      	ldr	r3, [pc, #392]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	4a61      	ldr	r2, [pc, #388]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032b8:	e015      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3304      	adds	r3, #4
 80032be:	2100      	movs	r1, #0
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fa73 	bl	80037ac <RCCEx_PLLSAI1_Config>
 80032c6:	4603      	mov	r3, r0
 80032c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032ca:	e00c      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3320      	adds	r3, #32
 80032d0:	2100      	movs	r1, #0
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 fb5e 	bl	8003994 <RCCEx_PLLSAI2_Config>
 80032d8:	4603      	mov	r3, r0
 80032da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032dc:	e003      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	74fb      	strb	r3, [r7, #19]
      break;
 80032e2:	e000      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80032e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032e6:	7cfb      	ldrb	r3, [r7, #19]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10b      	bne.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032ec:	4b52      	ldr	r3, [pc, #328]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032fa:	494f      	ldr	r1, [pc, #316]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003302:	e001      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003304:	7cfb      	ldrb	r3, [r7, #19]
 8003306:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 80a0 	beq.w	8003456 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800331a:	4b47      	ldr	r3, [pc, #284]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800332a:	2300      	movs	r3, #0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00d      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003330:	4b41      	ldr	r3, [pc, #260]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003334:	4a40      	ldr	r2, [pc, #256]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003336:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333a:	6593      	str	r3, [r2, #88]	@ 0x58
 800333c:	4b3e      	ldr	r3, [pc, #248]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003348:	2301      	movs	r3, #1
 800334a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800334c:	4b3b      	ldr	r3, [pc, #236]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a3a      	ldr	r2, [pc, #232]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003356:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003358:	f7fe fd58 	bl	8001e0c <HAL_GetTick>
 800335c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800335e:	e009      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003360:	f7fe fd54 	bl	8001e0c <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d902      	bls.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	74fb      	strb	r3, [r7, #19]
        break;
 8003372:	e005      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003374:	4b31      	ldr	r3, [pc, #196]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0ef      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003380:	7cfb      	ldrb	r3, [r7, #19]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d15c      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003386:	4b2c      	ldr	r3, [pc, #176]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800338c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003390:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d01f      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d019      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033a4:	4b24      	ldr	r3, [pc, #144]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033b0:	4b21      	ldr	r3, [pc, #132]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b6:	4a20      	ldr	r2, [pc, #128]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033d0:	4a19      	ldr	r2, [pc, #100]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d016      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7fe fd13 	bl	8001e0c <HAL_GetTick>
 80033e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033e8:	e00b      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fe fd0f 	bl	8001e0c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d902      	bls.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	74fb      	strb	r3, [r7, #19]
            break;
 8003400:	e006      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003402:	4b0d      	ldr	r3, [pc, #52]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0ec      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003410:	7cfb      	ldrb	r3, [r7, #19]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10c      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003416:	4b08      	ldr	r3, [pc, #32]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003426:	4904      	ldr	r1, [pc, #16]	@ (8003438 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800342e:	e009      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	74bb      	strb	r3, [r7, #18]
 8003434:	e006      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003436:	bf00      	nop
 8003438:	40021000 	.word	0x40021000
 800343c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003440:	7cfb      	ldrb	r3, [r7, #19]
 8003442:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003444:	7c7b      	ldrb	r3, [r7, #17]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d105      	bne.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800344a:	4b9e      	ldr	r3, [pc, #632]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344e:	4a9d      	ldr	r2, [pc, #628]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003450:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003454:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00a      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003462:	4b98      	ldr	r3, [pc, #608]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003468:	f023 0203 	bic.w	r2, r3, #3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	4994      	ldr	r1, [pc, #592]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003484:	4b8f      	ldr	r3, [pc, #572]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348a:	f023 020c 	bic.w	r2, r3, #12
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003492:	498c      	ldr	r1, [pc, #560]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0304 	and.w	r3, r3, #4
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00a      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034a6:	4b87      	ldr	r3, [pc, #540]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b4:	4983      	ldr	r1, [pc, #524]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00a      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034c8:	4b7e      	ldr	r3, [pc, #504]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d6:	497b      	ldr	r1, [pc, #492]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0310 	and.w	r3, r3, #16
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034ea:	4b76      	ldr	r3, [pc, #472]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034f8:	4972      	ldr	r1, [pc, #456]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0320 	and.w	r3, r3, #32
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800350c:	4b6d      	ldr	r3, [pc, #436]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800350e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003512:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800351a:	496a      	ldr	r1, [pc, #424]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800352e:	4b65      	ldr	r3, [pc, #404]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003534:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353c:	4961      	ldr	r1, [pc, #388]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003550:	4b5c      	ldr	r3, [pc, #368]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003556:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355e:	4959      	ldr	r1, [pc, #356]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003572:	4b54      	ldr	r3, [pc, #336]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003578:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003580:	4950      	ldr	r1, [pc, #320]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003594:	4b4b      	ldr	r3, [pc, #300]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a2:	4948      	ldr	r1, [pc, #288]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035b6:	4b43      	ldr	r3, [pc, #268]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c4:	493f      	ldr	r1, [pc, #252]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d028      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035d8:	4b3a      	ldr	r3, [pc, #232]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035e6:	4937      	ldr	r1, [pc, #220]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035f6:	d106      	bne.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f8:	4b32      	ldr	r3, [pc, #200]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	4a31      	ldr	r2, [pc, #196]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003602:	60d3      	str	r3, [r2, #12]
 8003604:	e011      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800360a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800360e:	d10c      	bne.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3304      	adds	r3, #4
 8003614:	2101      	movs	r1, #1
 8003616:	4618      	mov	r0, r3
 8003618:	f000 f8c8 	bl	80037ac <RCCEx_PLLSAI1_Config>
 800361c:	4603      	mov	r3, r0
 800361e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003620:	7cfb      	ldrb	r3, [r7, #19]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003626:	7cfb      	ldrb	r3, [r7, #19]
 8003628:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d028      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003636:	4b23      	ldr	r3, [pc, #140]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003644:	491f      	ldr	r1, [pc, #124]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003646:	4313      	orrs	r3, r2
 8003648:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003650:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003654:	d106      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003656:	4b1b      	ldr	r3, [pc, #108]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	4a1a      	ldr	r2, [pc, #104]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003660:	60d3      	str	r3, [r2, #12]
 8003662:	e011      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003668:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800366c:	d10c      	bne.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3304      	adds	r3, #4
 8003672:	2101      	movs	r1, #1
 8003674:	4618      	mov	r0, r3
 8003676:	f000 f899 	bl	80037ac <RCCEx_PLLSAI1_Config>
 800367a:	4603      	mov	r3, r0
 800367c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800367e:	7cfb      	ldrb	r3, [r7, #19]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003684:	7cfb      	ldrb	r3, [r7, #19]
 8003686:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d02b      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003694:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036a2:	4908      	ldr	r1, [pc, #32]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036b2:	d109      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	4a02      	ldr	r2, [pc, #8]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036be:	60d3      	str	r3, [r2, #12]
 80036c0:	e014      	b.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80036c2:	bf00      	nop
 80036c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036d0:	d10c      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3304      	adds	r3, #4
 80036d6:	2101      	movs	r1, #1
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 f867 	bl	80037ac <RCCEx_PLLSAI1_Config>
 80036de:	4603      	mov	r3, r0
 80036e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036e2:	7cfb      	ldrb	r3, [r7, #19]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80036e8:	7cfb      	ldrb	r3, [r7, #19]
 80036ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d02f      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036f8:	4b2b      	ldr	r3, [pc, #172]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003706:	4928      	ldr	r1, [pc, #160]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003712:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003716:	d10d      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3304      	adds	r3, #4
 800371c:	2102      	movs	r1, #2
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f844 	bl	80037ac <RCCEx_PLLSAI1_Config>
 8003724:	4603      	mov	r3, r0
 8003726:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003728:	7cfb      	ldrb	r3, [r7, #19]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d014      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800372e:	7cfb      	ldrb	r3, [r7, #19]
 8003730:	74bb      	strb	r3, [r7, #18]
 8003732:	e011      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003738:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800373c:	d10c      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	3320      	adds	r3, #32
 8003742:	2102      	movs	r1, #2
 8003744:	4618      	mov	r0, r3
 8003746:	f000 f925 	bl	8003994 <RCCEx_PLLSAI2_Config>
 800374a:	4603      	mov	r3, r0
 800374c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800374e:	7cfb      	ldrb	r3, [r7, #19]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003754:	7cfb      	ldrb	r3, [r7, #19]
 8003756:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00a      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003764:	4b10      	ldr	r3, [pc, #64]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003772:	490d      	ldr	r1, [pc, #52]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003774:	4313      	orrs	r3, r2
 8003776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003786:	4b08      	ldr	r3, [pc, #32]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003796:	4904      	ldr	r1, [pc, #16]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003798:	4313      	orrs	r3, r2
 800379a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800379e:	7cbb      	ldrb	r3, [r7, #18]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40021000 	.word	0x40021000

080037ac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037ba:	4b75      	ldr	r3, [pc, #468]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d018      	beq.n	80037f8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037c6:	4b72      	ldr	r3, [pc, #456]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f003 0203 	and.w	r2, r3, #3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d10d      	bne.n	80037f2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
       ||
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d009      	beq.n	80037f2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037de:	4b6c      	ldr	r3, [pc, #432]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	091b      	lsrs	r3, r3, #4
 80037e4:	f003 0307 	and.w	r3, r3, #7
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
       ||
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d047      	beq.n	8003882 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
 80037f6:	e044      	b.n	8003882 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d018      	beq.n	8003832 <RCCEx_PLLSAI1_Config+0x86>
 8003800:	2b03      	cmp	r3, #3
 8003802:	d825      	bhi.n	8003850 <RCCEx_PLLSAI1_Config+0xa4>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d002      	beq.n	800380e <RCCEx_PLLSAI1_Config+0x62>
 8003808:	2b02      	cmp	r3, #2
 800380a:	d009      	beq.n	8003820 <RCCEx_PLLSAI1_Config+0x74>
 800380c:	e020      	b.n	8003850 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800380e:	4b60      	ldr	r3, [pc, #384]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d11d      	bne.n	8003856 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800381e:	e01a      	b.n	8003856 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003820:	4b5b      	ldr	r3, [pc, #364]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003828:	2b00      	cmp	r3, #0
 800382a:	d116      	bne.n	800385a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003830:	e013      	b.n	800385a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003832:	4b57      	ldr	r3, [pc, #348]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10f      	bne.n	800385e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800383e:	4b54      	ldr	r3, [pc, #336]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d109      	bne.n	800385e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800384e:	e006      	b.n	800385e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
      break;
 8003854:	e004      	b.n	8003860 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003856:	bf00      	nop
 8003858:	e002      	b.n	8003860 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800385a:	bf00      	nop
 800385c:	e000      	b.n	8003860 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800385e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003860:	7bfb      	ldrb	r3, [r7, #15]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d10d      	bne.n	8003882 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003866:	4b4a      	ldr	r3, [pc, #296]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6819      	ldr	r1, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	3b01      	subs	r3, #1
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	430b      	orrs	r3, r1
 800387c:	4944      	ldr	r1, [pc, #272]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d17d      	bne.n	8003984 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003888:	4b41      	ldr	r3, [pc, #260]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a40      	ldr	r2, [pc, #256]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 800388e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003892:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003894:	f7fe faba 	bl	8001e0c <HAL_GetTick>
 8003898:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800389a:	e009      	b.n	80038b0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800389c:	f7fe fab6 	bl	8001e0c <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d902      	bls.n	80038b0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	73fb      	strb	r3, [r7, #15]
        break;
 80038ae:	e005      	b.n	80038bc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038b0:	4b37      	ldr	r3, [pc, #220]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1ef      	bne.n	800389c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038bc:	7bfb      	ldrb	r3, [r7, #15]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d160      	bne.n	8003984 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d111      	bne.n	80038ec <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038c8:	4b31      	ldr	r3, [pc, #196]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80038d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	6892      	ldr	r2, [r2, #8]
 80038d8:	0211      	lsls	r1, r2, #8
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	68d2      	ldr	r2, [r2, #12]
 80038de:	0912      	lsrs	r2, r2, #4
 80038e0:	0452      	lsls	r2, r2, #17
 80038e2:	430a      	orrs	r2, r1
 80038e4:	492a      	ldr	r1, [pc, #168]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	610b      	str	r3, [r1, #16]
 80038ea:	e027      	b.n	800393c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d112      	bne.n	8003918 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038f2:	4b27      	ldr	r3, [pc, #156]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80038fa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6892      	ldr	r2, [r2, #8]
 8003902:	0211      	lsls	r1, r2, #8
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6912      	ldr	r2, [r2, #16]
 8003908:	0852      	lsrs	r2, r2, #1
 800390a:	3a01      	subs	r2, #1
 800390c:	0552      	lsls	r2, r2, #21
 800390e:	430a      	orrs	r2, r1
 8003910:	491f      	ldr	r1, [pc, #124]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003912:	4313      	orrs	r3, r2
 8003914:	610b      	str	r3, [r1, #16]
 8003916:	e011      	b.n	800393c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003918:	4b1d      	ldr	r3, [pc, #116]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003920:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	6892      	ldr	r2, [r2, #8]
 8003928:	0211      	lsls	r1, r2, #8
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6952      	ldr	r2, [r2, #20]
 800392e:	0852      	lsrs	r2, r2, #1
 8003930:	3a01      	subs	r2, #1
 8003932:	0652      	lsls	r2, r2, #25
 8003934:	430a      	orrs	r2, r1
 8003936:	4916      	ldr	r1, [pc, #88]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003938:	4313      	orrs	r3, r2
 800393a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800393c:	4b14      	ldr	r3, [pc, #80]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a13      	ldr	r2, [pc, #76]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003942:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003946:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003948:	f7fe fa60 	bl	8001e0c <HAL_GetTick>
 800394c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800394e:	e009      	b.n	8003964 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003950:	f7fe fa5c 	bl	8001e0c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d902      	bls.n	8003964 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	73fb      	strb	r3, [r7, #15]
          break;
 8003962:	e005      	b.n	8003970 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003964:	4b0a      	ldr	r3, [pc, #40]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0ef      	beq.n	8003950 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003970:	7bfb      	ldrb	r3, [r7, #15]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003976:	4b06      	ldr	r3, [pc, #24]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003978:	691a      	ldr	r2, [r3, #16]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	4904      	ldr	r1, [pc, #16]	@ (8003990 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003980:	4313      	orrs	r3, r2
 8003982:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003984:	7bfb      	ldrb	r3, [r7, #15]
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40021000 	.word	0x40021000

08003994 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800399e:	2300      	movs	r3, #0
 80039a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039a2:	4b6a      	ldr	r3, [pc, #424]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d018      	beq.n	80039e0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039ae:	4b67      	ldr	r3, [pc, #412]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f003 0203 	and.w	r2, r3, #3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d10d      	bne.n	80039da <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
       ||
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d009      	beq.n	80039da <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039c6:	4b61      	ldr	r3, [pc, #388]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	1c5a      	adds	r2, r3, #1
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
       ||
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d047      	beq.n	8003a6a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e044      	b.n	8003a6a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	d018      	beq.n	8003a1a <RCCEx_PLLSAI2_Config+0x86>
 80039e8:	2b03      	cmp	r3, #3
 80039ea:	d825      	bhi.n	8003a38 <RCCEx_PLLSAI2_Config+0xa4>
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d002      	beq.n	80039f6 <RCCEx_PLLSAI2_Config+0x62>
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d009      	beq.n	8003a08 <RCCEx_PLLSAI2_Config+0x74>
 80039f4:	e020      	b.n	8003a38 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039f6:	4b55      	ldr	r3, [pc, #340]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d11d      	bne.n	8003a3e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a06:	e01a      	b.n	8003a3e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a08:	4b50      	ldr	r3, [pc, #320]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d116      	bne.n	8003a42 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a18:	e013      	b.n	8003a42 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a1a:	4b4c      	ldr	r3, [pc, #304]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10f      	bne.n	8003a46 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a26:	4b49      	ldr	r3, [pc, #292]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d109      	bne.n	8003a46 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a36:	e006      	b.n	8003a46 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a3c:	e004      	b.n	8003a48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a3e:	bf00      	nop
 8003a40:	e002      	b.n	8003a48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a42:	bf00      	nop
 8003a44:	e000      	b.n	8003a48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a46:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10d      	bne.n	8003a6a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a4e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6819      	ldr	r1, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	430b      	orrs	r3, r1
 8003a64:	4939      	ldr	r1, [pc, #228]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d167      	bne.n	8003b40 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a70:	4b36      	ldr	r3, [pc, #216]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a35      	ldr	r2, [pc, #212]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a7c:	f7fe f9c6 	bl	8001e0c <HAL_GetTick>
 8003a80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a82:	e009      	b.n	8003a98 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a84:	f7fe f9c2 	bl	8001e0c <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d902      	bls.n	8003a98 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	73fb      	strb	r3, [r7, #15]
        break;
 8003a96:	e005      	b.n	8003aa4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a98:	4b2c      	ldr	r3, [pc, #176]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d1ef      	bne.n	8003a84 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d14a      	bne.n	8003b40 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d111      	bne.n	8003ad4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ab0:	4b26      	ldr	r3, [pc, #152]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003ab8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6892      	ldr	r2, [r2, #8]
 8003ac0:	0211      	lsls	r1, r2, #8
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68d2      	ldr	r2, [r2, #12]
 8003ac6:	0912      	lsrs	r2, r2, #4
 8003ac8:	0452      	lsls	r2, r2, #17
 8003aca:	430a      	orrs	r2, r1
 8003acc:	491f      	ldr	r1, [pc, #124]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	614b      	str	r3, [r1, #20]
 8003ad2:	e011      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003adc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6892      	ldr	r2, [r2, #8]
 8003ae4:	0211      	lsls	r1, r2, #8
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	6912      	ldr	r2, [r2, #16]
 8003aea:	0852      	lsrs	r2, r2, #1
 8003aec:	3a01      	subs	r2, #1
 8003aee:	0652      	lsls	r2, r2, #25
 8003af0:	430a      	orrs	r2, r1
 8003af2:	4916      	ldr	r1, [pc, #88]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003af8:	4b14      	ldr	r3, [pc, #80]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a13      	ldr	r2, [pc, #76]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b02:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b04:	f7fe f982 	bl	8001e0c <HAL_GetTick>
 8003b08:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b0a:	e009      	b.n	8003b20 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b0c:	f7fe f97e 	bl	8001e0c <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d902      	bls.n	8003b20 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	73fb      	strb	r3, [r7, #15]
          break;
 8003b1e:	e005      	b.n	8003b2c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b20:	4b0a      	ldr	r3, [pc, #40]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0ef      	beq.n	8003b0c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d106      	bne.n	8003b40 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b32:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b34:	695a      	ldr	r2, [r3, #20]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	4904      	ldr	r1, [pc, #16]	@ (8003b4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40021000 	.word	0x40021000

08003b50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e095      	b.n	8003c8e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d108      	bne.n	8003b7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b72:	d009      	beq.n	8003b88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	61da      	str	r2, [r3, #28]
 8003b7a:	e005      	b.n	8003b88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d106      	bne.n	8003ba8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7fd fd8a 	bl	80016bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bbe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bc8:	d902      	bls.n	8003bd0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	60fb      	str	r3, [r7, #12]
 8003bce:	e002      	b.n	8003bd6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003bd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bd4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003bde:	d007      	beq.n	8003bf0 <HAL_SPI_Init+0xa0>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003be8:	d002      	beq.n	8003bf0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c00:	431a      	orrs	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	431a      	orrs	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	431a      	orrs	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c32:	ea42 0103 	orr.w	r1, r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	0c1b      	lsrs	r3, r3, #16
 8003c4c:	f003 0204 	and.w	r2, r3, #4
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5e:	f003 0308 	and.w	r3, r3, #8
 8003c62:	431a      	orrs	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003c6c:	ea42 0103 	orr.w	r1, r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b088      	sub	sp, #32
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	60f8      	str	r0, [r7, #12]
 8003c9e:	60b9      	str	r1, [r7, #8]
 8003ca0:	603b      	str	r3, [r7, #0]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ca6:	f7fe f8b1 	bl	8001e0c <HAL_GetTick>
 8003caa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003cac:	88fb      	ldrh	r3, [r7, #6]
 8003cae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d001      	beq.n	8003cc0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e15c      	b.n	8003f7a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <HAL_SPI_Transmit+0x36>
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e154      	b.n	8003f7a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_SPI_Transmit+0x48>
 8003cda:	2302      	movs	r3, #2
 8003cdc:	e14d      	b.n	8003f7a <HAL_SPI_Transmit+0x2e4>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2203      	movs	r2, #3
 8003cea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	88fa      	ldrh	r2, [r7, #6]
 8003cfe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	88fa      	ldrh	r2, [r7, #6]
 8003d04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d30:	d10f      	bne.n	8003d52 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5c:	2b40      	cmp	r3, #64	@ 0x40
 8003d5e:	d007      	beq.n	8003d70 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d78:	d952      	bls.n	8003e20 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <HAL_SPI_Transmit+0xf2>
 8003d82:	8b7b      	ldrh	r3, [r7, #26]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d145      	bne.n	8003e14 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d8c:	881a      	ldrh	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d98:	1c9a      	adds	r2, r3, #2
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dac:	e032      	b.n	8003e14 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d112      	bne.n	8003de2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc0:	881a      	ldrh	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dcc:	1c9a      	adds	r2, r3, #2
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003de0:	e018      	b.n	8003e14 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003de2:	f7fe f813 	bl	8001e0c <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d803      	bhi.n	8003dfa <HAL_SPI_Transmit+0x164>
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df8:	d102      	bne.n	8003e00 <HAL_SPI_Transmit+0x16a>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d109      	bne.n	8003e14 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e0b2      	b.n	8003f7a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1c7      	bne.n	8003dae <HAL_SPI_Transmit+0x118>
 8003e1e:	e083      	b.n	8003f28 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <HAL_SPI_Transmit+0x198>
 8003e28:	8b7b      	ldrh	r3, [r7, #26]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d177      	bne.n	8003f1e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d912      	bls.n	8003e5e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3c:	881a      	ldrh	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e48:	1c9a      	adds	r2, r3, #2
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b02      	subs	r3, #2
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e5c:	e05f      	b.n	8003f1e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	330c      	adds	r3, #12
 8003e68:	7812      	ldrb	r2, [r2, #0]
 8003e6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e84:	e04b      	b.n	8003f1e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d12b      	bne.n	8003eec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d912      	bls.n	8003ec4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea2:	881a      	ldrh	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eae:	1c9a      	adds	r2, r3, #2
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	3b02      	subs	r3, #2
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ec2:	e02c      	b.n	8003f1e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	330c      	adds	r3, #12
 8003ece:	7812      	ldrb	r2, [r2, #0]
 8003ed0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed6:	1c5a      	adds	r2, r3, #1
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003eea:	e018      	b.n	8003f1e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eec:	f7fd ff8e 	bl	8001e0c <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d803      	bhi.n	8003f04 <HAL_SPI_Transmit+0x26e>
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f02:	d102      	bne.n	8003f0a <HAL_SPI_Transmit+0x274>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d109      	bne.n	8003f1e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e02d      	b.n	8003f7a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1ae      	bne.n	8003e86 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	6839      	ldr	r1, [r7, #0]
 8003f2c:	68f8      	ldr	r0, [r7, #12]
 8003f2e:	f000 fb65 	bl	80045fc <SPI_EndRxTxTransaction>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10a      	bne.n	8003f5c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	617b      	str	r3, [r7, #20]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e000      	b.n	8003f7a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003f78:	2300      	movs	r3, #0
  }
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3720      	adds	r7, #32
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b08a      	sub	sp, #40	@ 0x28
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	60f8      	str	r0, [r7, #12]
 8003f8a:	60b9      	str	r1, [r7, #8]
 8003f8c:	607a      	str	r2, [r7, #4]
 8003f8e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f90:	2301      	movs	r3, #1
 8003f92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f94:	f7fd ff3a 	bl	8001e0c <HAL_GetTick>
 8003f98:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fa0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fa8:	887b      	ldrh	r3, [r7, #2]
 8003faa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003fac:	887b      	ldrh	r3, [r7, #2]
 8003fae:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fb0:	7ffb      	ldrb	r3, [r7, #31]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_SPI_TransmitReceive+0x4e>
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fbc:	d106      	bne.n	8003fcc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d102      	bne.n	8003fcc <HAL_SPI_TransmitReceive+0x4a>
 8003fc6:	7ffb      	ldrb	r3, [r7, #31]
 8003fc8:	2b04      	cmp	r3, #4
 8003fca:	d001      	beq.n	8003fd0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e1f3      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d005      	beq.n	8003fe2 <HAL_SPI_TransmitReceive+0x60>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_SPI_TransmitReceive+0x60>
 8003fdc:	887b      	ldrh	r3, [r7, #2]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e1e8      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d101      	bne.n	8003ff4 <HAL_SPI_TransmitReceive+0x72>
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	e1e1      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b04      	cmp	r3, #4
 8004006:	d003      	beq.n	8004010 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2205      	movs	r2, #5
 800400c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	887a      	ldrh	r2, [r7, #2]
 8004020:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	887a      	ldrh	r2, [r7, #2]
 8004028:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	887a      	ldrh	r2, [r7, #2]
 8004036:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	887a      	ldrh	r2, [r7, #2]
 800403c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004052:	d802      	bhi.n	800405a <HAL_SPI_TransmitReceive+0xd8>
 8004054:	8abb      	ldrh	r3, [r7, #20]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d908      	bls.n	800406c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	e007      	b.n	800407c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800407a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004086:	2b40      	cmp	r3, #64	@ 0x40
 8004088:	d007      	beq.n	800409a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004098:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040a2:	f240 8083 	bls.w	80041ac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_SPI_TransmitReceive+0x132>
 80040ae:	8afb      	ldrh	r3, [r7, #22]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d16f      	bne.n	8004194 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b8:	881a      	ldrh	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c4:	1c9a      	adds	r2, r3, #2
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040d8:	e05c      	b.n	8004194 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 0302 	and.w	r3, r3, #2
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d11b      	bne.n	8004120 <HAL_SPI_TransmitReceive+0x19e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d016      	beq.n	8004120 <HAL_SPI_TransmitReceive+0x19e>
 80040f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d113      	bne.n	8004120 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fc:	881a      	ldrh	r2, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004108:	1c9a      	adds	r2, r3, #2
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004112:	b29b      	uxth	r3, r3
 8004114:	3b01      	subs	r3, #1
 8004116:	b29a      	uxth	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800411c:	2300      	movs	r3, #0
 800411e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b01      	cmp	r3, #1
 800412c:	d11c      	bne.n	8004168 <HAL_SPI_TransmitReceive+0x1e6>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d016      	beq.n	8004168 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68da      	ldr	r2, [r3, #12]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004144:	b292      	uxth	r2, r2
 8004146:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	1c9a      	adds	r2, r3, #2
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004158:	b29b      	uxth	r3, r3
 800415a:	3b01      	subs	r3, #1
 800415c:	b29a      	uxth	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004164:	2301      	movs	r3, #1
 8004166:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004168:	f7fd fe50 	bl	8001e0c <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004174:	429a      	cmp	r2, r3
 8004176:	d80d      	bhi.n	8004194 <HAL_SPI_TransmitReceive+0x212>
 8004178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417e:	d009      	beq.n	8004194 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e111      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004198:	b29b      	uxth	r3, r3
 800419a:	2b00      	cmp	r3, #0
 800419c:	d19d      	bne.n	80040da <HAL_SPI_TransmitReceive+0x158>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d197      	bne.n	80040da <HAL_SPI_TransmitReceive+0x158>
 80041aa:	e0e5      	b.n	8004378 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d003      	beq.n	80041bc <HAL_SPI_TransmitReceive+0x23a>
 80041b4:	8afb      	ldrh	r3, [r7, #22]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	f040 80d1 	bne.w	800435e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d912      	bls.n	80041ec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ca:	881a      	ldrh	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d6:	1c9a      	adds	r2, r3, #2
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	3b02      	subs	r3, #2
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041ea:	e0b8      	b.n	800435e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	330c      	adds	r3, #12
 80041f6:	7812      	ldrb	r2, [r2, #0]
 80041f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004208:	b29b      	uxth	r3, r3
 800420a:	3b01      	subs	r3, #1
 800420c:	b29a      	uxth	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004212:	e0a4      	b.n	800435e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b02      	cmp	r3, #2
 8004220:	d134      	bne.n	800428c <HAL_SPI_TransmitReceive+0x30a>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004226:	b29b      	uxth	r3, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	d02f      	beq.n	800428c <HAL_SPI_TransmitReceive+0x30a>
 800422c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422e:	2b01      	cmp	r3, #1
 8004230:	d12c      	bne.n	800428c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004236:	b29b      	uxth	r3, r3
 8004238:	2b01      	cmp	r3, #1
 800423a:	d912      	bls.n	8004262 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004240:	881a      	ldrh	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424c:	1c9a      	adds	r2, r3, #2
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004256:	b29b      	uxth	r3, r3
 8004258:	3b02      	subs	r3, #2
 800425a:	b29a      	uxth	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004260:	e012      	b.n	8004288 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	330c      	adds	r3, #12
 800426c:	7812      	ldrb	r2, [r2, #0]
 800426e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004274:	1c5a      	adds	r2, r3, #1
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427e:	b29b      	uxth	r3, r3
 8004280:	3b01      	subs	r3, #1
 8004282:	b29a      	uxth	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b01      	cmp	r3, #1
 8004298:	d148      	bne.n	800432c <HAL_SPI_TransmitReceive+0x3aa>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d042      	beq.n	800432c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d923      	bls.n	80042fa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68da      	ldr	r2, [r3, #12]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	b292      	uxth	r2, r2
 80042be:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c4:	1c9a      	adds	r2, r3, #2
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b02      	subs	r3, #2
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d81f      	bhi.n	8004328 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042f6:	605a      	str	r2, [r3, #4]
 80042f8:	e016      	b.n	8004328 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f103 020c 	add.w	r2, r3, #12
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	7812      	ldrb	r2, [r2, #0]
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004310:	1c5a      	adds	r2, r3, #1
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004328:	2301      	movs	r3, #1
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800432c:	f7fd fd6e 	bl	8001e0c <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004338:	429a      	cmp	r2, r3
 800433a:	d803      	bhi.n	8004344 <HAL_SPI_TransmitReceive+0x3c2>
 800433c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800433e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004342:	d102      	bne.n	800434a <HAL_SPI_TransmitReceive+0x3c8>
 8004344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004346:	2b00      	cmp	r3, #0
 8004348:	d109      	bne.n	800435e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e02c      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004362:	b29b      	uxth	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	f47f af55 	bne.w	8004214 <HAL_SPI_TransmitReceive+0x292>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	f47f af4e 	bne.w	8004214 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004378:	6a3a      	ldr	r2, [r7, #32]
 800437a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 f93d 	bl	80045fc <SPI_EndRxTxTransaction>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2220      	movs	r2, #32
 800438c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e00e      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80043b6:	2300      	movs	r3, #0
  }
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3728      	adds	r7, #40	@ 0x28
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	4613      	mov	r3, r2
 80043ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043d0:	f7fd fd1c 	bl	8001e0c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d8:	1a9b      	subs	r3, r3, r2
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	4413      	add	r3, r2
 80043de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043e0:	f7fd fd14 	bl	8001e0c <HAL_GetTick>
 80043e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043e6:	4b39      	ldr	r3, [pc, #228]	@ (80044cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	015b      	lsls	r3, r3, #5
 80043ec:	0d1b      	lsrs	r3, r3, #20
 80043ee:	69fa      	ldr	r2, [r7, #28]
 80043f0:	fb02 f303 	mul.w	r3, r2, r3
 80043f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043f6:	e054      	b.n	80044a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fe:	d050      	beq.n	80044a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004400:	f7fd fd04 	bl	8001e0c <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	69fa      	ldr	r2, [r7, #28]
 800440c:	429a      	cmp	r2, r3
 800440e:	d902      	bls.n	8004416 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d13d      	bne.n	8004492 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004424:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800442e:	d111      	bne.n	8004454 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004438:	d004      	beq.n	8004444 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004442:	d107      	bne.n	8004454 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004452:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004458:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800445c:	d10f      	bne.n	800447e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800447c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e017      	b.n	80044c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004498:	2300      	movs	r3, #0
 800449a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	3b01      	subs	r3, #1
 80044a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	4013      	ands	r3, r2
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	bf0c      	ite	eq
 80044b2:	2301      	moveq	r3, #1
 80044b4:	2300      	movne	r3, #0
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	461a      	mov	r2, r3
 80044ba:	79fb      	ldrb	r3, [r7, #7]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d19b      	bne.n	80043f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3720      	adds	r7, #32
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20000000 	.word	0x20000000

080044d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b08a      	sub	sp, #40	@ 0x28
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80044de:	2300      	movs	r3, #0
 80044e0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80044e2:	f7fd fc93 	bl	8001e0c <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	4413      	add	r3, r2
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80044f2:	f7fd fc8b 	bl	8001e0c <HAL_GetTick>
 80044f6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	330c      	adds	r3, #12
 80044fe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004500:	4b3d      	ldr	r3, [pc, #244]	@ (80045f8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	00da      	lsls	r2, r3, #3
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	0d1b      	lsrs	r3, r3, #20
 8004510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004518:	e060      	b.n	80045dc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004520:	d107      	bne.n	8004532 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d104      	bne.n	8004532 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004530:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004538:	d050      	beq.n	80045dc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800453a:	f7fd fc67 	bl	8001e0c <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	6a3b      	ldr	r3, [r7, #32]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004546:	429a      	cmp	r2, r3
 8004548:	d902      	bls.n	8004550 <SPI_WaitFifoStateUntilTimeout+0x80>
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	2b00      	cmp	r3, #0
 800454e:	d13d      	bne.n	80045cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800455e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004568:	d111      	bne.n	800458e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004572:	d004      	beq.n	800457e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457c:	d107      	bne.n	800458e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800458c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004592:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004596:	d10f      	bne.n	80045b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045a6:	601a      	str	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e010      	b.n	80045ee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	3b01      	subs	r3, #1
 80045da:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4013      	ands	r3, r2
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d196      	bne.n	800451a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3728      	adds	r7, #40	@ 0x28
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	20000000 	.word	0x20000000

080045fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af02      	add	r7, sp, #8
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2200      	movs	r2, #0
 8004610:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f7ff ff5b 	bl	80044d0 <SPI_WaitFifoStateUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d007      	beq.n	8004630 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004624:	f043 0220 	orr.w	r2, r3, #32
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e027      	b.n	8004680 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2200      	movs	r2, #0
 8004638:	2180      	movs	r1, #128	@ 0x80
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f7ff fec0 	bl	80043c0 <SPI_WaitFlagStateUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d007      	beq.n	8004656 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464a:	f043 0220 	orr.w	r2, r3, #32
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e014      	b.n	8004680 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2200      	movs	r2, #0
 800465e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7ff ff34 	bl	80044d0 <SPI_WaitFifoStateUntilTimeout>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004672:	f043 0220 	orr.w	r2, r3, #32
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e000      	b.n	8004680 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e049      	b.n	800472e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd fa26 	bl	8001b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	3304      	adds	r3, #4
 80046c4:	4619      	mov	r1, r3
 80046c6:	4610      	mov	r0, r2
 80046c8:	f000 fb7a 	bl	8004dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3708      	adds	r7, #8
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b082      	sub	sp, #8
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e049      	b.n	80047dc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	d106      	bne.n	8004762 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 f841 	bl	80047e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2202      	movs	r2, #2
 8004766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3304      	adds	r3, #4
 8004772:	4619      	mov	r1, r3
 8004774:	4610      	mov	r0, r2
 8004776:	f000 fb23 	bl	8004dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d109      	bne.n	800481c <HAL_TIM_PWM_Start+0x24>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b01      	cmp	r3, #1
 8004812:	bf14      	ite	ne
 8004814:	2301      	movne	r3, #1
 8004816:	2300      	moveq	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	e03c      	b.n	8004896 <HAL_TIM_PWM_Start+0x9e>
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	2b04      	cmp	r3, #4
 8004820:	d109      	bne.n	8004836 <HAL_TIM_PWM_Start+0x3e>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b01      	cmp	r3, #1
 800482c:	bf14      	ite	ne
 800482e:	2301      	movne	r3, #1
 8004830:	2300      	moveq	r3, #0
 8004832:	b2db      	uxtb	r3, r3
 8004834:	e02f      	b.n	8004896 <HAL_TIM_PWM_Start+0x9e>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b08      	cmp	r3, #8
 800483a:	d109      	bne.n	8004850 <HAL_TIM_PWM_Start+0x58>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b01      	cmp	r3, #1
 8004846:	bf14      	ite	ne
 8004848:	2301      	movne	r3, #1
 800484a:	2300      	moveq	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	e022      	b.n	8004896 <HAL_TIM_PWM_Start+0x9e>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2b0c      	cmp	r3, #12
 8004854:	d109      	bne.n	800486a <HAL_TIM_PWM_Start+0x72>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b01      	cmp	r3, #1
 8004860:	bf14      	ite	ne
 8004862:	2301      	movne	r3, #1
 8004864:	2300      	moveq	r3, #0
 8004866:	b2db      	uxtb	r3, r3
 8004868:	e015      	b.n	8004896 <HAL_TIM_PWM_Start+0x9e>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b10      	cmp	r3, #16
 800486e:	d109      	bne.n	8004884 <HAL_TIM_PWM_Start+0x8c>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	bf14      	ite	ne
 800487c:	2301      	movne	r3, #1
 800487e:	2300      	moveq	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	e008      	b.n	8004896 <HAL_TIM_PWM_Start+0x9e>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b01      	cmp	r3, #1
 800488e:	bf14      	ite	ne
 8004890:	2301      	movne	r3, #1
 8004892:	2300      	moveq	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e09c      	b.n	80049d8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d104      	bne.n	80048ae <HAL_TIM_PWM_Start+0xb6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048ac:	e023      	b.n	80048f6 <HAL_TIM_PWM_Start+0xfe>
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d104      	bne.n	80048be <HAL_TIM_PWM_Start+0xc6>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048bc:	e01b      	b.n	80048f6 <HAL_TIM_PWM_Start+0xfe>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b08      	cmp	r3, #8
 80048c2:	d104      	bne.n	80048ce <HAL_TIM_PWM_Start+0xd6>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2202      	movs	r2, #2
 80048c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048cc:	e013      	b.n	80048f6 <HAL_TIM_PWM_Start+0xfe>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b0c      	cmp	r3, #12
 80048d2:	d104      	bne.n	80048de <HAL_TIM_PWM_Start+0xe6>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048dc:	e00b      	b.n	80048f6 <HAL_TIM_PWM_Start+0xfe>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b10      	cmp	r3, #16
 80048e2:	d104      	bne.n	80048ee <HAL_TIM_PWM_Start+0xf6>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048ec:	e003      	b.n	80048f6 <HAL_TIM_PWM_Start+0xfe>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2201      	movs	r2, #1
 80048fc:	6839      	ldr	r1, [r7, #0]
 80048fe:	4618      	mov	r0, r3
 8004900:	f000 fe74 	bl	80055ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a35      	ldr	r2, [pc, #212]	@ (80049e0 <HAL_TIM_PWM_Start+0x1e8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d013      	beq.n	8004936 <HAL_TIM_PWM_Start+0x13e>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a34      	ldr	r2, [pc, #208]	@ (80049e4 <HAL_TIM_PWM_Start+0x1ec>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00e      	beq.n	8004936 <HAL_TIM_PWM_Start+0x13e>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a32      	ldr	r2, [pc, #200]	@ (80049e8 <HAL_TIM_PWM_Start+0x1f0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d009      	beq.n	8004936 <HAL_TIM_PWM_Start+0x13e>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a31      	ldr	r2, [pc, #196]	@ (80049ec <HAL_TIM_PWM_Start+0x1f4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d004      	beq.n	8004936 <HAL_TIM_PWM_Start+0x13e>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a2f      	ldr	r2, [pc, #188]	@ (80049f0 <HAL_TIM_PWM_Start+0x1f8>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d101      	bne.n	800493a <HAL_TIM_PWM_Start+0x142>
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <HAL_TIM_PWM_Start+0x144>
 800493a:	2300      	movs	r3, #0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d007      	beq.n	8004950 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800494e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a22      	ldr	r2, [pc, #136]	@ (80049e0 <HAL_TIM_PWM_Start+0x1e8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d01d      	beq.n	8004996 <HAL_TIM_PWM_Start+0x19e>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004962:	d018      	beq.n	8004996 <HAL_TIM_PWM_Start+0x19e>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a22      	ldr	r2, [pc, #136]	@ (80049f4 <HAL_TIM_PWM_Start+0x1fc>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d013      	beq.n	8004996 <HAL_TIM_PWM_Start+0x19e>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a21      	ldr	r2, [pc, #132]	@ (80049f8 <HAL_TIM_PWM_Start+0x200>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00e      	beq.n	8004996 <HAL_TIM_PWM_Start+0x19e>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a1f      	ldr	r2, [pc, #124]	@ (80049fc <HAL_TIM_PWM_Start+0x204>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d009      	beq.n	8004996 <HAL_TIM_PWM_Start+0x19e>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a17      	ldr	r2, [pc, #92]	@ (80049e4 <HAL_TIM_PWM_Start+0x1ec>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d004      	beq.n	8004996 <HAL_TIM_PWM_Start+0x19e>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a15      	ldr	r2, [pc, #84]	@ (80049e8 <HAL_TIM_PWM_Start+0x1f0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d115      	bne.n	80049c2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	689a      	ldr	r2, [r3, #8]
 800499c:	4b18      	ldr	r3, [pc, #96]	@ (8004a00 <HAL_TIM_PWM_Start+0x208>)
 800499e:	4013      	ands	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b06      	cmp	r3, #6
 80049a6:	d015      	beq.n	80049d4 <HAL_TIM_PWM_Start+0x1dc>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049ae:	d011      	beq.n	80049d4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0201 	orr.w	r2, r2, #1
 80049be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c0:	e008      	b.n	80049d4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0201 	orr.w	r2, r2, #1
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	e000      	b.n	80049d6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40012c00 	.word	0x40012c00
 80049e4:	40013400 	.word	0x40013400
 80049e8:	40014000 	.word	0x40014000
 80049ec:	40014400 	.word	0x40014400
 80049f0:	40014800 	.word	0x40014800
 80049f4:	40000400 	.word	0x40000400
 80049f8:	40000800 	.word	0x40000800
 80049fc:	40000c00 	.word	0x40000c00
 8004a00:	00010007 	.word	0x00010007

08004a04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a10:	2300      	movs	r3, #0
 8004a12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d101      	bne.n	8004a22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a1e:	2302      	movs	r3, #2
 8004a20:	e0ff      	b.n	8004c22 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b14      	cmp	r3, #20
 8004a2e:	f200 80f0 	bhi.w	8004c12 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a32:	a201      	add	r2, pc, #4	@ (adr r2, 8004a38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a38:	08004a8d 	.word	0x08004a8d
 8004a3c:	08004c13 	.word	0x08004c13
 8004a40:	08004c13 	.word	0x08004c13
 8004a44:	08004c13 	.word	0x08004c13
 8004a48:	08004acd 	.word	0x08004acd
 8004a4c:	08004c13 	.word	0x08004c13
 8004a50:	08004c13 	.word	0x08004c13
 8004a54:	08004c13 	.word	0x08004c13
 8004a58:	08004b0f 	.word	0x08004b0f
 8004a5c:	08004c13 	.word	0x08004c13
 8004a60:	08004c13 	.word	0x08004c13
 8004a64:	08004c13 	.word	0x08004c13
 8004a68:	08004b4f 	.word	0x08004b4f
 8004a6c:	08004c13 	.word	0x08004c13
 8004a70:	08004c13 	.word	0x08004c13
 8004a74:	08004c13 	.word	0x08004c13
 8004a78:	08004b91 	.word	0x08004b91
 8004a7c:	08004c13 	.word	0x08004c13
 8004a80:	08004c13 	.word	0x08004c13
 8004a84:	08004c13 	.word	0x08004c13
 8004a88:	08004bd1 	.word	0x08004bd1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fa3a 	bl	8004f0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699a      	ldr	r2, [r3, #24]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0208 	orr.w	r2, r2, #8
 8004aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0204 	bic.w	r2, r2, #4
 8004ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6999      	ldr	r1, [r3, #24]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	619a      	str	r2, [r3, #24]
      break;
 8004aca:	e0a5      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 faaa 	bl	800502c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	699a      	ldr	r2, [r3, #24]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ae6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699a      	ldr	r2, [r3, #24]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6999      	ldr	r1, [r3, #24]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	021a      	lsls	r2, r3, #8
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	619a      	str	r2, [r3, #24]
      break;
 8004b0c:	e084      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68b9      	ldr	r1, [r7, #8]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 fb13 	bl	8005140 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69da      	ldr	r2, [r3, #28]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0208 	orr.w	r2, r2, #8
 8004b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 0204 	bic.w	r2, r2, #4
 8004b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69d9      	ldr	r1, [r3, #28]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	691a      	ldr	r2, [r3, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	61da      	str	r2, [r3, #28]
      break;
 8004b4c:	e064      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68b9      	ldr	r1, [r7, #8]
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fb7b 	bl	8005250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	69da      	ldr	r2, [r3, #28]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69da      	ldr	r2, [r3, #28]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69d9      	ldr	r1, [r3, #28]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	021a      	lsls	r2, r3, #8
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	61da      	str	r2, [r3, #28]
      break;
 8004b8e:	e043      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68b9      	ldr	r1, [r7, #8]
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fbc4 	bl	8005324 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 0208 	orr.w	r2, r2, #8
 8004baa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0204 	bic.w	r2, r2, #4
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	691a      	ldr	r2, [r3, #16]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004bce:	e023      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68b9      	ldr	r1, [r7, #8]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 fc08 	bl	80053ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bfa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	021a      	lsls	r2, r3, #8
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004c10:	e002      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	75fb      	strb	r3, [r7, #23]
      break;
 8004c16:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c20:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3718      	adds	r7, #24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop

08004c2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_TIM_ConfigClockSource+0x1c>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e0b6      	b.n	8004db6 <HAL_TIM_ConfigClockSource+0x18a>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c84:	d03e      	beq.n	8004d04 <HAL_TIM_ConfigClockSource+0xd8>
 8004c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c8a:	f200 8087 	bhi.w	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c92:	f000 8086 	beq.w	8004da2 <HAL_TIM_ConfigClockSource+0x176>
 8004c96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c9a:	d87f      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004c9c:	2b70      	cmp	r3, #112	@ 0x70
 8004c9e:	d01a      	beq.n	8004cd6 <HAL_TIM_ConfigClockSource+0xaa>
 8004ca0:	2b70      	cmp	r3, #112	@ 0x70
 8004ca2:	d87b      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004ca4:	2b60      	cmp	r3, #96	@ 0x60
 8004ca6:	d050      	beq.n	8004d4a <HAL_TIM_ConfigClockSource+0x11e>
 8004ca8:	2b60      	cmp	r3, #96	@ 0x60
 8004caa:	d877      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004cac:	2b50      	cmp	r3, #80	@ 0x50
 8004cae:	d03c      	beq.n	8004d2a <HAL_TIM_ConfigClockSource+0xfe>
 8004cb0:	2b50      	cmp	r3, #80	@ 0x50
 8004cb2:	d873      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004cb4:	2b40      	cmp	r3, #64	@ 0x40
 8004cb6:	d058      	beq.n	8004d6a <HAL_TIM_ConfigClockSource+0x13e>
 8004cb8:	2b40      	cmp	r3, #64	@ 0x40
 8004cba:	d86f      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004cbc:	2b30      	cmp	r3, #48	@ 0x30
 8004cbe:	d064      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x15e>
 8004cc0:	2b30      	cmp	r3, #48	@ 0x30
 8004cc2:	d86b      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004cc4:	2b20      	cmp	r3, #32
 8004cc6:	d060      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x15e>
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	d867      	bhi.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d05c      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x15e>
 8004cd0:	2b10      	cmp	r3, #16
 8004cd2:	d05a      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x15e>
 8004cd4:	e062      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ce6:	f000 fc61 	bl	80055ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	609a      	str	r2, [r3, #8]
      break;
 8004d02:	e04f      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d14:	f000 fc4a 	bl	80055ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d26:	609a      	str	r2, [r3, #8]
      break;
 8004d28:	e03c      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d36:	461a      	mov	r2, r3
 8004d38:	f000 fbbe 	bl	80054b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2150      	movs	r1, #80	@ 0x50
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 fc17 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 8004d48:	e02c      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d56:	461a      	mov	r2, r3
 8004d58:	f000 fbdd 	bl	8005516 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2160      	movs	r1, #96	@ 0x60
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 fc07 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 8004d68:	e01c      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d76:	461a      	mov	r2, r3
 8004d78:	f000 fb9e 	bl	80054b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2140      	movs	r1, #64	@ 0x40
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fbf7 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 8004d88:	e00c      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4619      	mov	r1, r3
 8004d94:	4610      	mov	r0, r2
 8004d96:	f000 fbee 	bl	8005576 <TIM_ITRx_SetConfig>
      break;
 8004d9a:	e003      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004da0:	e000      	b.n	8004da4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004da2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a46      	ldr	r2, [pc, #280]	@ (8004eec <TIM_Base_SetConfig+0x12c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d013      	beq.n	8004e00 <TIM_Base_SetConfig+0x40>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dde:	d00f      	beq.n	8004e00 <TIM_Base_SetConfig+0x40>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a43      	ldr	r2, [pc, #268]	@ (8004ef0 <TIM_Base_SetConfig+0x130>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d00b      	beq.n	8004e00 <TIM_Base_SetConfig+0x40>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a42      	ldr	r2, [pc, #264]	@ (8004ef4 <TIM_Base_SetConfig+0x134>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d007      	beq.n	8004e00 <TIM_Base_SetConfig+0x40>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a41      	ldr	r2, [pc, #260]	@ (8004ef8 <TIM_Base_SetConfig+0x138>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d003      	beq.n	8004e00 <TIM_Base_SetConfig+0x40>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a40      	ldr	r2, [pc, #256]	@ (8004efc <TIM_Base_SetConfig+0x13c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d108      	bne.n	8004e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a35      	ldr	r2, [pc, #212]	@ (8004eec <TIM_Base_SetConfig+0x12c>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d01f      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e20:	d01b      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a32      	ldr	r2, [pc, #200]	@ (8004ef0 <TIM_Base_SetConfig+0x130>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d017      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a31      	ldr	r2, [pc, #196]	@ (8004ef4 <TIM_Base_SetConfig+0x134>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d013      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a30      	ldr	r2, [pc, #192]	@ (8004ef8 <TIM_Base_SetConfig+0x138>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00f      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8004efc <TIM_Base_SetConfig+0x13c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d00b      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a2e      	ldr	r2, [pc, #184]	@ (8004f00 <TIM_Base_SetConfig+0x140>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d007      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8004f04 <TIM_Base_SetConfig+0x144>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d003      	beq.n	8004e5a <TIM_Base_SetConfig+0x9a>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a2c      	ldr	r2, [pc, #176]	@ (8004f08 <TIM_Base_SetConfig+0x148>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d108      	bne.n	8004e6c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a16      	ldr	r2, [pc, #88]	@ (8004eec <TIM_Base_SetConfig+0x12c>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00f      	beq.n	8004eb8 <TIM_Base_SetConfig+0xf8>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a18      	ldr	r2, [pc, #96]	@ (8004efc <TIM_Base_SetConfig+0x13c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d00b      	beq.n	8004eb8 <TIM_Base_SetConfig+0xf8>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a17      	ldr	r2, [pc, #92]	@ (8004f00 <TIM_Base_SetConfig+0x140>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d007      	beq.n	8004eb8 <TIM_Base_SetConfig+0xf8>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a16      	ldr	r2, [pc, #88]	@ (8004f04 <TIM_Base_SetConfig+0x144>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d003      	beq.n	8004eb8 <TIM_Base_SetConfig+0xf8>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a15      	ldr	r2, [pc, #84]	@ (8004f08 <TIM_Base_SetConfig+0x148>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d103      	bne.n	8004ec0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d105      	bne.n	8004ede <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f023 0201 	bic.w	r2, r3, #1
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	611a      	str	r2, [r3, #16]
  }
}
 8004ede:	bf00      	nop
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40012c00 	.word	0x40012c00
 8004ef0:	40000400 	.word	0x40000400
 8004ef4:	40000800 	.word	0x40000800
 8004ef8:	40000c00 	.word	0x40000c00
 8004efc:	40013400 	.word	0x40013400
 8004f00:	40014000 	.word	0x40014000
 8004f04:	40014400 	.word	0x40014400
 8004f08:	40014800 	.word	0x40014800

08004f0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f023 0201 	bic.w	r2, r3, #1
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f023 0303 	bic.w	r3, r3, #3
 8004f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f023 0302 	bic.w	r3, r3, #2
 8004f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a2c      	ldr	r2, [pc, #176]	@ (8005018 <TIM_OC1_SetConfig+0x10c>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d00f      	beq.n	8004f8c <TIM_OC1_SetConfig+0x80>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a2b      	ldr	r2, [pc, #172]	@ (800501c <TIM_OC1_SetConfig+0x110>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00b      	beq.n	8004f8c <TIM_OC1_SetConfig+0x80>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a2a      	ldr	r2, [pc, #168]	@ (8005020 <TIM_OC1_SetConfig+0x114>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d007      	beq.n	8004f8c <TIM_OC1_SetConfig+0x80>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a29      	ldr	r2, [pc, #164]	@ (8005024 <TIM_OC1_SetConfig+0x118>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d003      	beq.n	8004f8c <TIM_OC1_SetConfig+0x80>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a28      	ldr	r2, [pc, #160]	@ (8005028 <TIM_OC1_SetConfig+0x11c>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d10c      	bne.n	8004fa6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	f023 0308 	bic.w	r3, r3, #8
 8004f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f023 0304 	bic.w	r3, r3, #4
 8004fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8005018 <TIM_OC1_SetConfig+0x10c>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d00f      	beq.n	8004fce <TIM_OC1_SetConfig+0xc2>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800501c <TIM_OC1_SetConfig+0x110>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d00b      	beq.n	8004fce <TIM_OC1_SetConfig+0xc2>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a19      	ldr	r2, [pc, #100]	@ (8005020 <TIM_OC1_SetConfig+0x114>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d007      	beq.n	8004fce <TIM_OC1_SetConfig+0xc2>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a18      	ldr	r2, [pc, #96]	@ (8005024 <TIM_OC1_SetConfig+0x118>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d003      	beq.n	8004fce <TIM_OC1_SetConfig+0xc2>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a17      	ldr	r2, [pc, #92]	@ (8005028 <TIM_OC1_SetConfig+0x11c>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d111      	bne.n	8004ff2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685a      	ldr	r2, [r3, #4]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	621a      	str	r2, [r3, #32]
}
 800500c:	bf00      	nop
 800500e:	371c      	adds	r7, #28
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	40012c00 	.word	0x40012c00
 800501c:	40013400 	.word	0x40013400
 8005020:	40014000 	.word	0x40014000
 8005024:	40014400 	.word	0x40014400
 8005028:	40014800 	.word	0x40014800

0800502c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	f023 0210 	bic.w	r2, r3, #16
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800505a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800505e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	021b      	lsls	r3, r3, #8
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	4313      	orrs	r3, r2
 8005072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f023 0320 	bic.w	r3, r3, #32
 800507a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a28      	ldr	r2, [pc, #160]	@ (800512c <TIM_OC2_SetConfig+0x100>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d003      	beq.n	8005098 <TIM_OC2_SetConfig+0x6c>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a27      	ldr	r2, [pc, #156]	@ (8005130 <TIM_OC2_SetConfig+0x104>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d10d      	bne.n	80050b4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800509e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a1d      	ldr	r2, [pc, #116]	@ (800512c <TIM_OC2_SetConfig+0x100>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d00f      	beq.n	80050dc <TIM_OC2_SetConfig+0xb0>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a1c      	ldr	r2, [pc, #112]	@ (8005130 <TIM_OC2_SetConfig+0x104>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d00b      	beq.n	80050dc <TIM_OC2_SetConfig+0xb0>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005134 <TIM_OC2_SetConfig+0x108>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d007      	beq.n	80050dc <TIM_OC2_SetConfig+0xb0>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005138 <TIM_OC2_SetConfig+0x10c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d003      	beq.n	80050dc <TIM_OC2_SetConfig+0xb0>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a19      	ldr	r2, [pc, #100]	@ (800513c <TIM_OC2_SetConfig+0x110>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d113      	bne.n	8005104 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	621a      	str	r2, [r3, #32]
}
 800511e:	bf00      	nop
 8005120:	371c      	adds	r7, #28
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	40012c00 	.word	0x40012c00
 8005130:	40013400 	.word	0x40013400
 8005134:	40014000 	.word	0x40014000
 8005138:	40014400 	.word	0x40014400
 800513c:	40014800 	.word	0x40014800

08005140 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800516e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0303 	bic.w	r3, r3, #3
 800517a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800518c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	021b      	lsls	r3, r3, #8
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	4313      	orrs	r3, r2
 8005198:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a27      	ldr	r2, [pc, #156]	@ (800523c <TIM_OC3_SetConfig+0xfc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d003      	beq.n	80051aa <TIM_OC3_SetConfig+0x6a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a26      	ldr	r2, [pc, #152]	@ (8005240 <TIM_OC3_SetConfig+0x100>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d10d      	bne.n	80051c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a1c      	ldr	r2, [pc, #112]	@ (800523c <TIM_OC3_SetConfig+0xfc>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00f      	beq.n	80051ee <TIM_OC3_SetConfig+0xae>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a1b      	ldr	r2, [pc, #108]	@ (8005240 <TIM_OC3_SetConfig+0x100>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00b      	beq.n	80051ee <TIM_OC3_SetConfig+0xae>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005244 <TIM_OC3_SetConfig+0x104>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d007      	beq.n	80051ee <TIM_OC3_SetConfig+0xae>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a19      	ldr	r2, [pc, #100]	@ (8005248 <TIM_OC3_SetConfig+0x108>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_OC3_SetConfig+0xae>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a18      	ldr	r2, [pc, #96]	@ (800524c <TIM_OC3_SetConfig+0x10c>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d113      	bne.n	8005216 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	693a      	ldr	r2, [r7, #16]
 8005206:	4313      	orrs	r3, r2
 8005208:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	011b      	lsls	r3, r3, #4
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	4313      	orrs	r3, r2
 8005214:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	621a      	str	r2, [r3, #32]
}
 8005230:	bf00      	nop
 8005232:	371c      	adds	r7, #28
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	40012c00 	.word	0x40012c00
 8005240:	40013400 	.word	0x40013400
 8005244:	40014000 	.word	0x40014000
 8005248:	40014400 	.word	0x40014400
 800524c:	40014800 	.word	0x40014800

08005250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800527e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800528a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	021b      	lsls	r3, r3, #8
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4313      	orrs	r3, r2
 8005296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800529e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	031b      	lsls	r3, r3, #12
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a18      	ldr	r2, [pc, #96]	@ (8005310 <TIM_OC4_SetConfig+0xc0>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d00f      	beq.n	80052d4 <TIM_OC4_SetConfig+0x84>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a17      	ldr	r2, [pc, #92]	@ (8005314 <TIM_OC4_SetConfig+0xc4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d00b      	beq.n	80052d4 <TIM_OC4_SetConfig+0x84>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a16      	ldr	r2, [pc, #88]	@ (8005318 <TIM_OC4_SetConfig+0xc8>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d007      	beq.n	80052d4 <TIM_OC4_SetConfig+0x84>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a15      	ldr	r2, [pc, #84]	@ (800531c <TIM_OC4_SetConfig+0xcc>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d003      	beq.n	80052d4 <TIM_OC4_SetConfig+0x84>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a14      	ldr	r2, [pc, #80]	@ (8005320 <TIM_OC4_SetConfig+0xd0>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d109      	bne.n	80052e8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80052da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	019b      	lsls	r3, r3, #6
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685a      	ldr	r2, [r3, #4]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	621a      	str	r2, [r3, #32]
}
 8005302:	bf00      	nop
 8005304:	371c      	adds	r7, #28
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	40012c00 	.word	0x40012c00
 8005314:	40013400 	.word	0x40013400
 8005318:	40014000 	.word	0x40014000
 800531c:	40014400 	.word	0x40014400
 8005320:	40014800 	.word	0x40014800

08005324 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005324:	b480      	push	{r7}
 8005326:	b087      	sub	sp, #28
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	4313      	orrs	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005368:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	041b      	lsls	r3, r3, #16
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	4313      	orrs	r3, r2
 8005374:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a17      	ldr	r2, [pc, #92]	@ (80053d8 <TIM_OC5_SetConfig+0xb4>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00f      	beq.n	800539e <TIM_OC5_SetConfig+0x7a>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a16      	ldr	r2, [pc, #88]	@ (80053dc <TIM_OC5_SetConfig+0xb8>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d00b      	beq.n	800539e <TIM_OC5_SetConfig+0x7a>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a15      	ldr	r2, [pc, #84]	@ (80053e0 <TIM_OC5_SetConfig+0xbc>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d007      	beq.n	800539e <TIM_OC5_SetConfig+0x7a>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a14      	ldr	r2, [pc, #80]	@ (80053e4 <TIM_OC5_SetConfig+0xc0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d003      	beq.n	800539e <TIM_OC5_SetConfig+0x7a>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a13      	ldr	r2, [pc, #76]	@ (80053e8 <TIM_OC5_SetConfig+0xc4>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d109      	bne.n	80053b2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	021b      	lsls	r3, r3, #8
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	621a      	str	r2, [r3, #32]
}
 80053cc:	bf00      	nop
 80053ce:	371c      	adds	r7, #28
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	40012c00 	.word	0x40012c00
 80053dc:	40013400 	.word	0x40013400
 80053e0:	40014000 	.word	0x40014000
 80053e4:	40014400 	.word	0x40014400
 80053e8:	40014800 	.word	0x40014800

080053ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800541a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800541e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	021b      	lsls	r3, r3, #8
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	4313      	orrs	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005432:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	051b      	lsls	r3, r3, #20
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	4313      	orrs	r3, r2
 800543e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a18      	ldr	r2, [pc, #96]	@ (80054a4 <TIM_OC6_SetConfig+0xb8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d00f      	beq.n	8005468 <TIM_OC6_SetConfig+0x7c>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a17      	ldr	r2, [pc, #92]	@ (80054a8 <TIM_OC6_SetConfig+0xbc>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d00b      	beq.n	8005468 <TIM_OC6_SetConfig+0x7c>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a16      	ldr	r2, [pc, #88]	@ (80054ac <TIM_OC6_SetConfig+0xc0>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d007      	beq.n	8005468 <TIM_OC6_SetConfig+0x7c>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a15      	ldr	r2, [pc, #84]	@ (80054b0 <TIM_OC6_SetConfig+0xc4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d003      	beq.n	8005468 <TIM_OC6_SetConfig+0x7c>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a14      	ldr	r2, [pc, #80]	@ (80054b4 <TIM_OC6_SetConfig+0xc8>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d109      	bne.n	800547c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800546e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	029b      	lsls	r3, r3, #10
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	4313      	orrs	r3, r2
 800547a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	621a      	str	r2, [r3, #32]
}
 8005496:	bf00      	nop
 8005498:	371c      	adds	r7, #28
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	40012c00 	.word	0x40012c00
 80054a8:	40013400 	.word	0x40013400
 80054ac:	40014000 	.word	0x40014000
 80054b0:	40014400 	.word	0x40014400
 80054b4:	40014800 	.word	0x40014800

080054b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	f023 0201 	bic.w	r2, r3, #1
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f023 030a 	bic.w	r3, r3, #10
 80054f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	621a      	str	r2, [r3, #32]
}
 800550a:	bf00      	nop
 800550c:	371c      	adds	r7, #28
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005516:	b480      	push	{r7}
 8005518:	b087      	sub	sp, #28
 800551a:	af00      	add	r7, sp, #0
 800551c:	60f8      	str	r0, [r7, #12]
 800551e:	60b9      	str	r1, [r7, #8]
 8005520:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a1b      	ldr	r3, [r3, #32]
 800552c:	f023 0210 	bic.w	r2, r3, #16
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005540:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	031b      	lsls	r3, r3, #12
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	4313      	orrs	r3, r2
 800554a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005552:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	011b      	lsls	r3, r3, #4
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	621a      	str	r2, [r3, #32]
}
 800556a:	bf00      	nop
 800556c:	371c      	adds	r7, #28
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005576:	b480      	push	{r7}
 8005578:	b085      	sub	sp, #20
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800558c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	f043 0307 	orr.w	r3, r3, #7
 8005598:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	609a      	str	r2, [r3, #8]
}
 80055a0:	bf00      	nop
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b087      	sub	sp, #28
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	021a      	lsls	r2, r3, #8
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	609a      	str	r2, [r3, #8]
}
 80055e0:	bf00      	nop
 80055e2:	371c      	adds	r7, #28
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f003 031f 	and.w	r3, r3, #31
 80055fe:	2201      	movs	r2, #1
 8005600:	fa02 f303 	lsl.w	r3, r2, r3
 8005604:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a1a      	ldr	r2, [r3, #32]
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	43db      	mvns	r3, r3
 800560e:	401a      	ands	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a1a      	ldr	r2, [r3, #32]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 031f 	and.w	r3, r3, #31
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	fa01 f303 	lsl.w	r3, r1, r3
 8005624:	431a      	orrs	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	621a      	str	r2, [r3, #32]
}
 800562a:	bf00      	nop
 800562c:	371c      	adds	r7, #28
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
	...

08005638 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800564c:	2302      	movs	r3, #2
 800564e:	e068      	b.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a2e      	ldr	r2, [pc, #184]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d004      	beq.n	8005684 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a2d      	ldr	r2, [pc, #180]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d108      	bne.n	8005696 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800568a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1e      	ldr	r2, [pc, #120]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d01d      	beq.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c2:	d018      	beq.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005738 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d013      	beq.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a1a      	ldr	r2, [pc, #104]	@ (800573c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d00e      	beq.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a18      	ldr	r2, [pc, #96]	@ (8005740 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d009      	beq.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a13      	ldr	r2, [pc, #76]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d004      	beq.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a14      	ldr	r2, [pc, #80]	@ (8005744 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d10c      	bne.n	8005710 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	4313      	orrs	r3, r2
 8005706:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40012c00 	.word	0x40012c00
 8005734:	40013400 	.word	0x40013400
 8005738:	40000400 	.word	0x40000400
 800573c:	40000800 	.word	0x40000800
 8005740:	40000c00 	.word	0x40000c00
 8005744:	40014000 	.word	0x40014000

08005748 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005760:	2302      	movs	r3, #2
 8005762:	e065      	b.n	8005830 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	4313      	orrs	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	041b      	lsls	r3, r3, #16
 80057da:	4313      	orrs	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a16      	ldr	r2, [pc, #88]	@ (800583c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d004      	beq.n	80057f2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a14      	ldr	r2, [pc, #80]	@ (8005840 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d115      	bne.n	800581e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fc:	051b      	lsls	r3, r3, #20
 80057fe:	4313      	orrs	r3, r2
 8005800:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	4313      	orrs	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	40012c00 	.word	0x40012c00
 8005840:	40013400 	.word	0x40013400

08005844 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e040      	b.n	80058d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d106      	bne.n	800586c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fc f9d2 	bl	8001c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2224      	movs	r2, #36	@ 0x24
 8005870:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 0201 	bic.w	r2, r2, #1
 8005880:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fedc 	bl	8006648 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 fc21 	bl	80060d8 <UART_SetConfig>
 8005896:	4603      	mov	r3, r0
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e01b      	b.n	80058d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80058be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0201 	orr.w	r2, r2, #1
 80058ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 ff5b 	bl	800678c <UART_CheckIdleState>
 80058d6:	4603      	mov	r3, r0
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3708      	adds	r7, #8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08a      	sub	sp, #40	@ 0x28
 80058e4:	af02      	add	r7, sp, #8
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	603b      	str	r3, [r7, #0]
 80058ec:	4613      	mov	r3, r2
 80058ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058f4:	2b20      	cmp	r3, #32
 80058f6:	d177      	bne.n	80059e8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <HAL_UART_Transmit+0x24>
 80058fe:	88fb      	ldrh	r3, [r7, #6]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e070      	b.n	80059ea <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2221      	movs	r2, #33	@ 0x21
 8005914:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005916:	f7fc fa79 	bl	8001e0c <HAL_GetTick>
 800591a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	88fa      	ldrh	r2, [r7, #6]
 8005920:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	88fa      	ldrh	r2, [r7, #6]
 8005928:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005934:	d108      	bne.n	8005948 <HAL_UART_Transmit+0x68>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d104      	bne.n	8005948 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800593e:	2300      	movs	r3, #0
 8005940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	61bb      	str	r3, [r7, #24]
 8005946:	e003      	b.n	8005950 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800594c:	2300      	movs	r3, #0
 800594e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005950:	e02f      	b.n	80059b2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2200      	movs	r2, #0
 800595a:	2180      	movs	r1, #128	@ 0x80
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 ffbd 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d004      	beq.n	8005972 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e03b      	b.n	80059ea <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10b      	bne.n	8005990 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	881a      	ldrh	r2, [r3, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005984:	b292      	uxth	r2, r2
 8005986:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	3302      	adds	r3, #2
 800598c:	61bb      	str	r3, [r7, #24]
 800598e:	e007      	b.n	80059a0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	781a      	ldrb	r2, [r3, #0]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	3301      	adds	r3, #1
 800599e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	3b01      	subs	r3, #1
 80059aa:	b29a      	uxth	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1c9      	bne.n	8005952 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2200      	movs	r2, #0
 80059c6:	2140      	movs	r1, #64	@ 0x40
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 ff87 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d004      	beq.n	80059de <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2220      	movs	r2, #32
 80059d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e005      	b.n	80059ea <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2220      	movs	r2, #32
 80059e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80059e4:	2300      	movs	r3, #0
 80059e6:	e000      	b.n	80059ea <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80059e8:	2302      	movs	r3, #2
  }
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3720      	adds	r7, #32
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b08a      	sub	sp, #40	@ 0x28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	4613      	mov	r3, r2
 8005a00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d137      	bne.n	8005a7c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d002      	beq.n	8005a18 <HAL_UART_Receive_IT+0x24>
 8005a12:	88fb      	ldrh	r3, [r7, #6]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d101      	bne.n	8005a1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e030      	b.n	8005a7e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <HAL_UART_Receive_IT+0x94>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d01f      	beq.n	8005a6c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d018      	beq.n	8005a6c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	e853 3f00 	ldrex	r3, [r3]
 8005a46:	613b      	str	r3, [r7, #16]
   return(result);
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	623b      	str	r3, [r7, #32]
 8005a5a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	69f9      	ldr	r1, [r7, #28]
 8005a5e:	6a3a      	ldr	r2, [r7, #32]
 8005a60:	e841 2300 	strex	r3, r2, [r1]
 8005a64:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e6      	bne.n	8005a3a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005a6c:	88fb      	ldrh	r3, [r7, #6]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	68b9      	ldr	r1, [r7, #8]
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 ffa0 	bl	80069b8 <UART_Start_Receive_IT>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	e000      	b.n	8005a7e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a7c:	2302      	movs	r3, #2
  }
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3728      	adds	r7, #40	@ 0x28
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40008000 	.word	0x40008000

08005a8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b0ba      	sub	sp, #232	@ 0xe8
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005ab2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005ab6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005aba:	4013      	ands	r3, r2
 8005abc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005ac0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d115      	bne.n	8005af4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005acc:	f003 0320 	and.w	r3, r3, #32
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00f      	beq.n	8005af4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad8:	f003 0320 	and.w	r3, r3, #32
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d009      	beq.n	8005af4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 82ca 	beq.w	800607e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	4798      	blx	r3
      }
      return;
 8005af2:	e2c4      	b.n	800607e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005af4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 8117 	beq.w	8005d2c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005afe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005b0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005b0e:	4b85      	ldr	r3, [pc, #532]	@ (8005d24 <HAL_UART_IRQHandler+0x298>)
 8005b10:	4013      	ands	r3, r2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f000 810a 	beq.w	8005d2c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d011      	beq.n	8005b48 <HAL_UART_IRQHandler+0xbc>
 8005b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00b      	beq.n	8005b48 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2201      	movs	r2, #1
 8005b36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b3e:	f043 0201 	orr.w	r2, r3, #1
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d011      	beq.n	8005b78 <HAL_UART_IRQHandler+0xec>
 8005b54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00b      	beq.n	8005b78 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2202      	movs	r2, #2
 8005b66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b6e:	f043 0204 	orr.w	r2, r3, #4
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d011      	beq.n	8005ba8 <HAL_UART_IRQHandler+0x11c>
 8005b84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b88:	f003 0301 	and.w	r3, r3, #1
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00b      	beq.n	8005ba8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2204      	movs	r2, #4
 8005b96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b9e:	f043 0202 	orr.w	r2, r3, #2
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bac:	f003 0308 	and.w	r3, r3, #8
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d017      	beq.n	8005be4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d105      	bne.n	8005bcc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005bc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bc4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00b      	beq.n	8005be4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2208      	movs	r2, #8
 8005bd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bda:	f043 0208 	orr.w	r2, r3, #8
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d012      	beq.n	8005c16 <HAL_UART_IRQHandler+0x18a>
 8005bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bf4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00c      	beq.n	8005c16 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c0c:	f043 0220 	orr.w	r2, r3, #32
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f000 8230 	beq.w	8006082 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c26:	f003 0320 	and.w	r3, r3, #32
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00d      	beq.n	8005c4a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c32:	f003 0320 	and.w	r3, r3, #32
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d007      	beq.n	8005c4a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d003      	beq.n	8005c4a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c5e:	2b40      	cmp	r3, #64	@ 0x40
 8005c60:	d005      	beq.n	8005c6e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d04f      	beq.n	8005d0e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 ff68 	bl	8006b44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c7e:	2b40      	cmp	r3, #64	@ 0x40
 8005c80:	d141      	bne.n	8005d06 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3308      	adds	r3, #8
 8005c88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c90:	e853 3f00 	ldrex	r3, [r3]
 8005c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	3308      	adds	r3, #8
 8005caa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005cae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005cba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005cbe:	e841 2300 	strex	r3, r2, [r1]
 8005cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1d9      	bne.n	8005c82 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d013      	beq.n	8005cfe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cda:	4a13      	ldr	r2, [pc, #76]	@ (8005d28 <HAL_UART_IRQHandler+0x29c>)
 8005cdc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7fc fa11 	bl	800210a <HAL_DMA_Abort_IT>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d017      	beq.n	8005d1e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005cf8:	4610      	mov	r0, r2
 8005cfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cfc:	e00f      	b.n	8005d1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f9d4 	bl	80060ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d04:	e00b      	b.n	8005d1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f9d0 	bl	80060ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d0c:	e007      	b.n	8005d1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f9cc 	bl	80060ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005d1c:	e1b1      	b.n	8006082 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d1e:	bf00      	nop
    return;
 8005d20:	e1af      	b.n	8006082 <HAL_UART_IRQHandler+0x5f6>
 8005d22:	bf00      	nop
 8005d24:	04000120 	.word	0x04000120
 8005d28:	08006c0d 	.word	0x08006c0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	f040 816a 	bne.w	800600a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d3a:	f003 0310 	and.w	r3, r3, #16
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 8163 	beq.w	800600a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d48:	f003 0310 	and.w	r3, r3, #16
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 815c 	beq.w	800600a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2210      	movs	r2, #16
 8005d58:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d64:	2b40      	cmp	r3, #64	@ 0x40
 8005d66:	f040 80d4 	bne.w	8005f12 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d76:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f000 80ad 	beq.w	8005eda <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005d86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	f080 80a5 	bcs.w	8005eda <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d96:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f040 8086 	bne.w	8005eb8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005db8:	e853 3f00 	ldrex	r3, [r3]
 8005dbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005dc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005dc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005dd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005dda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005de2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005de6:	e841 2300 	strex	r3, r2, [r1]
 8005dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005dee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1da      	bne.n	8005dac <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e00:	e853 3f00 	ldrex	r3, [r3]
 8005e04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e08:	f023 0301 	bic.w	r3, r3, #1
 8005e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	3308      	adds	r3, #8
 8005e16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e26:	e841 2300 	strex	r3, r2, [r1]
 8005e2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1e1      	bne.n	8005df6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	3308      	adds	r3, #8
 8005e38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e3c:	e853 3f00 	ldrex	r3, [r3]
 8005e40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	3308      	adds	r3, #8
 8005e52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005e5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e5e:	e841 2300 	strex	r3, r2, [r1]
 8005e62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005e64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e3      	bne.n	8005e32 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e80:	e853 3f00 	ldrex	r3, [r3]
 8005e84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e88:	f023 0310 	bic.w	r3, r3, #16
 8005e8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	461a      	mov	r2, r3
 8005e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ea0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ea2:	e841 2300 	strex	r3, r2, [r1]
 8005ea6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1e4      	bne.n	8005e78 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fc f8eb 	bl	800208e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f8f4 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005ed8:	e0d5      	b.n	8006086 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ee0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	f040 80ce 	bne.w	8006086 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b20      	cmp	r3, #32
 8005ef8:	f040 80c5 	bne.w	8006086 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005f08:	4619      	mov	r1, r3
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f8d8 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
      return;
 8005f10:	e0b9      	b.n	8006086 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 80ab 	beq.w	800608a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005f34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 80a6 	beq.w	800608a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f46:	e853 3f00 	ldrex	r3, [r3]
 8005f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e4      	bne.n	8005f3e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3308      	adds	r3, #8
 8005f7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	e853 3f00 	ldrex	r3, [r3]
 8005f82:	623b      	str	r3, [r7, #32]
   return(result);
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	f023 0301 	bic.w	r3, r3, #1
 8005f8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3308      	adds	r3, #8
 8005f94:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f98:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fa0:	e841 2300 	strex	r3, r2, [r1]
 8005fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1e3      	bne.n	8005f74 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2220      	movs	r2, #32
 8005fb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	e853 3f00 	ldrex	r3, [r3]
 8005fcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f023 0310 	bic.w	r3, r3, #16
 8005fd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	461a      	mov	r2, r3
 8005fde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005fe2:	61fb      	str	r3, [r7, #28]
 8005fe4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	69b9      	ldr	r1, [r7, #24]
 8005fe8:	69fa      	ldr	r2, [r7, #28]
 8005fea:	e841 2300 	strex	r3, r2, [r1]
 8005fee:	617b      	str	r3, [r7, #20]
   return(result);
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1e4      	bne.n	8005fc0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2202      	movs	r2, #2
 8005ffa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ffc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006000:	4619      	mov	r1, r3
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f85c 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006008:	e03f      	b.n	800608a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800600a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800600e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00e      	beq.n	8006034 <HAL_UART_IRQHandler+0x5a8>
 8006016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800601a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d008      	beq.n	8006034 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800602a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 ffe9 	bl	8007004 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006032:	e02d      	b.n	8006090 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00e      	beq.n	800605e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006048:	2b00      	cmp	r3, #0
 800604a:	d008      	beq.n	800605e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006050:	2b00      	cmp	r3, #0
 8006052:	d01c      	beq.n	800608e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	4798      	blx	r3
    }
    return;
 800605c:	e017      	b.n	800608e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800605e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006066:	2b00      	cmp	r3, #0
 8006068:	d012      	beq.n	8006090 <HAL_UART_IRQHandler+0x604>
 800606a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800606e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 fdde 	bl	8006c38 <UART_EndTransmit_IT>
    return;
 800607c:	e008      	b.n	8006090 <HAL_UART_IRQHandler+0x604>
      return;
 800607e:	bf00      	nop
 8006080:	e006      	b.n	8006090 <HAL_UART_IRQHandler+0x604>
    return;
 8006082:	bf00      	nop
 8006084:	e004      	b.n	8006090 <HAL_UART_IRQHandler+0x604>
      return;
 8006086:	bf00      	nop
 8006088:	e002      	b.n	8006090 <HAL_UART_IRQHandler+0x604>
      return;
 800608a:	bf00      	nop
 800608c:	e000      	b.n	8006090 <HAL_UART_IRQHandler+0x604>
    return;
 800608e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006090:	37e8      	adds	r7, #232	@ 0xe8
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop

08006098 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	460b      	mov	r3, r1
 80060ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060dc:	b08a      	sub	sp, #40	@ 0x28
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	431a      	orrs	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	431a      	orrs	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	4ba4      	ldr	r3, [pc, #656]	@ (8006398 <UART_SetConfig+0x2c0>)
 8006108:	4013      	ands	r3, r2
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	6812      	ldr	r2, [r2, #0]
 800610e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006110:	430b      	orrs	r3, r1
 8006112:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	68da      	ldr	r2, [r3, #12]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	430a      	orrs	r2, r1
 8006128:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a99      	ldr	r2, [pc, #612]	@ (800639c <UART_SetConfig+0x2c4>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d004      	beq.n	8006144 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006140:	4313      	orrs	r3, r2
 8006142:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006154:	430a      	orrs	r2, r1
 8006156:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a90      	ldr	r2, [pc, #576]	@ (80063a0 <UART_SetConfig+0x2c8>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d126      	bne.n	80061b0 <UART_SetConfig+0xd8>
 8006162:	4b90      	ldr	r3, [pc, #576]	@ (80063a4 <UART_SetConfig+0x2cc>)
 8006164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006168:	f003 0303 	and.w	r3, r3, #3
 800616c:	2b03      	cmp	r3, #3
 800616e:	d81b      	bhi.n	80061a8 <UART_SetConfig+0xd0>
 8006170:	a201      	add	r2, pc, #4	@ (adr r2, 8006178 <UART_SetConfig+0xa0>)
 8006172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006176:	bf00      	nop
 8006178:	08006189 	.word	0x08006189
 800617c:	08006199 	.word	0x08006199
 8006180:	08006191 	.word	0x08006191
 8006184:	080061a1 	.word	0x080061a1
 8006188:	2301      	movs	r3, #1
 800618a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800618e:	e116      	b.n	80063be <UART_SetConfig+0x2e6>
 8006190:	2302      	movs	r3, #2
 8006192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006196:	e112      	b.n	80063be <UART_SetConfig+0x2e6>
 8006198:	2304      	movs	r3, #4
 800619a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800619e:	e10e      	b.n	80063be <UART_SetConfig+0x2e6>
 80061a0:	2308      	movs	r3, #8
 80061a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061a6:	e10a      	b.n	80063be <UART_SetConfig+0x2e6>
 80061a8:	2310      	movs	r3, #16
 80061aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ae:	e106      	b.n	80063be <UART_SetConfig+0x2e6>
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a7c      	ldr	r2, [pc, #496]	@ (80063a8 <UART_SetConfig+0x2d0>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d138      	bne.n	800622c <UART_SetConfig+0x154>
 80061ba:	4b7a      	ldr	r3, [pc, #488]	@ (80063a4 <UART_SetConfig+0x2cc>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	f003 030c 	and.w	r3, r3, #12
 80061c4:	2b0c      	cmp	r3, #12
 80061c6:	d82d      	bhi.n	8006224 <UART_SetConfig+0x14c>
 80061c8:	a201      	add	r2, pc, #4	@ (adr r2, 80061d0 <UART_SetConfig+0xf8>)
 80061ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ce:	bf00      	nop
 80061d0:	08006205 	.word	0x08006205
 80061d4:	08006225 	.word	0x08006225
 80061d8:	08006225 	.word	0x08006225
 80061dc:	08006225 	.word	0x08006225
 80061e0:	08006215 	.word	0x08006215
 80061e4:	08006225 	.word	0x08006225
 80061e8:	08006225 	.word	0x08006225
 80061ec:	08006225 	.word	0x08006225
 80061f0:	0800620d 	.word	0x0800620d
 80061f4:	08006225 	.word	0x08006225
 80061f8:	08006225 	.word	0x08006225
 80061fc:	08006225 	.word	0x08006225
 8006200:	0800621d 	.word	0x0800621d
 8006204:	2300      	movs	r3, #0
 8006206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800620a:	e0d8      	b.n	80063be <UART_SetConfig+0x2e6>
 800620c:	2302      	movs	r3, #2
 800620e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006212:	e0d4      	b.n	80063be <UART_SetConfig+0x2e6>
 8006214:	2304      	movs	r3, #4
 8006216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800621a:	e0d0      	b.n	80063be <UART_SetConfig+0x2e6>
 800621c:	2308      	movs	r3, #8
 800621e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006222:	e0cc      	b.n	80063be <UART_SetConfig+0x2e6>
 8006224:	2310      	movs	r3, #16
 8006226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800622a:	e0c8      	b.n	80063be <UART_SetConfig+0x2e6>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a5e      	ldr	r2, [pc, #376]	@ (80063ac <UART_SetConfig+0x2d4>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d125      	bne.n	8006282 <UART_SetConfig+0x1aa>
 8006236:	4b5b      	ldr	r3, [pc, #364]	@ (80063a4 <UART_SetConfig+0x2cc>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006240:	2b30      	cmp	r3, #48	@ 0x30
 8006242:	d016      	beq.n	8006272 <UART_SetConfig+0x19a>
 8006244:	2b30      	cmp	r3, #48	@ 0x30
 8006246:	d818      	bhi.n	800627a <UART_SetConfig+0x1a2>
 8006248:	2b20      	cmp	r3, #32
 800624a:	d00a      	beq.n	8006262 <UART_SetConfig+0x18a>
 800624c:	2b20      	cmp	r3, #32
 800624e:	d814      	bhi.n	800627a <UART_SetConfig+0x1a2>
 8006250:	2b00      	cmp	r3, #0
 8006252:	d002      	beq.n	800625a <UART_SetConfig+0x182>
 8006254:	2b10      	cmp	r3, #16
 8006256:	d008      	beq.n	800626a <UART_SetConfig+0x192>
 8006258:	e00f      	b.n	800627a <UART_SetConfig+0x1a2>
 800625a:	2300      	movs	r3, #0
 800625c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006260:	e0ad      	b.n	80063be <UART_SetConfig+0x2e6>
 8006262:	2302      	movs	r3, #2
 8006264:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006268:	e0a9      	b.n	80063be <UART_SetConfig+0x2e6>
 800626a:	2304      	movs	r3, #4
 800626c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006270:	e0a5      	b.n	80063be <UART_SetConfig+0x2e6>
 8006272:	2308      	movs	r3, #8
 8006274:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006278:	e0a1      	b.n	80063be <UART_SetConfig+0x2e6>
 800627a:	2310      	movs	r3, #16
 800627c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006280:	e09d      	b.n	80063be <UART_SetConfig+0x2e6>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a4a      	ldr	r2, [pc, #296]	@ (80063b0 <UART_SetConfig+0x2d8>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d125      	bne.n	80062d8 <UART_SetConfig+0x200>
 800628c:	4b45      	ldr	r3, [pc, #276]	@ (80063a4 <UART_SetConfig+0x2cc>)
 800628e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006292:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006296:	2bc0      	cmp	r3, #192	@ 0xc0
 8006298:	d016      	beq.n	80062c8 <UART_SetConfig+0x1f0>
 800629a:	2bc0      	cmp	r3, #192	@ 0xc0
 800629c:	d818      	bhi.n	80062d0 <UART_SetConfig+0x1f8>
 800629e:	2b80      	cmp	r3, #128	@ 0x80
 80062a0:	d00a      	beq.n	80062b8 <UART_SetConfig+0x1e0>
 80062a2:	2b80      	cmp	r3, #128	@ 0x80
 80062a4:	d814      	bhi.n	80062d0 <UART_SetConfig+0x1f8>
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <UART_SetConfig+0x1d8>
 80062aa:	2b40      	cmp	r3, #64	@ 0x40
 80062ac:	d008      	beq.n	80062c0 <UART_SetConfig+0x1e8>
 80062ae:	e00f      	b.n	80062d0 <UART_SetConfig+0x1f8>
 80062b0:	2300      	movs	r3, #0
 80062b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062b6:	e082      	b.n	80063be <UART_SetConfig+0x2e6>
 80062b8:	2302      	movs	r3, #2
 80062ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062be:	e07e      	b.n	80063be <UART_SetConfig+0x2e6>
 80062c0:	2304      	movs	r3, #4
 80062c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062c6:	e07a      	b.n	80063be <UART_SetConfig+0x2e6>
 80062c8:	2308      	movs	r3, #8
 80062ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062ce:	e076      	b.n	80063be <UART_SetConfig+0x2e6>
 80062d0:	2310      	movs	r3, #16
 80062d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062d6:	e072      	b.n	80063be <UART_SetConfig+0x2e6>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a35      	ldr	r2, [pc, #212]	@ (80063b4 <UART_SetConfig+0x2dc>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d12a      	bne.n	8006338 <UART_SetConfig+0x260>
 80062e2:	4b30      	ldr	r3, [pc, #192]	@ (80063a4 <UART_SetConfig+0x2cc>)
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062f0:	d01a      	beq.n	8006328 <UART_SetConfig+0x250>
 80062f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062f6:	d81b      	bhi.n	8006330 <UART_SetConfig+0x258>
 80062f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062fc:	d00c      	beq.n	8006318 <UART_SetConfig+0x240>
 80062fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006302:	d815      	bhi.n	8006330 <UART_SetConfig+0x258>
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <UART_SetConfig+0x238>
 8006308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800630c:	d008      	beq.n	8006320 <UART_SetConfig+0x248>
 800630e:	e00f      	b.n	8006330 <UART_SetConfig+0x258>
 8006310:	2300      	movs	r3, #0
 8006312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006316:	e052      	b.n	80063be <UART_SetConfig+0x2e6>
 8006318:	2302      	movs	r3, #2
 800631a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800631e:	e04e      	b.n	80063be <UART_SetConfig+0x2e6>
 8006320:	2304      	movs	r3, #4
 8006322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006326:	e04a      	b.n	80063be <UART_SetConfig+0x2e6>
 8006328:	2308      	movs	r3, #8
 800632a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800632e:	e046      	b.n	80063be <UART_SetConfig+0x2e6>
 8006330:	2310      	movs	r3, #16
 8006332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006336:	e042      	b.n	80063be <UART_SetConfig+0x2e6>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a17      	ldr	r2, [pc, #92]	@ (800639c <UART_SetConfig+0x2c4>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d13a      	bne.n	80063b8 <UART_SetConfig+0x2e0>
 8006342:	4b18      	ldr	r3, [pc, #96]	@ (80063a4 <UART_SetConfig+0x2cc>)
 8006344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006348:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800634c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006350:	d01a      	beq.n	8006388 <UART_SetConfig+0x2b0>
 8006352:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006356:	d81b      	bhi.n	8006390 <UART_SetConfig+0x2b8>
 8006358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800635c:	d00c      	beq.n	8006378 <UART_SetConfig+0x2a0>
 800635e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006362:	d815      	bhi.n	8006390 <UART_SetConfig+0x2b8>
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <UART_SetConfig+0x298>
 8006368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800636c:	d008      	beq.n	8006380 <UART_SetConfig+0x2a8>
 800636e:	e00f      	b.n	8006390 <UART_SetConfig+0x2b8>
 8006370:	2300      	movs	r3, #0
 8006372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006376:	e022      	b.n	80063be <UART_SetConfig+0x2e6>
 8006378:	2302      	movs	r3, #2
 800637a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800637e:	e01e      	b.n	80063be <UART_SetConfig+0x2e6>
 8006380:	2304      	movs	r3, #4
 8006382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006386:	e01a      	b.n	80063be <UART_SetConfig+0x2e6>
 8006388:	2308      	movs	r3, #8
 800638a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800638e:	e016      	b.n	80063be <UART_SetConfig+0x2e6>
 8006390:	2310      	movs	r3, #16
 8006392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006396:	e012      	b.n	80063be <UART_SetConfig+0x2e6>
 8006398:	efff69f3 	.word	0xefff69f3
 800639c:	40008000 	.word	0x40008000
 80063a0:	40013800 	.word	0x40013800
 80063a4:	40021000 	.word	0x40021000
 80063a8:	40004400 	.word	0x40004400
 80063ac:	40004800 	.word	0x40004800
 80063b0:	40004c00 	.word	0x40004c00
 80063b4:	40005000 	.word	0x40005000
 80063b8:	2310      	movs	r3, #16
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a9f      	ldr	r2, [pc, #636]	@ (8006640 <UART_SetConfig+0x568>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d17a      	bne.n	80064be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80063cc:	2b08      	cmp	r3, #8
 80063ce:	d824      	bhi.n	800641a <UART_SetConfig+0x342>
 80063d0:	a201      	add	r2, pc, #4	@ (adr r2, 80063d8 <UART_SetConfig+0x300>)
 80063d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d6:	bf00      	nop
 80063d8:	080063fd 	.word	0x080063fd
 80063dc:	0800641b 	.word	0x0800641b
 80063e0:	08006405 	.word	0x08006405
 80063e4:	0800641b 	.word	0x0800641b
 80063e8:	0800640b 	.word	0x0800640b
 80063ec:	0800641b 	.word	0x0800641b
 80063f0:	0800641b 	.word	0x0800641b
 80063f4:	0800641b 	.word	0x0800641b
 80063f8:	08006413 	.word	0x08006413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063fc:	f7fc fe60 	bl	80030c0 <HAL_RCC_GetPCLK1Freq>
 8006400:	61f8      	str	r0, [r7, #28]
        break;
 8006402:	e010      	b.n	8006426 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006404:	4b8f      	ldr	r3, [pc, #572]	@ (8006644 <UART_SetConfig+0x56c>)
 8006406:	61fb      	str	r3, [r7, #28]
        break;
 8006408:	e00d      	b.n	8006426 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800640a:	f7fc fdc1 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 800640e:	61f8      	str	r0, [r7, #28]
        break;
 8006410:	e009      	b.n	8006426 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006416:	61fb      	str	r3, [r7, #28]
        break;
 8006418:	e005      	b.n	8006426 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800641a:	2300      	movs	r3, #0
 800641c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006424:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	2b00      	cmp	r3, #0
 800642a:	f000 80fb 	beq.w	8006624 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	4613      	mov	r3, r2
 8006434:	005b      	lsls	r3, r3, #1
 8006436:	4413      	add	r3, r2
 8006438:	69fa      	ldr	r2, [r7, #28]
 800643a:	429a      	cmp	r2, r3
 800643c:	d305      	bcc.n	800644a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	429a      	cmp	r2, r3
 8006448:	d903      	bls.n	8006452 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006450:	e0e8      	b.n	8006624 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	2200      	movs	r2, #0
 8006456:	461c      	mov	r4, r3
 8006458:	4615      	mov	r5, r2
 800645a:	f04f 0200 	mov.w	r2, #0
 800645e:	f04f 0300 	mov.w	r3, #0
 8006462:	022b      	lsls	r3, r5, #8
 8006464:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006468:	0222      	lsls	r2, r4, #8
 800646a:	68f9      	ldr	r1, [r7, #12]
 800646c:	6849      	ldr	r1, [r1, #4]
 800646e:	0849      	lsrs	r1, r1, #1
 8006470:	2000      	movs	r0, #0
 8006472:	4688      	mov	r8, r1
 8006474:	4681      	mov	r9, r0
 8006476:	eb12 0a08 	adds.w	sl, r2, r8
 800647a:	eb43 0b09 	adc.w	fp, r3, r9
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	603b      	str	r3, [r7, #0]
 8006486:	607a      	str	r2, [r7, #4]
 8006488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800648c:	4650      	mov	r0, sl
 800648e:	4659      	mov	r1, fp
 8006490:	f7fa f84c 	bl	800052c <__aeabi_uldivmod>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4613      	mov	r3, r2
 800649a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064a2:	d308      	bcc.n	80064b6 <UART_SetConfig+0x3de>
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064aa:	d204      	bcs.n	80064b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	69ba      	ldr	r2, [r7, #24]
 80064b2:	60da      	str	r2, [r3, #12]
 80064b4:	e0b6      	b.n	8006624 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80064bc:	e0b2      	b.n	8006624 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064c6:	d15e      	bne.n	8006586 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80064c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80064cc:	2b08      	cmp	r3, #8
 80064ce:	d828      	bhi.n	8006522 <UART_SetConfig+0x44a>
 80064d0:	a201      	add	r2, pc, #4	@ (adr r2, 80064d8 <UART_SetConfig+0x400>)
 80064d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d6:	bf00      	nop
 80064d8:	080064fd 	.word	0x080064fd
 80064dc:	08006505 	.word	0x08006505
 80064e0:	0800650d 	.word	0x0800650d
 80064e4:	08006523 	.word	0x08006523
 80064e8:	08006513 	.word	0x08006513
 80064ec:	08006523 	.word	0x08006523
 80064f0:	08006523 	.word	0x08006523
 80064f4:	08006523 	.word	0x08006523
 80064f8:	0800651b 	.word	0x0800651b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064fc:	f7fc fde0 	bl	80030c0 <HAL_RCC_GetPCLK1Freq>
 8006500:	61f8      	str	r0, [r7, #28]
        break;
 8006502:	e014      	b.n	800652e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006504:	f7fc fdf2 	bl	80030ec <HAL_RCC_GetPCLK2Freq>
 8006508:	61f8      	str	r0, [r7, #28]
        break;
 800650a:	e010      	b.n	800652e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800650c:	4b4d      	ldr	r3, [pc, #308]	@ (8006644 <UART_SetConfig+0x56c>)
 800650e:	61fb      	str	r3, [r7, #28]
        break;
 8006510:	e00d      	b.n	800652e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006512:	f7fc fd3d 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 8006516:	61f8      	str	r0, [r7, #28]
        break;
 8006518:	e009      	b.n	800652e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800651a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800651e:	61fb      	str	r3, [r7, #28]
        break;
 8006520:	e005      	b.n	800652e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800652c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d077      	beq.n	8006624 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	005a      	lsls	r2, r3, #1
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	085b      	lsrs	r3, r3, #1
 800653e:	441a      	add	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	fbb2 f3f3 	udiv	r3, r2, r3
 8006548:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	2b0f      	cmp	r3, #15
 800654e:	d916      	bls.n	800657e <UART_SetConfig+0x4a6>
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006556:	d212      	bcs.n	800657e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	b29b      	uxth	r3, r3
 800655c:	f023 030f 	bic.w	r3, r3, #15
 8006560:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	085b      	lsrs	r3, r3, #1
 8006566:	b29b      	uxth	r3, r3
 8006568:	f003 0307 	and.w	r3, r3, #7
 800656c:	b29a      	uxth	r2, r3
 800656e:	8afb      	ldrh	r3, [r7, #22]
 8006570:	4313      	orrs	r3, r2
 8006572:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	8afa      	ldrh	r2, [r7, #22]
 800657a:	60da      	str	r2, [r3, #12]
 800657c:	e052      	b.n	8006624 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006584:	e04e      	b.n	8006624 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006586:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800658a:	2b08      	cmp	r3, #8
 800658c:	d827      	bhi.n	80065de <UART_SetConfig+0x506>
 800658e:	a201      	add	r2, pc, #4	@ (adr r2, 8006594 <UART_SetConfig+0x4bc>)
 8006590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006594:	080065b9 	.word	0x080065b9
 8006598:	080065c1 	.word	0x080065c1
 800659c:	080065c9 	.word	0x080065c9
 80065a0:	080065df 	.word	0x080065df
 80065a4:	080065cf 	.word	0x080065cf
 80065a8:	080065df 	.word	0x080065df
 80065ac:	080065df 	.word	0x080065df
 80065b0:	080065df 	.word	0x080065df
 80065b4:	080065d7 	.word	0x080065d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b8:	f7fc fd82 	bl	80030c0 <HAL_RCC_GetPCLK1Freq>
 80065bc:	61f8      	str	r0, [r7, #28]
        break;
 80065be:	e014      	b.n	80065ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065c0:	f7fc fd94 	bl	80030ec <HAL_RCC_GetPCLK2Freq>
 80065c4:	61f8      	str	r0, [r7, #28]
        break;
 80065c6:	e010      	b.n	80065ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c8:	4b1e      	ldr	r3, [pc, #120]	@ (8006644 <UART_SetConfig+0x56c>)
 80065ca:	61fb      	str	r3, [r7, #28]
        break;
 80065cc:	e00d      	b.n	80065ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065ce:	f7fc fcdf 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 80065d2:	61f8      	str	r0, [r7, #28]
        break;
 80065d4:	e009      	b.n	80065ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065da:	61fb      	str	r3, [r7, #28]
        break;
 80065dc:	e005      	b.n	80065ea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80065e8:	bf00      	nop
    }

    if (pclk != 0U)
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d019      	beq.n	8006624 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	085a      	lsrs	r2, r3, #1
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	441a      	add	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006602:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	2b0f      	cmp	r3, #15
 8006608:	d909      	bls.n	800661e <UART_SetConfig+0x546>
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006610:	d205      	bcs.n	800661e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	b29a      	uxth	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	60da      	str	r2, [r3, #12]
 800661c:	e002      	b.n	8006624 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2200      	movs	r2, #0
 8006628:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006630:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006634:	4618      	mov	r0, r3
 8006636:	3728      	adds	r7, #40	@ 0x28
 8006638:	46bd      	mov	sp, r7
 800663a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800663e:	bf00      	nop
 8006640:	40008000 	.word	0x40008000
 8006644:	00f42400 	.word	0x00f42400

08006648 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006654:	f003 0308 	and.w	r3, r3, #8
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00a      	beq.n	8006672 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00a      	beq.n	8006694 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	430a      	orrs	r2, r1
 8006692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00a      	beq.n	80066b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	f003 0304 	and.w	r3, r3, #4
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00a      	beq.n	80066d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	430a      	orrs	r2, r1
 80066d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066dc:	f003 0310 	and.w	r3, r3, #16
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d00a      	beq.n	80066fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00a      	beq.n	800671c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01a      	beq.n	800675e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	430a      	orrs	r2, r1
 800673c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006742:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006746:	d10a      	bne.n	800675e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00a      	beq.n	8006780 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	430a      	orrs	r2, r1
 800677e:	605a      	str	r2, [r3, #4]
  }
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b098      	sub	sp, #96	@ 0x60
 8006790:	af02      	add	r7, sp, #8
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800679c:	f7fb fb36 	bl	8001e0c <HAL_GetTick>
 80067a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0308 	and.w	r3, r3, #8
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d12e      	bne.n	800680e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067b8:	2200      	movs	r2, #0
 80067ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f88c 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d021      	beq.n	800680e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d2:	e853 3f00 	ldrex	r3, [r3]
 80067d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067de:	653b      	str	r3, [r7, #80]	@ 0x50
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	461a      	mov	r2, r3
 80067e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80067ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067f0:	e841 2300 	strex	r3, r2, [r1]
 80067f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1e6      	bne.n	80067ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2220      	movs	r2, #32
 8006800:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e062      	b.n	80068d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b04      	cmp	r3, #4
 800681a:	d149      	bne.n	80068b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800681c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006824:	2200      	movs	r2, #0
 8006826:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f856 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d03c      	beq.n	80068b0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	e853 3f00 	ldrex	r3, [r3]
 8006842:	623b      	str	r3, [r7, #32]
   return(result);
 8006844:	6a3b      	ldr	r3, [r7, #32]
 8006846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800684a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	461a      	mov	r2, r3
 8006852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006854:	633b      	str	r3, [r7, #48]	@ 0x30
 8006856:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006858:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800685a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800685c:	e841 2300 	strex	r3, r2, [r1]
 8006860:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e6      	bne.n	8006836 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3308      	adds	r3, #8
 800686e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	e853 3f00 	ldrex	r3, [r3]
 8006876:	60fb      	str	r3, [r7, #12]
   return(result);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 0301 	bic.w	r3, r3, #1
 800687e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	3308      	adds	r3, #8
 8006886:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006888:	61fa      	str	r2, [r7, #28]
 800688a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688c:	69b9      	ldr	r1, [r7, #24]
 800688e:	69fa      	ldr	r2, [r7, #28]
 8006890:	e841 2300 	strex	r3, r2, [r1]
 8006894:	617b      	str	r3, [r7, #20]
   return(result);
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1e5      	bne.n	8006868 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2220      	movs	r2, #32
 80068a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e011      	b.n	80068d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2220      	movs	r2, #32
 80068b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2220      	movs	r2, #32
 80068ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3758      	adds	r7, #88	@ 0x58
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	4613      	mov	r3, r2
 80068ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ec:	e04f      	b.n	800698e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f4:	d04b      	beq.n	800698e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068f6:	f7fb fa89 	bl	8001e0c <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	69ba      	ldr	r2, [r7, #24]
 8006902:	429a      	cmp	r2, r3
 8006904:	d302      	bcc.n	800690c <UART_WaitOnFlagUntilTimeout+0x30>
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d101      	bne.n	8006910 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e04e      	b.n	80069ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0304 	and.w	r3, r3, #4
 800691a:	2b00      	cmp	r3, #0
 800691c:	d037      	beq.n	800698e <UART_WaitOnFlagUntilTimeout+0xb2>
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	2b80      	cmp	r3, #128	@ 0x80
 8006922:	d034      	beq.n	800698e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	2b40      	cmp	r3, #64	@ 0x40
 8006928:	d031      	beq.n	800698e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	69db      	ldr	r3, [r3, #28]
 8006930:	f003 0308 	and.w	r3, r3, #8
 8006934:	2b08      	cmp	r3, #8
 8006936:	d110      	bne.n	800695a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2208      	movs	r2, #8
 800693e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f000 f8ff 	bl	8006b44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2208      	movs	r2, #8
 800694a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e029      	b.n	80069ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006968:	d111      	bne.n	800698e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006972:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f000 f8e5 	bl	8006b44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2220      	movs	r2, #32
 800697e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e00f      	b.n	80069ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69da      	ldr	r2, [r3, #28]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	4013      	ands	r3, r2
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	429a      	cmp	r2, r3
 800699c:	bf0c      	ite	eq
 800699e:	2301      	moveq	r3, #1
 80069a0:	2300      	movne	r3, #0
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	461a      	mov	r2, r3
 80069a6:	79fb      	ldrb	r3, [r7, #7]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d0a0      	beq.n	80068ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b097      	sub	sp, #92	@ 0x5c
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	4613      	mov	r3, r2
 80069c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	88fa      	ldrh	r2, [r7, #6]
 80069d0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	88fa      	ldrh	r2, [r7, #6]
 80069d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069ea:	d10e      	bne.n	8006a0a <UART_Start_Receive_IT+0x52>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d105      	bne.n	8006a00 <UART_Start_Receive_IT+0x48>
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80069fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80069fe:	e02d      	b.n	8006a5c <UART_Start_Receive_IT+0xa4>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	22ff      	movs	r2, #255	@ 0xff
 8006a04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006a08:	e028      	b.n	8006a5c <UART_Start_Receive_IT+0xa4>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d10d      	bne.n	8006a2e <UART_Start_Receive_IT+0x76>
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d104      	bne.n	8006a24 <UART_Start_Receive_IT+0x6c>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	22ff      	movs	r2, #255	@ 0xff
 8006a1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006a22:	e01b      	b.n	8006a5c <UART_Start_Receive_IT+0xa4>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	227f      	movs	r2, #127	@ 0x7f
 8006a28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006a2c:	e016      	b.n	8006a5c <UART_Start_Receive_IT+0xa4>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a36:	d10d      	bne.n	8006a54 <UART_Start_Receive_IT+0x9c>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d104      	bne.n	8006a4a <UART_Start_Receive_IT+0x92>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	227f      	movs	r2, #127	@ 0x7f
 8006a44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006a48:	e008      	b.n	8006a5c <UART_Start_Receive_IT+0xa4>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	223f      	movs	r2, #63	@ 0x3f
 8006a4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006a52:	e003      	b.n	8006a5c <UART_Start_Receive_IT+0xa4>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2222      	movs	r2, #34	@ 0x22
 8006a68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	3308      	adds	r3, #8
 8006a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a76:	e853 3f00 	ldrex	r3, [r3]
 8006a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	f043 0301 	orr.w	r3, r3, #1
 8006a82:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	3308      	adds	r3, #8
 8006a8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006a8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a94:	e841 2300 	strex	r3, r2, [r1]
 8006a98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d1e5      	bne.n	8006a6c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aa8:	d107      	bne.n	8006aba <UART_Start_Receive_IT+0x102>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d103      	bne.n	8006aba <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4a21      	ldr	r2, [pc, #132]	@ (8006b3c <UART_Start_Receive_IT+0x184>)
 8006ab6:	669a      	str	r2, [r3, #104]	@ 0x68
 8006ab8:	e002      	b.n	8006ac0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4a20      	ldr	r2, [pc, #128]	@ (8006b40 <UART_Start_Receive_IT+0x188>)
 8006abe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d019      	beq.n	8006afc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad0:	e853 3f00 	ldrex	r3, [r3]
 8006ad4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006aec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006aee:	e841 2300 	strex	r3, r2, [r1]
 8006af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1e6      	bne.n	8006ac8 <UART_Start_Receive_IT+0x110>
 8006afa:	e018      	b.n	8006b2e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	e853 3f00 	ldrex	r3, [r3]
 8006b08:	613b      	str	r3, [r7, #16]
   return(result);
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f043 0320 	orr.w	r3, r3, #32
 8006b10:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	461a      	mov	r2, r3
 8006b18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b1a:	623b      	str	r3, [r7, #32]
 8006b1c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1e:	69f9      	ldr	r1, [r7, #28]
 8006b20:	6a3a      	ldr	r2, [r7, #32]
 8006b22:	e841 2300 	strex	r3, r2, [r1]
 8006b26:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d1e6      	bne.n	8006afc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	375c      	adds	r7, #92	@ 0x5c
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	08006e49 	.word	0x08006e49
 8006b40:	08006c8d 	.word	0x08006c8d

08006b44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b095      	sub	sp, #84	@ 0x54
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b54:	e853 3f00 	ldrex	r3, [r3]
 8006b58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b72:	e841 2300 	strex	r3, r2, [r1]
 8006b76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1e6      	bne.n	8006b4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3308      	adds	r3, #8
 8006b84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	f023 0301 	bic.w	r3, r3, #1
 8006b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	3308      	adds	r3, #8
 8006b9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e5      	bne.n	8006b7e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d118      	bne.n	8006bec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	e853 3f00 	ldrex	r3, [r3]
 8006bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	f023 0310 	bic.w	r3, r3, #16
 8006bce:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bd8:	61bb      	str	r3, [r7, #24]
 8006bda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bdc:	6979      	ldr	r1, [r7, #20]
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	e841 2300 	strex	r3, r2, [r1]
 8006be4:	613b      	str	r3, [r7, #16]
   return(result);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1e6      	bne.n	8006bba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2220      	movs	r2, #32
 8006bf0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006c00:	bf00      	nop
 8006c02:	3754      	adds	r7, #84	@ 0x54
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr

08006c0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c2a:	68f8      	ldr	r0, [r7, #12]
 8006c2c:	f7ff fa3e 	bl	80060ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c30:	bf00      	nop
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b088      	sub	sp, #32
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	e853 3f00 	ldrex	r3, [r3]
 8006c4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c54:	61fb      	str	r3, [r7, #28]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	61bb      	str	r3, [r7, #24]
 8006c60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c62:	6979      	ldr	r1, [r7, #20]
 8006c64:	69ba      	ldr	r2, [r7, #24]
 8006c66:	e841 2300 	strex	r3, r2, [r1]
 8006c6a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1e6      	bne.n	8006c40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2220      	movs	r2, #32
 8006c76:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f7ff fa0a 	bl	8006098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c84:	bf00      	nop
 8006c86:	3720      	adds	r7, #32
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b09c      	sub	sp, #112	@ 0x70
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c9a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ca4:	2b22      	cmp	r3, #34	@ 0x22
 8006ca6:	f040 80be 	bne.w	8006e26 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006cb0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006cb4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006cb8:	b2d9      	uxtb	r1, r3
 8006cba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc4:	400a      	ands	r2, r1
 8006cc6:	b2d2      	uxtb	r2, r2
 8006cc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f040 80a3 	bne.w	8006e3a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	461a      	mov	r2, r3
 8006d10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d1a:	e841 2300 	strex	r3, r2, [r1]
 8006d1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1e6      	bne.n	8006cf4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3308      	adds	r3, #8
 8006d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d30:	e853 3f00 	ldrex	r3, [r3]
 8006d34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d38:	f023 0301 	bic.w	r3, r3, #1
 8006d3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3308      	adds	r3, #8
 8006d44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006d46:	647a      	str	r2, [r7, #68]	@ 0x44
 8006d48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d4e:	e841 2300 	strex	r3, r2, [r1]
 8006d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1e5      	bne.n	8006d26 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2220      	movs	r2, #32
 8006d5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a34      	ldr	r2, [pc, #208]	@ (8006e44 <UART_RxISR_8BIT+0x1b8>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d01f      	beq.n	8006db8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d018      	beq.n	8006db8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8e:	e853 3f00 	ldrex	r3, [r3]
 8006d92:	623b      	str	r3, [r7, #32]
   return(result);
 8006d94:	6a3b      	ldr	r3, [r7, #32]
 8006d96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	461a      	mov	r2, r3
 8006da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006da6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006daa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dac:	e841 2300 	strex	r3, r2, [r1]
 8006db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1e6      	bne.n	8006d86 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d12e      	bne.n	8006e1e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	e853 3f00 	ldrex	r3, [r3]
 8006dd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f023 0310 	bic.w	r3, r3, #16
 8006dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	461a      	mov	r2, r3
 8006de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006de4:	61fb      	str	r3, [r7, #28]
 8006de6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de8:	69b9      	ldr	r1, [r7, #24]
 8006dea:	69fa      	ldr	r2, [r7, #28]
 8006dec:	e841 2300 	strex	r3, r2, [r1]
 8006df0:	617b      	str	r3, [r7, #20]
   return(result);
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1e6      	bne.n	8006dc6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	f003 0310 	and.w	r3, r3, #16
 8006e02:	2b10      	cmp	r3, #16
 8006e04:	d103      	bne.n	8006e0e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2210      	movs	r2, #16
 8006e0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006e14:	4619      	mov	r1, r3
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7ff f952 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e1c:	e00d      	b.n	8006e3a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7fa faf0 	bl	8001404 <HAL_UART_RxCpltCallback>
}
 8006e24:	e009      	b.n	8006e3a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	8b1b      	ldrh	r3, [r3, #24]
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0208 	orr.w	r2, r2, #8
 8006e36:	b292      	uxth	r2, r2
 8006e38:	831a      	strh	r2, [r3, #24]
}
 8006e3a:	bf00      	nop
 8006e3c:	3770      	adds	r7, #112	@ 0x70
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	40008000 	.word	0x40008000

08006e48 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b09c      	sub	sp, #112	@ 0x70
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e56:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e60:	2b22      	cmp	r3, #34	@ 0x22
 8006e62:	f040 80be 	bne.w	8006fe2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006e6c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e74:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006e76:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006e7a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006e7e:	4013      	ands	r3, r2
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e84:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e8a:	1c9a      	adds	r2, r3, #2
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f040 80a3 	bne.w	8006ff6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006eb8:	e853 3f00 	ldrex	r3, [r3]
 8006ebc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ebe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ec0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ec4:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ece:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ed0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006ed4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006ed6:	e841 2300 	strex	r3, r2, [r1]
 8006eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1e6      	bne.n	8006eb0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3308      	adds	r3, #8
 8006ee8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eec:	e853 3f00 	ldrex	r3, [r3]
 8006ef0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef4:	f023 0301 	bic.w	r3, r3, #1
 8006ef8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	3308      	adds	r3, #8
 8006f00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006f02:	643a      	str	r2, [r7, #64]	@ 0x40
 8006f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1e5      	bne.n	8006ee2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a34      	ldr	r2, [pc, #208]	@ (8007000 <UART_RxISR_16BIT+0x1b8>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d01f      	beq.n	8006f74 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d018      	beq.n	8006f74 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f48:	6a3b      	ldr	r3, [r7, #32]
 8006f4a:	e853 3f00 	ldrex	r3, [r3]
 8006f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f62:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f68:	e841 2300 	strex	r3, r2, [r1]
 8006f6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1e6      	bne.n	8006f42 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d12e      	bne.n	8006fda <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	e853 3f00 	ldrex	r3, [r3]
 8006f8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f023 0310 	bic.w	r3, r3, #16
 8006f96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fa0:	61bb      	str	r3, [r7, #24]
 8006fa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa4:	6979      	ldr	r1, [r7, #20]
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	e841 2300 	strex	r3, r2, [r1]
 8006fac:	613b      	str	r3, [r7, #16]
   return(result);
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d1e6      	bne.n	8006f82 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	69db      	ldr	r3, [r3, #28]
 8006fba:	f003 0310 	and.w	r3, r3, #16
 8006fbe:	2b10      	cmp	r3, #16
 8006fc0:	d103      	bne.n	8006fca <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2210      	movs	r2, #16
 8006fc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7ff f874 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006fd8:	e00d      	b.n	8006ff6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7fa fa12 	bl	8001404 <HAL_UART_RxCpltCallback>
}
 8006fe0:	e009      	b.n	8006ff6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	8b1b      	ldrh	r3, [r3, #24]
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f042 0208 	orr.w	r2, r2, #8
 8006ff2:	b292      	uxth	r2, r2
 8006ff4:	831a      	strh	r2, [r3, #24]
}
 8006ff6:	bf00      	nop
 8006ff8:	3770      	adds	r7, #112	@ 0x70
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	40008000 	.word	0x40008000

08007004 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <std>:
 8007018:	2300      	movs	r3, #0
 800701a:	b510      	push	{r4, lr}
 800701c:	4604      	mov	r4, r0
 800701e:	e9c0 3300 	strd	r3, r3, [r0]
 8007022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007026:	6083      	str	r3, [r0, #8]
 8007028:	8181      	strh	r1, [r0, #12]
 800702a:	6643      	str	r3, [r0, #100]	@ 0x64
 800702c:	81c2      	strh	r2, [r0, #14]
 800702e:	6183      	str	r3, [r0, #24]
 8007030:	4619      	mov	r1, r3
 8007032:	2208      	movs	r2, #8
 8007034:	305c      	adds	r0, #92	@ 0x5c
 8007036:	f000 f906 	bl	8007246 <memset>
 800703a:	4b0d      	ldr	r3, [pc, #52]	@ (8007070 <std+0x58>)
 800703c:	6263      	str	r3, [r4, #36]	@ 0x24
 800703e:	4b0d      	ldr	r3, [pc, #52]	@ (8007074 <std+0x5c>)
 8007040:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007042:	4b0d      	ldr	r3, [pc, #52]	@ (8007078 <std+0x60>)
 8007044:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007046:	4b0d      	ldr	r3, [pc, #52]	@ (800707c <std+0x64>)
 8007048:	6323      	str	r3, [r4, #48]	@ 0x30
 800704a:	4b0d      	ldr	r3, [pc, #52]	@ (8007080 <std+0x68>)
 800704c:	6224      	str	r4, [r4, #32]
 800704e:	429c      	cmp	r4, r3
 8007050:	d006      	beq.n	8007060 <std+0x48>
 8007052:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007056:	4294      	cmp	r4, r2
 8007058:	d002      	beq.n	8007060 <std+0x48>
 800705a:	33d0      	adds	r3, #208	@ 0xd0
 800705c:	429c      	cmp	r4, r3
 800705e:	d105      	bne.n	800706c <std+0x54>
 8007060:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007068:	f000 b966 	b.w	8007338 <__retarget_lock_init_recursive>
 800706c:	bd10      	pop	{r4, pc}
 800706e:	bf00      	nop
 8007070:	080071c1 	.word	0x080071c1
 8007074:	080071e3 	.word	0x080071e3
 8007078:	0800721b 	.word	0x0800721b
 800707c:	0800723f 	.word	0x0800723f
 8007080:	200001d4 	.word	0x200001d4

08007084 <stdio_exit_handler>:
 8007084:	4a02      	ldr	r2, [pc, #8]	@ (8007090 <stdio_exit_handler+0xc>)
 8007086:	4903      	ldr	r1, [pc, #12]	@ (8007094 <stdio_exit_handler+0x10>)
 8007088:	4803      	ldr	r0, [pc, #12]	@ (8007098 <stdio_exit_handler+0x14>)
 800708a:	f000 b869 	b.w	8007160 <_fwalk_sglue>
 800708e:	bf00      	nop
 8007090:	2000000c 	.word	0x2000000c
 8007094:	08007bd5 	.word	0x08007bd5
 8007098:	2000001c 	.word	0x2000001c

0800709c <cleanup_stdio>:
 800709c:	6841      	ldr	r1, [r0, #4]
 800709e:	4b0c      	ldr	r3, [pc, #48]	@ (80070d0 <cleanup_stdio+0x34>)
 80070a0:	4299      	cmp	r1, r3
 80070a2:	b510      	push	{r4, lr}
 80070a4:	4604      	mov	r4, r0
 80070a6:	d001      	beq.n	80070ac <cleanup_stdio+0x10>
 80070a8:	f000 fd94 	bl	8007bd4 <_fflush_r>
 80070ac:	68a1      	ldr	r1, [r4, #8]
 80070ae:	4b09      	ldr	r3, [pc, #36]	@ (80070d4 <cleanup_stdio+0x38>)
 80070b0:	4299      	cmp	r1, r3
 80070b2:	d002      	beq.n	80070ba <cleanup_stdio+0x1e>
 80070b4:	4620      	mov	r0, r4
 80070b6:	f000 fd8d 	bl	8007bd4 <_fflush_r>
 80070ba:	68e1      	ldr	r1, [r4, #12]
 80070bc:	4b06      	ldr	r3, [pc, #24]	@ (80070d8 <cleanup_stdio+0x3c>)
 80070be:	4299      	cmp	r1, r3
 80070c0:	d004      	beq.n	80070cc <cleanup_stdio+0x30>
 80070c2:	4620      	mov	r0, r4
 80070c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c8:	f000 bd84 	b.w	8007bd4 <_fflush_r>
 80070cc:	bd10      	pop	{r4, pc}
 80070ce:	bf00      	nop
 80070d0:	200001d4 	.word	0x200001d4
 80070d4:	2000023c 	.word	0x2000023c
 80070d8:	200002a4 	.word	0x200002a4

080070dc <global_stdio_init.part.0>:
 80070dc:	b510      	push	{r4, lr}
 80070de:	4b0b      	ldr	r3, [pc, #44]	@ (800710c <global_stdio_init.part.0+0x30>)
 80070e0:	4c0b      	ldr	r4, [pc, #44]	@ (8007110 <global_stdio_init.part.0+0x34>)
 80070e2:	4a0c      	ldr	r2, [pc, #48]	@ (8007114 <global_stdio_init.part.0+0x38>)
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	4620      	mov	r0, r4
 80070e8:	2200      	movs	r2, #0
 80070ea:	2104      	movs	r1, #4
 80070ec:	f7ff ff94 	bl	8007018 <std>
 80070f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80070f4:	2201      	movs	r2, #1
 80070f6:	2109      	movs	r1, #9
 80070f8:	f7ff ff8e 	bl	8007018 <std>
 80070fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007100:	2202      	movs	r2, #2
 8007102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007106:	2112      	movs	r1, #18
 8007108:	f7ff bf86 	b.w	8007018 <std>
 800710c:	2000030c 	.word	0x2000030c
 8007110:	200001d4 	.word	0x200001d4
 8007114:	08007085 	.word	0x08007085

08007118 <__sfp_lock_acquire>:
 8007118:	4801      	ldr	r0, [pc, #4]	@ (8007120 <__sfp_lock_acquire+0x8>)
 800711a:	f000 b90e 	b.w	800733a <__retarget_lock_acquire_recursive>
 800711e:	bf00      	nop
 8007120:	20000315 	.word	0x20000315

08007124 <__sfp_lock_release>:
 8007124:	4801      	ldr	r0, [pc, #4]	@ (800712c <__sfp_lock_release+0x8>)
 8007126:	f000 b909 	b.w	800733c <__retarget_lock_release_recursive>
 800712a:	bf00      	nop
 800712c:	20000315 	.word	0x20000315

08007130 <__sinit>:
 8007130:	b510      	push	{r4, lr}
 8007132:	4604      	mov	r4, r0
 8007134:	f7ff fff0 	bl	8007118 <__sfp_lock_acquire>
 8007138:	6a23      	ldr	r3, [r4, #32]
 800713a:	b11b      	cbz	r3, 8007144 <__sinit+0x14>
 800713c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007140:	f7ff bff0 	b.w	8007124 <__sfp_lock_release>
 8007144:	4b04      	ldr	r3, [pc, #16]	@ (8007158 <__sinit+0x28>)
 8007146:	6223      	str	r3, [r4, #32]
 8007148:	4b04      	ldr	r3, [pc, #16]	@ (800715c <__sinit+0x2c>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1f5      	bne.n	800713c <__sinit+0xc>
 8007150:	f7ff ffc4 	bl	80070dc <global_stdio_init.part.0>
 8007154:	e7f2      	b.n	800713c <__sinit+0xc>
 8007156:	bf00      	nop
 8007158:	0800709d 	.word	0x0800709d
 800715c:	2000030c 	.word	0x2000030c

08007160 <_fwalk_sglue>:
 8007160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007164:	4607      	mov	r7, r0
 8007166:	4688      	mov	r8, r1
 8007168:	4614      	mov	r4, r2
 800716a:	2600      	movs	r6, #0
 800716c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007170:	f1b9 0901 	subs.w	r9, r9, #1
 8007174:	d505      	bpl.n	8007182 <_fwalk_sglue+0x22>
 8007176:	6824      	ldr	r4, [r4, #0]
 8007178:	2c00      	cmp	r4, #0
 800717a:	d1f7      	bne.n	800716c <_fwalk_sglue+0xc>
 800717c:	4630      	mov	r0, r6
 800717e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007182:	89ab      	ldrh	r3, [r5, #12]
 8007184:	2b01      	cmp	r3, #1
 8007186:	d907      	bls.n	8007198 <_fwalk_sglue+0x38>
 8007188:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800718c:	3301      	adds	r3, #1
 800718e:	d003      	beq.n	8007198 <_fwalk_sglue+0x38>
 8007190:	4629      	mov	r1, r5
 8007192:	4638      	mov	r0, r7
 8007194:	47c0      	blx	r8
 8007196:	4306      	orrs	r6, r0
 8007198:	3568      	adds	r5, #104	@ 0x68
 800719a:	e7e9      	b.n	8007170 <_fwalk_sglue+0x10>

0800719c <iprintf>:
 800719c:	b40f      	push	{r0, r1, r2, r3}
 800719e:	b507      	push	{r0, r1, r2, lr}
 80071a0:	4906      	ldr	r1, [pc, #24]	@ (80071bc <iprintf+0x20>)
 80071a2:	ab04      	add	r3, sp, #16
 80071a4:	6808      	ldr	r0, [r1, #0]
 80071a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071aa:	6881      	ldr	r1, [r0, #8]
 80071ac:	9301      	str	r3, [sp, #4]
 80071ae:	f000 f9e9 	bl	8007584 <_vfiprintf_r>
 80071b2:	b003      	add	sp, #12
 80071b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071b8:	b004      	add	sp, #16
 80071ba:	4770      	bx	lr
 80071bc:	20000018 	.word	0x20000018

080071c0 <__sread>:
 80071c0:	b510      	push	{r4, lr}
 80071c2:	460c      	mov	r4, r1
 80071c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c8:	f000 f868 	bl	800729c <_read_r>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	bfab      	itete	ge
 80071d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80071d2:	89a3      	ldrhlt	r3, [r4, #12]
 80071d4:	181b      	addge	r3, r3, r0
 80071d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80071da:	bfac      	ite	ge
 80071dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80071de:	81a3      	strhlt	r3, [r4, #12]
 80071e0:	bd10      	pop	{r4, pc}

080071e2 <__swrite>:
 80071e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e6:	461f      	mov	r7, r3
 80071e8:	898b      	ldrh	r3, [r1, #12]
 80071ea:	05db      	lsls	r3, r3, #23
 80071ec:	4605      	mov	r5, r0
 80071ee:	460c      	mov	r4, r1
 80071f0:	4616      	mov	r6, r2
 80071f2:	d505      	bpl.n	8007200 <__swrite+0x1e>
 80071f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f8:	2302      	movs	r3, #2
 80071fa:	2200      	movs	r2, #0
 80071fc:	f000 f83c 	bl	8007278 <_lseek_r>
 8007200:	89a3      	ldrh	r3, [r4, #12]
 8007202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007206:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800720a:	81a3      	strh	r3, [r4, #12]
 800720c:	4632      	mov	r2, r6
 800720e:	463b      	mov	r3, r7
 8007210:	4628      	mov	r0, r5
 8007212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007216:	f000 b853 	b.w	80072c0 <_write_r>

0800721a <__sseek>:
 800721a:	b510      	push	{r4, lr}
 800721c:	460c      	mov	r4, r1
 800721e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007222:	f000 f829 	bl	8007278 <_lseek_r>
 8007226:	1c43      	adds	r3, r0, #1
 8007228:	89a3      	ldrh	r3, [r4, #12]
 800722a:	bf15      	itete	ne
 800722c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800722e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007232:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007236:	81a3      	strheq	r3, [r4, #12]
 8007238:	bf18      	it	ne
 800723a:	81a3      	strhne	r3, [r4, #12]
 800723c:	bd10      	pop	{r4, pc}

0800723e <__sclose>:
 800723e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007242:	f000 b809 	b.w	8007258 <_close_r>

08007246 <memset>:
 8007246:	4402      	add	r2, r0
 8007248:	4603      	mov	r3, r0
 800724a:	4293      	cmp	r3, r2
 800724c:	d100      	bne.n	8007250 <memset+0xa>
 800724e:	4770      	bx	lr
 8007250:	f803 1b01 	strb.w	r1, [r3], #1
 8007254:	e7f9      	b.n	800724a <memset+0x4>
	...

08007258 <_close_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	4d06      	ldr	r5, [pc, #24]	@ (8007274 <_close_r+0x1c>)
 800725c:	2300      	movs	r3, #0
 800725e:	4604      	mov	r4, r0
 8007260:	4608      	mov	r0, r1
 8007262:	602b      	str	r3, [r5, #0]
 8007264:	f7fa fb23 	bl	80018ae <_close>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_close_r+0x1a>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_close_r+0x1a>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20000310 	.word	0x20000310

08007278 <_lseek_r>:
 8007278:	b538      	push	{r3, r4, r5, lr}
 800727a:	4d07      	ldr	r5, [pc, #28]	@ (8007298 <_lseek_r+0x20>)
 800727c:	4604      	mov	r4, r0
 800727e:	4608      	mov	r0, r1
 8007280:	4611      	mov	r1, r2
 8007282:	2200      	movs	r2, #0
 8007284:	602a      	str	r2, [r5, #0]
 8007286:	461a      	mov	r2, r3
 8007288:	f7fa fb38 	bl	80018fc <_lseek>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	d102      	bne.n	8007296 <_lseek_r+0x1e>
 8007290:	682b      	ldr	r3, [r5, #0]
 8007292:	b103      	cbz	r3, 8007296 <_lseek_r+0x1e>
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	bd38      	pop	{r3, r4, r5, pc}
 8007298:	20000310 	.word	0x20000310

0800729c <_read_r>:
 800729c:	b538      	push	{r3, r4, r5, lr}
 800729e:	4d07      	ldr	r5, [pc, #28]	@ (80072bc <_read_r+0x20>)
 80072a0:	4604      	mov	r4, r0
 80072a2:	4608      	mov	r0, r1
 80072a4:	4611      	mov	r1, r2
 80072a6:	2200      	movs	r2, #0
 80072a8:	602a      	str	r2, [r5, #0]
 80072aa:	461a      	mov	r2, r3
 80072ac:	f7fa fac6 	bl	800183c <_read>
 80072b0:	1c43      	adds	r3, r0, #1
 80072b2:	d102      	bne.n	80072ba <_read_r+0x1e>
 80072b4:	682b      	ldr	r3, [r5, #0]
 80072b6:	b103      	cbz	r3, 80072ba <_read_r+0x1e>
 80072b8:	6023      	str	r3, [r4, #0]
 80072ba:	bd38      	pop	{r3, r4, r5, pc}
 80072bc:	20000310 	.word	0x20000310

080072c0 <_write_r>:
 80072c0:	b538      	push	{r3, r4, r5, lr}
 80072c2:	4d07      	ldr	r5, [pc, #28]	@ (80072e0 <_write_r+0x20>)
 80072c4:	4604      	mov	r4, r0
 80072c6:	4608      	mov	r0, r1
 80072c8:	4611      	mov	r1, r2
 80072ca:	2200      	movs	r2, #0
 80072cc:	602a      	str	r2, [r5, #0]
 80072ce:	461a      	mov	r2, r3
 80072d0:	f7fa fad1 	bl	8001876 <_write>
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	d102      	bne.n	80072de <_write_r+0x1e>
 80072d8:	682b      	ldr	r3, [r5, #0]
 80072da:	b103      	cbz	r3, 80072de <_write_r+0x1e>
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	bd38      	pop	{r3, r4, r5, pc}
 80072e0:	20000310 	.word	0x20000310

080072e4 <__errno>:
 80072e4:	4b01      	ldr	r3, [pc, #4]	@ (80072ec <__errno+0x8>)
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	4770      	bx	lr
 80072ea:	bf00      	nop
 80072ec:	20000018 	.word	0x20000018

080072f0 <__libc_init_array>:
 80072f0:	b570      	push	{r4, r5, r6, lr}
 80072f2:	4d0d      	ldr	r5, [pc, #52]	@ (8007328 <__libc_init_array+0x38>)
 80072f4:	4c0d      	ldr	r4, [pc, #52]	@ (800732c <__libc_init_array+0x3c>)
 80072f6:	1b64      	subs	r4, r4, r5
 80072f8:	10a4      	asrs	r4, r4, #2
 80072fa:	2600      	movs	r6, #0
 80072fc:	42a6      	cmp	r6, r4
 80072fe:	d109      	bne.n	8007314 <__libc_init_array+0x24>
 8007300:	4d0b      	ldr	r5, [pc, #44]	@ (8007330 <__libc_init_array+0x40>)
 8007302:	4c0c      	ldr	r4, [pc, #48]	@ (8007334 <__libc_init_array+0x44>)
 8007304:	f000 fdb6 	bl	8007e74 <_init>
 8007308:	1b64      	subs	r4, r4, r5
 800730a:	10a4      	asrs	r4, r4, #2
 800730c:	2600      	movs	r6, #0
 800730e:	42a6      	cmp	r6, r4
 8007310:	d105      	bne.n	800731e <__libc_init_array+0x2e>
 8007312:	bd70      	pop	{r4, r5, r6, pc}
 8007314:	f855 3b04 	ldr.w	r3, [r5], #4
 8007318:	4798      	blx	r3
 800731a:	3601      	adds	r6, #1
 800731c:	e7ee      	b.n	80072fc <__libc_init_array+0xc>
 800731e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007322:	4798      	blx	r3
 8007324:	3601      	adds	r6, #1
 8007326:	e7f2      	b.n	800730e <__libc_init_array+0x1e>
 8007328:	08007f30 	.word	0x08007f30
 800732c:	08007f30 	.word	0x08007f30
 8007330:	08007f30 	.word	0x08007f30
 8007334:	08007f34 	.word	0x08007f34

08007338 <__retarget_lock_init_recursive>:
 8007338:	4770      	bx	lr

0800733a <__retarget_lock_acquire_recursive>:
 800733a:	4770      	bx	lr

0800733c <__retarget_lock_release_recursive>:
 800733c:	4770      	bx	lr
	...

08007340 <_free_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4605      	mov	r5, r0
 8007344:	2900      	cmp	r1, #0
 8007346:	d041      	beq.n	80073cc <_free_r+0x8c>
 8007348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800734c:	1f0c      	subs	r4, r1, #4
 800734e:	2b00      	cmp	r3, #0
 8007350:	bfb8      	it	lt
 8007352:	18e4      	addlt	r4, r4, r3
 8007354:	f000 f8e0 	bl	8007518 <__malloc_lock>
 8007358:	4a1d      	ldr	r2, [pc, #116]	@ (80073d0 <_free_r+0x90>)
 800735a:	6813      	ldr	r3, [r2, #0]
 800735c:	b933      	cbnz	r3, 800736c <_free_r+0x2c>
 800735e:	6063      	str	r3, [r4, #4]
 8007360:	6014      	str	r4, [r2, #0]
 8007362:	4628      	mov	r0, r5
 8007364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007368:	f000 b8dc 	b.w	8007524 <__malloc_unlock>
 800736c:	42a3      	cmp	r3, r4
 800736e:	d908      	bls.n	8007382 <_free_r+0x42>
 8007370:	6820      	ldr	r0, [r4, #0]
 8007372:	1821      	adds	r1, r4, r0
 8007374:	428b      	cmp	r3, r1
 8007376:	bf01      	itttt	eq
 8007378:	6819      	ldreq	r1, [r3, #0]
 800737a:	685b      	ldreq	r3, [r3, #4]
 800737c:	1809      	addeq	r1, r1, r0
 800737e:	6021      	streq	r1, [r4, #0]
 8007380:	e7ed      	b.n	800735e <_free_r+0x1e>
 8007382:	461a      	mov	r2, r3
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	b10b      	cbz	r3, 800738c <_free_r+0x4c>
 8007388:	42a3      	cmp	r3, r4
 800738a:	d9fa      	bls.n	8007382 <_free_r+0x42>
 800738c:	6811      	ldr	r1, [r2, #0]
 800738e:	1850      	adds	r0, r2, r1
 8007390:	42a0      	cmp	r0, r4
 8007392:	d10b      	bne.n	80073ac <_free_r+0x6c>
 8007394:	6820      	ldr	r0, [r4, #0]
 8007396:	4401      	add	r1, r0
 8007398:	1850      	adds	r0, r2, r1
 800739a:	4283      	cmp	r3, r0
 800739c:	6011      	str	r1, [r2, #0]
 800739e:	d1e0      	bne.n	8007362 <_free_r+0x22>
 80073a0:	6818      	ldr	r0, [r3, #0]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	6053      	str	r3, [r2, #4]
 80073a6:	4408      	add	r0, r1
 80073a8:	6010      	str	r0, [r2, #0]
 80073aa:	e7da      	b.n	8007362 <_free_r+0x22>
 80073ac:	d902      	bls.n	80073b4 <_free_r+0x74>
 80073ae:	230c      	movs	r3, #12
 80073b0:	602b      	str	r3, [r5, #0]
 80073b2:	e7d6      	b.n	8007362 <_free_r+0x22>
 80073b4:	6820      	ldr	r0, [r4, #0]
 80073b6:	1821      	adds	r1, r4, r0
 80073b8:	428b      	cmp	r3, r1
 80073ba:	bf04      	itt	eq
 80073bc:	6819      	ldreq	r1, [r3, #0]
 80073be:	685b      	ldreq	r3, [r3, #4]
 80073c0:	6063      	str	r3, [r4, #4]
 80073c2:	bf04      	itt	eq
 80073c4:	1809      	addeq	r1, r1, r0
 80073c6:	6021      	streq	r1, [r4, #0]
 80073c8:	6054      	str	r4, [r2, #4]
 80073ca:	e7ca      	b.n	8007362 <_free_r+0x22>
 80073cc:	bd38      	pop	{r3, r4, r5, pc}
 80073ce:	bf00      	nop
 80073d0:	2000031c 	.word	0x2000031c

080073d4 <sbrk_aligned>:
 80073d4:	b570      	push	{r4, r5, r6, lr}
 80073d6:	4e0f      	ldr	r6, [pc, #60]	@ (8007414 <sbrk_aligned+0x40>)
 80073d8:	460c      	mov	r4, r1
 80073da:	6831      	ldr	r1, [r6, #0]
 80073dc:	4605      	mov	r5, r0
 80073de:	b911      	cbnz	r1, 80073e6 <sbrk_aligned+0x12>
 80073e0:	f000 fcb4 	bl	8007d4c <_sbrk_r>
 80073e4:	6030      	str	r0, [r6, #0]
 80073e6:	4621      	mov	r1, r4
 80073e8:	4628      	mov	r0, r5
 80073ea:	f000 fcaf 	bl	8007d4c <_sbrk_r>
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	d103      	bne.n	80073fa <sbrk_aligned+0x26>
 80073f2:	f04f 34ff 	mov.w	r4, #4294967295
 80073f6:	4620      	mov	r0, r4
 80073f8:	bd70      	pop	{r4, r5, r6, pc}
 80073fa:	1cc4      	adds	r4, r0, #3
 80073fc:	f024 0403 	bic.w	r4, r4, #3
 8007400:	42a0      	cmp	r0, r4
 8007402:	d0f8      	beq.n	80073f6 <sbrk_aligned+0x22>
 8007404:	1a21      	subs	r1, r4, r0
 8007406:	4628      	mov	r0, r5
 8007408:	f000 fca0 	bl	8007d4c <_sbrk_r>
 800740c:	3001      	adds	r0, #1
 800740e:	d1f2      	bne.n	80073f6 <sbrk_aligned+0x22>
 8007410:	e7ef      	b.n	80073f2 <sbrk_aligned+0x1e>
 8007412:	bf00      	nop
 8007414:	20000318 	.word	0x20000318

08007418 <_malloc_r>:
 8007418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800741c:	1ccd      	adds	r5, r1, #3
 800741e:	f025 0503 	bic.w	r5, r5, #3
 8007422:	3508      	adds	r5, #8
 8007424:	2d0c      	cmp	r5, #12
 8007426:	bf38      	it	cc
 8007428:	250c      	movcc	r5, #12
 800742a:	2d00      	cmp	r5, #0
 800742c:	4606      	mov	r6, r0
 800742e:	db01      	blt.n	8007434 <_malloc_r+0x1c>
 8007430:	42a9      	cmp	r1, r5
 8007432:	d904      	bls.n	800743e <_malloc_r+0x26>
 8007434:	230c      	movs	r3, #12
 8007436:	6033      	str	r3, [r6, #0]
 8007438:	2000      	movs	r0, #0
 800743a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800743e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007514 <_malloc_r+0xfc>
 8007442:	f000 f869 	bl	8007518 <__malloc_lock>
 8007446:	f8d8 3000 	ldr.w	r3, [r8]
 800744a:	461c      	mov	r4, r3
 800744c:	bb44      	cbnz	r4, 80074a0 <_malloc_r+0x88>
 800744e:	4629      	mov	r1, r5
 8007450:	4630      	mov	r0, r6
 8007452:	f7ff ffbf 	bl	80073d4 <sbrk_aligned>
 8007456:	1c43      	adds	r3, r0, #1
 8007458:	4604      	mov	r4, r0
 800745a:	d158      	bne.n	800750e <_malloc_r+0xf6>
 800745c:	f8d8 4000 	ldr.w	r4, [r8]
 8007460:	4627      	mov	r7, r4
 8007462:	2f00      	cmp	r7, #0
 8007464:	d143      	bne.n	80074ee <_malloc_r+0xd6>
 8007466:	2c00      	cmp	r4, #0
 8007468:	d04b      	beq.n	8007502 <_malloc_r+0xea>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	4639      	mov	r1, r7
 800746e:	4630      	mov	r0, r6
 8007470:	eb04 0903 	add.w	r9, r4, r3
 8007474:	f000 fc6a 	bl	8007d4c <_sbrk_r>
 8007478:	4581      	cmp	r9, r0
 800747a:	d142      	bne.n	8007502 <_malloc_r+0xea>
 800747c:	6821      	ldr	r1, [r4, #0]
 800747e:	1a6d      	subs	r5, r5, r1
 8007480:	4629      	mov	r1, r5
 8007482:	4630      	mov	r0, r6
 8007484:	f7ff ffa6 	bl	80073d4 <sbrk_aligned>
 8007488:	3001      	adds	r0, #1
 800748a:	d03a      	beq.n	8007502 <_malloc_r+0xea>
 800748c:	6823      	ldr	r3, [r4, #0]
 800748e:	442b      	add	r3, r5
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	f8d8 3000 	ldr.w	r3, [r8]
 8007496:	685a      	ldr	r2, [r3, #4]
 8007498:	bb62      	cbnz	r2, 80074f4 <_malloc_r+0xdc>
 800749a:	f8c8 7000 	str.w	r7, [r8]
 800749e:	e00f      	b.n	80074c0 <_malloc_r+0xa8>
 80074a0:	6822      	ldr	r2, [r4, #0]
 80074a2:	1b52      	subs	r2, r2, r5
 80074a4:	d420      	bmi.n	80074e8 <_malloc_r+0xd0>
 80074a6:	2a0b      	cmp	r2, #11
 80074a8:	d917      	bls.n	80074da <_malloc_r+0xc2>
 80074aa:	1961      	adds	r1, r4, r5
 80074ac:	42a3      	cmp	r3, r4
 80074ae:	6025      	str	r5, [r4, #0]
 80074b0:	bf18      	it	ne
 80074b2:	6059      	strne	r1, [r3, #4]
 80074b4:	6863      	ldr	r3, [r4, #4]
 80074b6:	bf08      	it	eq
 80074b8:	f8c8 1000 	streq.w	r1, [r8]
 80074bc:	5162      	str	r2, [r4, r5]
 80074be:	604b      	str	r3, [r1, #4]
 80074c0:	4630      	mov	r0, r6
 80074c2:	f000 f82f 	bl	8007524 <__malloc_unlock>
 80074c6:	f104 000b 	add.w	r0, r4, #11
 80074ca:	1d23      	adds	r3, r4, #4
 80074cc:	f020 0007 	bic.w	r0, r0, #7
 80074d0:	1ac2      	subs	r2, r0, r3
 80074d2:	bf1c      	itt	ne
 80074d4:	1a1b      	subne	r3, r3, r0
 80074d6:	50a3      	strne	r3, [r4, r2]
 80074d8:	e7af      	b.n	800743a <_malloc_r+0x22>
 80074da:	6862      	ldr	r2, [r4, #4]
 80074dc:	42a3      	cmp	r3, r4
 80074de:	bf0c      	ite	eq
 80074e0:	f8c8 2000 	streq.w	r2, [r8]
 80074e4:	605a      	strne	r2, [r3, #4]
 80074e6:	e7eb      	b.n	80074c0 <_malloc_r+0xa8>
 80074e8:	4623      	mov	r3, r4
 80074ea:	6864      	ldr	r4, [r4, #4]
 80074ec:	e7ae      	b.n	800744c <_malloc_r+0x34>
 80074ee:	463c      	mov	r4, r7
 80074f0:	687f      	ldr	r7, [r7, #4]
 80074f2:	e7b6      	b.n	8007462 <_malloc_r+0x4a>
 80074f4:	461a      	mov	r2, r3
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	42a3      	cmp	r3, r4
 80074fa:	d1fb      	bne.n	80074f4 <_malloc_r+0xdc>
 80074fc:	2300      	movs	r3, #0
 80074fe:	6053      	str	r3, [r2, #4]
 8007500:	e7de      	b.n	80074c0 <_malloc_r+0xa8>
 8007502:	230c      	movs	r3, #12
 8007504:	6033      	str	r3, [r6, #0]
 8007506:	4630      	mov	r0, r6
 8007508:	f000 f80c 	bl	8007524 <__malloc_unlock>
 800750c:	e794      	b.n	8007438 <_malloc_r+0x20>
 800750e:	6005      	str	r5, [r0, #0]
 8007510:	e7d6      	b.n	80074c0 <_malloc_r+0xa8>
 8007512:	bf00      	nop
 8007514:	2000031c 	.word	0x2000031c

08007518 <__malloc_lock>:
 8007518:	4801      	ldr	r0, [pc, #4]	@ (8007520 <__malloc_lock+0x8>)
 800751a:	f7ff bf0e 	b.w	800733a <__retarget_lock_acquire_recursive>
 800751e:	bf00      	nop
 8007520:	20000314 	.word	0x20000314

08007524 <__malloc_unlock>:
 8007524:	4801      	ldr	r0, [pc, #4]	@ (800752c <__malloc_unlock+0x8>)
 8007526:	f7ff bf09 	b.w	800733c <__retarget_lock_release_recursive>
 800752a:	bf00      	nop
 800752c:	20000314 	.word	0x20000314

08007530 <__sfputc_r>:
 8007530:	6893      	ldr	r3, [r2, #8]
 8007532:	3b01      	subs	r3, #1
 8007534:	2b00      	cmp	r3, #0
 8007536:	b410      	push	{r4}
 8007538:	6093      	str	r3, [r2, #8]
 800753a:	da08      	bge.n	800754e <__sfputc_r+0x1e>
 800753c:	6994      	ldr	r4, [r2, #24]
 800753e:	42a3      	cmp	r3, r4
 8007540:	db01      	blt.n	8007546 <__sfputc_r+0x16>
 8007542:	290a      	cmp	r1, #10
 8007544:	d103      	bne.n	800754e <__sfputc_r+0x1e>
 8007546:	f85d 4b04 	ldr.w	r4, [sp], #4
 800754a:	f000 bb6b 	b.w	8007c24 <__swbuf_r>
 800754e:	6813      	ldr	r3, [r2, #0]
 8007550:	1c58      	adds	r0, r3, #1
 8007552:	6010      	str	r0, [r2, #0]
 8007554:	7019      	strb	r1, [r3, #0]
 8007556:	4608      	mov	r0, r1
 8007558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800755c:	4770      	bx	lr

0800755e <__sfputs_r>:
 800755e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007560:	4606      	mov	r6, r0
 8007562:	460f      	mov	r7, r1
 8007564:	4614      	mov	r4, r2
 8007566:	18d5      	adds	r5, r2, r3
 8007568:	42ac      	cmp	r4, r5
 800756a:	d101      	bne.n	8007570 <__sfputs_r+0x12>
 800756c:	2000      	movs	r0, #0
 800756e:	e007      	b.n	8007580 <__sfputs_r+0x22>
 8007570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007574:	463a      	mov	r2, r7
 8007576:	4630      	mov	r0, r6
 8007578:	f7ff ffda 	bl	8007530 <__sfputc_r>
 800757c:	1c43      	adds	r3, r0, #1
 800757e:	d1f3      	bne.n	8007568 <__sfputs_r+0xa>
 8007580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007584 <_vfiprintf_r>:
 8007584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	460d      	mov	r5, r1
 800758a:	b09d      	sub	sp, #116	@ 0x74
 800758c:	4614      	mov	r4, r2
 800758e:	4698      	mov	r8, r3
 8007590:	4606      	mov	r6, r0
 8007592:	b118      	cbz	r0, 800759c <_vfiprintf_r+0x18>
 8007594:	6a03      	ldr	r3, [r0, #32]
 8007596:	b90b      	cbnz	r3, 800759c <_vfiprintf_r+0x18>
 8007598:	f7ff fdca 	bl	8007130 <__sinit>
 800759c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800759e:	07d9      	lsls	r1, r3, #31
 80075a0:	d405      	bmi.n	80075ae <_vfiprintf_r+0x2a>
 80075a2:	89ab      	ldrh	r3, [r5, #12]
 80075a4:	059a      	lsls	r2, r3, #22
 80075a6:	d402      	bmi.n	80075ae <_vfiprintf_r+0x2a>
 80075a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075aa:	f7ff fec6 	bl	800733a <__retarget_lock_acquire_recursive>
 80075ae:	89ab      	ldrh	r3, [r5, #12]
 80075b0:	071b      	lsls	r3, r3, #28
 80075b2:	d501      	bpl.n	80075b8 <_vfiprintf_r+0x34>
 80075b4:	692b      	ldr	r3, [r5, #16]
 80075b6:	b99b      	cbnz	r3, 80075e0 <_vfiprintf_r+0x5c>
 80075b8:	4629      	mov	r1, r5
 80075ba:	4630      	mov	r0, r6
 80075bc:	f000 fb70 	bl	8007ca0 <__swsetup_r>
 80075c0:	b170      	cbz	r0, 80075e0 <_vfiprintf_r+0x5c>
 80075c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075c4:	07dc      	lsls	r4, r3, #31
 80075c6:	d504      	bpl.n	80075d2 <_vfiprintf_r+0x4e>
 80075c8:	f04f 30ff 	mov.w	r0, #4294967295
 80075cc:	b01d      	add	sp, #116	@ 0x74
 80075ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075d2:	89ab      	ldrh	r3, [r5, #12]
 80075d4:	0598      	lsls	r0, r3, #22
 80075d6:	d4f7      	bmi.n	80075c8 <_vfiprintf_r+0x44>
 80075d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075da:	f7ff feaf 	bl	800733c <__retarget_lock_release_recursive>
 80075de:	e7f3      	b.n	80075c8 <_vfiprintf_r+0x44>
 80075e0:	2300      	movs	r3, #0
 80075e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80075e4:	2320      	movs	r3, #32
 80075e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80075ee:	2330      	movs	r3, #48	@ 0x30
 80075f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077a0 <_vfiprintf_r+0x21c>
 80075f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075f8:	f04f 0901 	mov.w	r9, #1
 80075fc:	4623      	mov	r3, r4
 80075fe:	469a      	mov	sl, r3
 8007600:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007604:	b10a      	cbz	r2, 800760a <_vfiprintf_r+0x86>
 8007606:	2a25      	cmp	r2, #37	@ 0x25
 8007608:	d1f9      	bne.n	80075fe <_vfiprintf_r+0x7a>
 800760a:	ebba 0b04 	subs.w	fp, sl, r4
 800760e:	d00b      	beq.n	8007628 <_vfiprintf_r+0xa4>
 8007610:	465b      	mov	r3, fp
 8007612:	4622      	mov	r2, r4
 8007614:	4629      	mov	r1, r5
 8007616:	4630      	mov	r0, r6
 8007618:	f7ff ffa1 	bl	800755e <__sfputs_r>
 800761c:	3001      	adds	r0, #1
 800761e:	f000 80a7 	beq.w	8007770 <_vfiprintf_r+0x1ec>
 8007622:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007624:	445a      	add	r2, fp
 8007626:	9209      	str	r2, [sp, #36]	@ 0x24
 8007628:	f89a 3000 	ldrb.w	r3, [sl]
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 809f 	beq.w	8007770 <_vfiprintf_r+0x1ec>
 8007632:	2300      	movs	r3, #0
 8007634:	f04f 32ff 	mov.w	r2, #4294967295
 8007638:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800763c:	f10a 0a01 	add.w	sl, sl, #1
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	9307      	str	r3, [sp, #28]
 8007644:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007648:	931a      	str	r3, [sp, #104]	@ 0x68
 800764a:	4654      	mov	r4, sl
 800764c:	2205      	movs	r2, #5
 800764e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007652:	4853      	ldr	r0, [pc, #332]	@ (80077a0 <_vfiprintf_r+0x21c>)
 8007654:	f7f8 fdbc 	bl	80001d0 <memchr>
 8007658:	9a04      	ldr	r2, [sp, #16]
 800765a:	b9d8      	cbnz	r0, 8007694 <_vfiprintf_r+0x110>
 800765c:	06d1      	lsls	r1, r2, #27
 800765e:	bf44      	itt	mi
 8007660:	2320      	movmi	r3, #32
 8007662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007666:	0713      	lsls	r3, r2, #28
 8007668:	bf44      	itt	mi
 800766a:	232b      	movmi	r3, #43	@ 0x2b
 800766c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007670:	f89a 3000 	ldrb.w	r3, [sl]
 8007674:	2b2a      	cmp	r3, #42	@ 0x2a
 8007676:	d015      	beq.n	80076a4 <_vfiprintf_r+0x120>
 8007678:	9a07      	ldr	r2, [sp, #28]
 800767a:	4654      	mov	r4, sl
 800767c:	2000      	movs	r0, #0
 800767e:	f04f 0c0a 	mov.w	ip, #10
 8007682:	4621      	mov	r1, r4
 8007684:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007688:	3b30      	subs	r3, #48	@ 0x30
 800768a:	2b09      	cmp	r3, #9
 800768c:	d94b      	bls.n	8007726 <_vfiprintf_r+0x1a2>
 800768e:	b1b0      	cbz	r0, 80076be <_vfiprintf_r+0x13a>
 8007690:	9207      	str	r2, [sp, #28]
 8007692:	e014      	b.n	80076be <_vfiprintf_r+0x13a>
 8007694:	eba0 0308 	sub.w	r3, r0, r8
 8007698:	fa09 f303 	lsl.w	r3, r9, r3
 800769c:	4313      	orrs	r3, r2
 800769e:	9304      	str	r3, [sp, #16]
 80076a0:	46a2      	mov	sl, r4
 80076a2:	e7d2      	b.n	800764a <_vfiprintf_r+0xc6>
 80076a4:	9b03      	ldr	r3, [sp, #12]
 80076a6:	1d19      	adds	r1, r3, #4
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	9103      	str	r1, [sp, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	bfbb      	ittet	lt
 80076b0:	425b      	neglt	r3, r3
 80076b2:	f042 0202 	orrlt.w	r2, r2, #2
 80076b6:	9307      	strge	r3, [sp, #28]
 80076b8:	9307      	strlt	r3, [sp, #28]
 80076ba:	bfb8      	it	lt
 80076bc:	9204      	strlt	r2, [sp, #16]
 80076be:	7823      	ldrb	r3, [r4, #0]
 80076c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80076c2:	d10a      	bne.n	80076da <_vfiprintf_r+0x156>
 80076c4:	7863      	ldrb	r3, [r4, #1]
 80076c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80076c8:	d132      	bne.n	8007730 <_vfiprintf_r+0x1ac>
 80076ca:	9b03      	ldr	r3, [sp, #12]
 80076cc:	1d1a      	adds	r2, r3, #4
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	9203      	str	r2, [sp, #12]
 80076d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076d6:	3402      	adds	r4, #2
 80076d8:	9305      	str	r3, [sp, #20]
 80076da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80077b0 <_vfiprintf_r+0x22c>
 80076de:	7821      	ldrb	r1, [r4, #0]
 80076e0:	2203      	movs	r2, #3
 80076e2:	4650      	mov	r0, sl
 80076e4:	f7f8 fd74 	bl	80001d0 <memchr>
 80076e8:	b138      	cbz	r0, 80076fa <_vfiprintf_r+0x176>
 80076ea:	9b04      	ldr	r3, [sp, #16]
 80076ec:	eba0 000a 	sub.w	r0, r0, sl
 80076f0:	2240      	movs	r2, #64	@ 0x40
 80076f2:	4082      	lsls	r2, r0
 80076f4:	4313      	orrs	r3, r2
 80076f6:	3401      	adds	r4, #1
 80076f8:	9304      	str	r3, [sp, #16]
 80076fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fe:	4829      	ldr	r0, [pc, #164]	@ (80077a4 <_vfiprintf_r+0x220>)
 8007700:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007704:	2206      	movs	r2, #6
 8007706:	f7f8 fd63 	bl	80001d0 <memchr>
 800770a:	2800      	cmp	r0, #0
 800770c:	d03f      	beq.n	800778e <_vfiprintf_r+0x20a>
 800770e:	4b26      	ldr	r3, [pc, #152]	@ (80077a8 <_vfiprintf_r+0x224>)
 8007710:	bb1b      	cbnz	r3, 800775a <_vfiprintf_r+0x1d6>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	3307      	adds	r3, #7
 8007716:	f023 0307 	bic.w	r3, r3, #7
 800771a:	3308      	adds	r3, #8
 800771c:	9303      	str	r3, [sp, #12]
 800771e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007720:	443b      	add	r3, r7
 8007722:	9309      	str	r3, [sp, #36]	@ 0x24
 8007724:	e76a      	b.n	80075fc <_vfiprintf_r+0x78>
 8007726:	fb0c 3202 	mla	r2, ip, r2, r3
 800772a:	460c      	mov	r4, r1
 800772c:	2001      	movs	r0, #1
 800772e:	e7a8      	b.n	8007682 <_vfiprintf_r+0xfe>
 8007730:	2300      	movs	r3, #0
 8007732:	3401      	adds	r4, #1
 8007734:	9305      	str	r3, [sp, #20]
 8007736:	4619      	mov	r1, r3
 8007738:	f04f 0c0a 	mov.w	ip, #10
 800773c:	4620      	mov	r0, r4
 800773e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007742:	3a30      	subs	r2, #48	@ 0x30
 8007744:	2a09      	cmp	r2, #9
 8007746:	d903      	bls.n	8007750 <_vfiprintf_r+0x1cc>
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0c6      	beq.n	80076da <_vfiprintf_r+0x156>
 800774c:	9105      	str	r1, [sp, #20]
 800774e:	e7c4      	b.n	80076da <_vfiprintf_r+0x156>
 8007750:	fb0c 2101 	mla	r1, ip, r1, r2
 8007754:	4604      	mov	r4, r0
 8007756:	2301      	movs	r3, #1
 8007758:	e7f0      	b.n	800773c <_vfiprintf_r+0x1b8>
 800775a:	ab03      	add	r3, sp, #12
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	462a      	mov	r2, r5
 8007760:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <_vfiprintf_r+0x228>)
 8007762:	a904      	add	r1, sp, #16
 8007764:	4630      	mov	r0, r6
 8007766:	f3af 8000 	nop.w
 800776a:	4607      	mov	r7, r0
 800776c:	1c78      	adds	r0, r7, #1
 800776e:	d1d6      	bne.n	800771e <_vfiprintf_r+0x19a>
 8007770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007772:	07d9      	lsls	r1, r3, #31
 8007774:	d405      	bmi.n	8007782 <_vfiprintf_r+0x1fe>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	059a      	lsls	r2, r3, #22
 800777a:	d402      	bmi.n	8007782 <_vfiprintf_r+0x1fe>
 800777c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800777e:	f7ff fddd 	bl	800733c <__retarget_lock_release_recursive>
 8007782:	89ab      	ldrh	r3, [r5, #12]
 8007784:	065b      	lsls	r3, r3, #25
 8007786:	f53f af1f 	bmi.w	80075c8 <_vfiprintf_r+0x44>
 800778a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800778c:	e71e      	b.n	80075cc <_vfiprintf_r+0x48>
 800778e:	ab03      	add	r3, sp, #12
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	462a      	mov	r2, r5
 8007794:	4b05      	ldr	r3, [pc, #20]	@ (80077ac <_vfiprintf_r+0x228>)
 8007796:	a904      	add	r1, sp, #16
 8007798:	4630      	mov	r0, r6
 800779a:	f000 f879 	bl	8007890 <_printf_i>
 800779e:	e7e4      	b.n	800776a <_vfiprintf_r+0x1e6>
 80077a0:	08007ef4 	.word	0x08007ef4
 80077a4:	08007efe 	.word	0x08007efe
 80077a8:	00000000 	.word	0x00000000
 80077ac:	0800755f 	.word	0x0800755f
 80077b0:	08007efa 	.word	0x08007efa

080077b4 <_printf_common>:
 80077b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b8:	4616      	mov	r6, r2
 80077ba:	4698      	mov	r8, r3
 80077bc:	688a      	ldr	r2, [r1, #8]
 80077be:	690b      	ldr	r3, [r1, #16]
 80077c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077c4:	4293      	cmp	r3, r2
 80077c6:	bfb8      	it	lt
 80077c8:	4613      	movlt	r3, r2
 80077ca:	6033      	str	r3, [r6, #0]
 80077cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077d0:	4607      	mov	r7, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	b10a      	cbz	r2, 80077da <_printf_common+0x26>
 80077d6:	3301      	adds	r3, #1
 80077d8:	6033      	str	r3, [r6, #0]
 80077da:	6823      	ldr	r3, [r4, #0]
 80077dc:	0699      	lsls	r1, r3, #26
 80077de:	bf42      	ittt	mi
 80077e0:	6833      	ldrmi	r3, [r6, #0]
 80077e2:	3302      	addmi	r3, #2
 80077e4:	6033      	strmi	r3, [r6, #0]
 80077e6:	6825      	ldr	r5, [r4, #0]
 80077e8:	f015 0506 	ands.w	r5, r5, #6
 80077ec:	d106      	bne.n	80077fc <_printf_common+0x48>
 80077ee:	f104 0a19 	add.w	sl, r4, #25
 80077f2:	68e3      	ldr	r3, [r4, #12]
 80077f4:	6832      	ldr	r2, [r6, #0]
 80077f6:	1a9b      	subs	r3, r3, r2
 80077f8:	42ab      	cmp	r3, r5
 80077fa:	dc26      	bgt.n	800784a <_printf_common+0x96>
 80077fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007800:	6822      	ldr	r2, [r4, #0]
 8007802:	3b00      	subs	r3, #0
 8007804:	bf18      	it	ne
 8007806:	2301      	movne	r3, #1
 8007808:	0692      	lsls	r2, r2, #26
 800780a:	d42b      	bmi.n	8007864 <_printf_common+0xb0>
 800780c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007810:	4641      	mov	r1, r8
 8007812:	4638      	mov	r0, r7
 8007814:	47c8      	blx	r9
 8007816:	3001      	adds	r0, #1
 8007818:	d01e      	beq.n	8007858 <_printf_common+0xa4>
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	6922      	ldr	r2, [r4, #16]
 800781e:	f003 0306 	and.w	r3, r3, #6
 8007822:	2b04      	cmp	r3, #4
 8007824:	bf02      	ittt	eq
 8007826:	68e5      	ldreq	r5, [r4, #12]
 8007828:	6833      	ldreq	r3, [r6, #0]
 800782a:	1aed      	subeq	r5, r5, r3
 800782c:	68a3      	ldr	r3, [r4, #8]
 800782e:	bf0c      	ite	eq
 8007830:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007834:	2500      	movne	r5, #0
 8007836:	4293      	cmp	r3, r2
 8007838:	bfc4      	itt	gt
 800783a:	1a9b      	subgt	r3, r3, r2
 800783c:	18ed      	addgt	r5, r5, r3
 800783e:	2600      	movs	r6, #0
 8007840:	341a      	adds	r4, #26
 8007842:	42b5      	cmp	r5, r6
 8007844:	d11a      	bne.n	800787c <_printf_common+0xc8>
 8007846:	2000      	movs	r0, #0
 8007848:	e008      	b.n	800785c <_printf_common+0xa8>
 800784a:	2301      	movs	r3, #1
 800784c:	4652      	mov	r2, sl
 800784e:	4641      	mov	r1, r8
 8007850:	4638      	mov	r0, r7
 8007852:	47c8      	blx	r9
 8007854:	3001      	adds	r0, #1
 8007856:	d103      	bne.n	8007860 <_printf_common+0xac>
 8007858:	f04f 30ff 	mov.w	r0, #4294967295
 800785c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007860:	3501      	adds	r5, #1
 8007862:	e7c6      	b.n	80077f2 <_printf_common+0x3e>
 8007864:	18e1      	adds	r1, r4, r3
 8007866:	1c5a      	adds	r2, r3, #1
 8007868:	2030      	movs	r0, #48	@ 0x30
 800786a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800786e:	4422      	add	r2, r4
 8007870:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007874:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007878:	3302      	adds	r3, #2
 800787a:	e7c7      	b.n	800780c <_printf_common+0x58>
 800787c:	2301      	movs	r3, #1
 800787e:	4622      	mov	r2, r4
 8007880:	4641      	mov	r1, r8
 8007882:	4638      	mov	r0, r7
 8007884:	47c8      	blx	r9
 8007886:	3001      	adds	r0, #1
 8007888:	d0e6      	beq.n	8007858 <_printf_common+0xa4>
 800788a:	3601      	adds	r6, #1
 800788c:	e7d9      	b.n	8007842 <_printf_common+0x8e>
	...

08007890 <_printf_i>:
 8007890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007894:	7e0f      	ldrb	r7, [r1, #24]
 8007896:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007898:	2f78      	cmp	r7, #120	@ 0x78
 800789a:	4691      	mov	r9, r2
 800789c:	4680      	mov	r8, r0
 800789e:	460c      	mov	r4, r1
 80078a0:	469a      	mov	sl, r3
 80078a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078a6:	d807      	bhi.n	80078b8 <_printf_i+0x28>
 80078a8:	2f62      	cmp	r7, #98	@ 0x62
 80078aa:	d80a      	bhi.n	80078c2 <_printf_i+0x32>
 80078ac:	2f00      	cmp	r7, #0
 80078ae:	f000 80d1 	beq.w	8007a54 <_printf_i+0x1c4>
 80078b2:	2f58      	cmp	r7, #88	@ 0x58
 80078b4:	f000 80b8 	beq.w	8007a28 <_printf_i+0x198>
 80078b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078c0:	e03a      	b.n	8007938 <_printf_i+0xa8>
 80078c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078c6:	2b15      	cmp	r3, #21
 80078c8:	d8f6      	bhi.n	80078b8 <_printf_i+0x28>
 80078ca:	a101      	add	r1, pc, #4	@ (adr r1, 80078d0 <_printf_i+0x40>)
 80078cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078d0:	08007929 	.word	0x08007929
 80078d4:	0800793d 	.word	0x0800793d
 80078d8:	080078b9 	.word	0x080078b9
 80078dc:	080078b9 	.word	0x080078b9
 80078e0:	080078b9 	.word	0x080078b9
 80078e4:	080078b9 	.word	0x080078b9
 80078e8:	0800793d 	.word	0x0800793d
 80078ec:	080078b9 	.word	0x080078b9
 80078f0:	080078b9 	.word	0x080078b9
 80078f4:	080078b9 	.word	0x080078b9
 80078f8:	080078b9 	.word	0x080078b9
 80078fc:	08007a3b 	.word	0x08007a3b
 8007900:	08007967 	.word	0x08007967
 8007904:	080079f5 	.word	0x080079f5
 8007908:	080078b9 	.word	0x080078b9
 800790c:	080078b9 	.word	0x080078b9
 8007910:	08007a5d 	.word	0x08007a5d
 8007914:	080078b9 	.word	0x080078b9
 8007918:	08007967 	.word	0x08007967
 800791c:	080078b9 	.word	0x080078b9
 8007920:	080078b9 	.word	0x080078b9
 8007924:	080079fd 	.word	0x080079fd
 8007928:	6833      	ldr	r3, [r6, #0]
 800792a:	1d1a      	adds	r2, r3, #4
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6032      	str	r2, [r6, #0]
 8007930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007934:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007938:	2301      	movs	r3, #1
 800793a:	e09c      	b.n	8007a76 <_printf_i+0x1e6>
 800793c:	6833      	ldr	r3, [r6, #0]
 800793e:	6820      	ldr	r0, [r4, #0]
 8007940:	1d19      	adds	r1, r3, #4
 8007942:	6031      	str	r1, [r6, #0]
 8007944:	0606      	lsls	r6, r0, #24
 8007946:	d501      	bpl.n	800794c <_printf_i+0xbc>
 8007948:	681d      	ldr	r5, [r3, #0]
 800794a:	e003      	b.n	8007954 <_printf_i+0xc4>
 800794c:	0645      	lsls	r5, r0, #25
 800794e:	d5fb      	bpl.n	8007948 <_printf_i+0xb8>
 8007950:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007954:	2d00      	cmp	r5, #0
 8007956:	da03      	bge.n	8007960 <_printf_i+0xd0>
 8007958:	232d      	movs	r3, #45	@ 0x2d
 800795a:	426d      	negs	r5, r5
 800795c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007960:	4858      	ldr	r0, [pc, #352]	@ (8007ac4 <_printf_i+0x234>)
 8007962:	230a      	movs	r3, #10
 8007964:	e011      	b.n	800798a <_printf_i+0xfa>
 8007966:	6821      	ldr	r1, [r4, #0]
 8007968:	6833      	ldr	r3, [r6, #0]
 800796a:	0608      	lsls	r0, r1, #24
 800796c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007970:	d402      	bmi.n	8007978 <_printf_i+0xe8>
 8007972:	0649      	lsls	r1, r1, #25
 8007974:	bf48      	it	mi
 8007976:	b2ad      	uxthmi	r5, r5
 8007978:	2f6f      	cmp	r7, #111	@ 0x6f
 800797a:	4852      	ldr	r0, [pc, #328]	@ (8007ac4 <_printf_i+0x234>)
 800797c:	6033      	str	r3, [r6, #0]
 800797e:	bf14      	ite	ne
 8007980:	230a      	movne	r3, #10
 8007982:	2308      	moveq	r3, #8
 8007984:	2100      	movs	r1, #0
 8007986:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800798a:	6866      	ldr	r6, [r4, #4]
 800798c:	60a6      	str	r6, [r4, #8]
 800798e:	2e00      	cmp	r6, #0
 8007990:	db05      	blt.n	800799e <_printf_i+0x10e>
 8007992:	6821      	ldr	r1, [r4, #0]
 8007994:	432e      	orrs	r6, r5
 8007996:	f021 0104 	bic.w	r1, r1, #4
 800799a:	6021      	str	r1, [r4, #0]
 800799c:	d04b      	beq.n	8007a36 <_printf_i+0x1a6>
 800799e:	4616      	mov	r6, r2
 80079a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80079a4:	fb03 5711 	mls	r7, r3, r1, r5
 80079a8:	5dc7      	ldrb	r7, [r0, r7]
 80079aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079ae:	462f      	mov	r7, r5
 80079b0:	42bb      	cmp	r3, r7
 80079b2:	460d      	mov	r5, r1
 80079b4:	d9f4      	bls.n	80079a0 <_printf_i+0x110>
 80079b6:	2b08      	cmp	r3, #8
 80079b8:	d10b      	bne.n	80079d2 <_printf_i+0x142>
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	07df      	lsls	r7, r3, #31
 80079be:	d508      	bpl.n	80079d2 <_printf_i+0x142>
 80079c0:	6923      	ldr	r3, [r4, #16]
 80079c2:	6861      	ldr	r1, [r4, #4]
 80079c4:	4299      	cmp	r1, r3
 80079c6:	bfde      	ittt	le
 80079c8:	2330      	movle	r3, #48	@ 0x30
 80079ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079d2:	1b92      	subs	r2, r2, r6
 80079d4:	6122      	str	r2, [r4, #16]
 80079d6:	f8cd a000 	str.w	sl, [sp]
 80079da:	464b      	mov	r3, r9
 80079dc:	aa03      	add	r2, sp, #12
 80079de:	4621      	mov	r1, r4
 80079e0:	4640      	mov	r0, r8
 80079e2:	f7ff fee7 	bl	80077b4 <_printf_common>
 80079e6:	3001      	adds	r0, #1
 80079e8:	d14a      	bne.n	8007a80 <_printf_i+0x1f0>
 80079ea:	f04f 30ff 	mov.w	r0, #4294967295
 80079ee:	b004      	add	sp, #16
 80079f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f4:	6823      	ldr	r3, [r4, #0]
 80079f6:	f043 0320 	orr.w	r3, r3, #32
 80079fa:	6023      	str	r3, [r4, #0]
 80079fc:	4832      	ldr	r0, [pc, #200]	@ (8007ac8 <_printf_i+0x238>)
 80079fe:	2778      	movs	r7, #120	@ 0x78
 8007a00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	6831      	ldr	r1, [r6, #0]
 8007a08:	061f      	lsls	r7, r3, #24
 8007a0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a0e:	d402      	bmi.n	8007a16 <_printf_i+0x186>
 8007a10:	065f      	lsls	r7, r3, #25
 8007a12:	bf48      	it	mi
 8007a14:	b2ad      	uxthmi	r5, r5
 8007a16:	6031      	str	r1, [r6, #0]
 8007a18:	07d9      	lsls	r1, r3, #31
 8007a1a:	bf44      	itt	mi
 8007a1c:	f043 0320 	orrmi.w	r3, r3, #32
 8007a20:	6023      	strmi	r3, [r4, #0]
 8007a22:	b11d      	cbz	r5, 8007a2c <_printf_i+0x19c>
 8007a24:	2310      	movs	r3, #16
 8007a26:	e7ad      	b.n	8007984 <_printf_i+0xf4>
 8007a28:	4826      	ldr	r0, [pc, #152]	@ (8007ac4 <_printf_i+0x234>)
 8007a2a:	e7e9      	b.n	8007a00 <_printf_i+0x170>
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	f023 0320 	bic.w	r3, r3, #32
 8007a32:	6023      	str	r3, [r4, #0]
 8007a34:	e7f6      	b.n	8007a24 <_printf_i+0x194>
 8007a36:	4616      	mov	r6, r2
 8007a38:	e7bd      	b.n	80079b6 <_printf_i+0x126>
 8007a3a:	6833      	ldr	r3, [r6, #0]
 8007a3c:	6825      	ldr	r5, [r4, #0]
 8007a3e:	6961      	ldr	r1, [r4, #20]
 8007a40:	1d18      	adds	r0, r3, #4
 8007a42:	6030      	str	r0, [r6, #0]
 8007a44:	062e      	lsls	r6, r5, #24
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	d501      	bpl.n	8007a4e <_printf_i+0x1be>
 8007a4a:	6019      	str	r1, [r3, #0]
 8007a4c:	e002      	b.n	8007a54 <_printf_i+0x1c4>
 8007a4e:	0668      	lsls	r0, r5, #25
 8007a50:	d5fb      	bpl.n	8007a4a <_printf_i+0x1ba>
 8007a52:	8019      	strh	r1, [r3, #0]
 8007a54:	2300      	movs	r3, #0
 8007a56:	6123      	str	r3, [r4, #16]
 8007a58:	4616      	mov	r6, r2
 8007a5a:	e7bc      	b.n	80079d6 <_printf_i+0x146>
 8007a5c:	6833      	ldr	r3, [r6, #0]
 8007a5e:	1d1a      	adds	r2, r3, #4
 8007a60:	6032      	str	r2, [r6, #0]
 8007a62:	681e      	ldr	r6, [r3, #0]
 8007a64:	6862      	ldr	r2, [r4, #4]
 8007a66:	2100      	movs	r1, #0
 8007a68:	4630      	mov	r0, r6
 8007a6a:	f7f8 fbb1 	bl	80001d0 <memchr>
 8007a6e:	b108      	cbz	r0, 8007a74 <_printf_i+0x1e4>
 8007a70:	1b80      	subs	r0, r0, r6
 8007a72:	6060      	str	r0, [r4, #4]
 8007a74:	6863      	ldr	r3, [r4, #4]
 8007a76:	6123      	str	r3, [r4, #16]
 8007a78:	2300      	movs	r3, #0
 8007a7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a7e:	e7aa      	b.n	80079d6 <_printf_i+0x146>
 8007a80:	6923      	ldr	r3, [r4, #16]
 8007a82:	4632      	mov	r2, r6
 8007a84:	4649      	mov	r1, r9
 8007a86:	4640      	mov	r0, r8
 8007a88:	47d0      	blx	sl
 8007a8a:	3001      	adds	r0, #1
 8007a8c:	d0ad      	beq.n	80079ea <_printf_i+0x15a>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	079b      	lsls	r3, r3, #30
 8007a92:	d413      	bmi.n	8007abc <_printf_i+0x22c>
 8007a94:	68e0      	ldr	r0, [r4, #12]
 8007a96:	9b03      	ldr	r3, [sp, #12]
 8007a98:	4298      	cmp	r0, r3
 8007a9a:	bfb8      	it	lt
 8007a9c:	4618      	movlt	r0, r3
 8007a9e:	e7a6      	b.n	80079ee <_printf_i+0x15e>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	4632      	mov	r2, r6
 8007aa4:	4649      	mov	r1, r9
 8007aa6:	4640      	mov	r0, r8
 8007aa8:	47d0      	blx	sl
 8007aaa:	3001      	adds	r0, #1
 8007aac:	d09d      	beq.n	80079ea <_printf_i+0x15a>
 8007aae:	3501      	adds	r5, #1
 8007ab0:	68e3      	ldr	r3, [r4, #12]
 8007ab2:	9903      	ldr	r1, [sp, #12]
 8007ab4:	1a5b      	subs	r3, r3, r1
 8007ab6:	42ab      	cmp	r3, r5
 8007ab8:	dcf2      	bgt.n	8007aa0 <_printf_i+0x210>
 8007aba:	e7eb      	b.n	8007a94 <_printf_i+0x204>
 8007abc:	2500      	movs	r5, #0
 8007abe:	f104 0619 	add.w	r6, r4, #25
 8007ac2:	e7f5      	b.n	8007ab0 <_printf_i+0x220>
 8007ac4:	08007f05 	.word	0x08007f05
 8007ac8:	08007f16 	.word	0x08007f16

08007acc <__sflush_r>:
 8007acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ad4:	0716      	lsls	r6, r2, #28
 8007ad6:	4605      	mov	r5, r0
 8007ad8:	460c      	mov	r4, r1
 8007ada:	d454      	bmi.n	8007b86 <__sflush_r+0xba>
 8007adc:	684b      	ldr	r3, [r1, #4]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	dc02      	bgt.n	8007ae8 <__sflush_r+0x1c>
 8007ae2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	dd48      	ble.n	8007b7a <__sflush_r+0xae>
 8007ae8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007aea:	2e00      	cmp	r6, #0
 8007aec:	d045      	beq.n	8007b7a <__sflush_r+0xae>
 8007aee:	2300      	movs	r3, #0
 8007af0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007af4:	682f      	ldr	r7, [r5, #0]
 8007af6:	6a21      	ldr	r1, [r4, #32]
 8007af8:	602b      	str	r3, [r5, #0]
 8007afa:	d030      	beq.n	8007b5e <__sflush_r+0x92>
 8007afc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007afe:	89a3      	ldrh	r3, [r4, #12]
 8007b00:	0759      	lsls	r1, r3, #29
 8007b02:	d505      	bpl.n	8007b10 <__sflush_r+0x44>
 8007b04:	6863      	ldr	r3, [r4, #4]
 8007b06:	1ad2      	subs	r2, r2, r3
 8007b08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b0a:	b10b      	cbz	r3, 8007b10 <__sflush_r+0x44>
 8007b0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b0e:	1ad2      	subs	r2, r2, r3
 8007b10:	2300      	movs	r3, #0
 8007b12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b14:	6a21      	ldr	r1, [r4, #32]
 8007b16:	4628      	mov	r0, r5
 8007b18:	47b0      	blx	r6
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	d106      	bne.n	8007b2e <__sflush_r+0x62>
 8007b20:	6829      	ldr	r1, [r5, #0]
 8007b22:	291d      	cmp	r1, #29
 8007b24:	d82b      	bhi.n	8007b7e <__sflush_r+0xb2>
 8007b26:	4a2a      	ldr	r2, [pc, #168]	@ (8007bd0 <__sflush_r+0x104>)
 8007b28:	40ca      	lsrs	r2, r1
 8007b2a:	07d6      	lsls	r6, r2, #31
 8007b2c:	d527      	bpl.n	8007b7e <__sflush_r+0xb2>
 8007b2e:	2200      	movs	r2, #0
 8007b30:	6062      	str	r2, [r4, #4]
 8007b32:	04d9      	lsls	r1, r3, #19
 8007b34:	6922      	ldr	r2, [r4, #16]
 8007b36:	6022      	str	r2, [r4, #0]
 8007b38:	d504      	bpl.n	8007b44 <__sflush_r+0x78>
 8007b3a:	1c42      	adds	r2, r0, #1
 8007b3c:	d101      	bne.n	8007b42 <__sflush_r+0x76>
 8007b3e:	682b      	ldr	r3, [r5, #0]
 8007b40:	b903      	cbnz	r3, 8007b44 <__sflush_r+0x78>
 8007b42:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b46:	602f      	str	r7, [r5, #0]
 8007b48:	b1b9      	cbz	r1, 8007b7a <__sflush_r+0xae>
 8007b4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b4e:	4299      	cmp	r1, r3
 8007b50:	d002      	beq.n	8007b58 <__sflush_r+0x8c>
 8007b52:	4628      	mov	r0, r5
 8007b54:	f7ff fbf4 	bl	8007340 <_free_r>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b5c:	e00d      	b.n	8007b7a <__sflush_r+0xae>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	4628      	mov	r0, r5
 8007b62:	47b0      	blx	r6
 8007b64:	4602      	mov	r2, r0
 8007b66:	1c50      	adds	r0, r2, #1
 8007b68:	d1c9      	bne.n	8007afe <__sflush_r+0x32>
 8007b6a:	682b      	ldr	r3, [r5, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d0c6      	beq.n	8007afe <__sflush_r+0x32>
 8007b70:	2b1d      	cmp	r3, #29
 8007b72:	d001      	beq.n	8007b78 <__sflush_r+0xac>
 8007b74:	2b16      	cmp	r3, #22
 8007b76:	d11e      	bne.n	8007bb6 <__sflush_r+0xea>
 8007b78:	602f      	str	r7, [r5, #0]
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	e022      	b.n	8007bc4 <__sflush_r+0xf8>
 8007b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b82:	b21b      	sxth	r3, r3
 8007b84:	e01b      	b.n	8007bbe <__sflush_r+0xf2>
 8007b86:	690f      	ldr	r7, [r1, #16]
 8007b88:	2f00      	cmp	r7, #0
 8007b8a:	d0f6      	beq.n	8007b7a <__sflush_r+0xae>
 8007b8c:	0793      	lsls	r3, r2, #30
 8007b8e:	680e      	ldr	r6, [r1, #0]
 8007b90:	bf08      	it	eq
 8007b92:	694b      	ldreq	r3, [r1, #20]
 8007b94:	600f      	str	r7, [r1, #0]
 8007b96:	bf18      	it	ne
 8007b98:	2300      	movne	r3, #0
 8007b9a:	eba6 0807 	sub.w	r8, r6, r7
 8007b9e:	608b      	str	r3, [r1, #8]
 8007ba0:	f1b8 0f00 	cmp.w	r8, #0
 8007ba4:	dde9      	ble.n	8007b7a <__sflush_r+0xae>
 8007ba6:	6a21      	ldr	r1, [r4, #32]
 8007ba8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007baa:	4643      	mov	r3, r8
 8007bac:	463a      	mov	r2, r7
 8007bae:	4628      	mov	r0, r5
 8007bb0:	47b0      	blx	r6
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	dc08      	bgt.n	8007bc8 <__sflush_r+0xfc>
 8007bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bbe:	81a3      	strh	r3, [r4, #12]
 8007bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bc8:	4407      	add	r7, r0
 8007bca:	eba8 0800 	sub.w	r8, r8, r0
 8007bce:	e7e7      	b.n	8007ba0 <__sflush_r+0xd4>
 8007bd0:	20400001 	.word	0x20400001

08007bd4 <_fflush_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	690b      	ldr	r3, [r1, #16]
 8007bd8:	4605      	mov	r5, r0
 8007bda:	460c      	mov	r4, r1
 8007bdc:	b913      	cbnz	r3, 8007be4 <_fflush_r+0x10>
 8007bde:	2500      	movs	r5, #0
 8007be0:	4628      	mov	r0, r5
 8007be2:	bd38      	pop	{r3, r4, r5, pc}
 8007be4:	b118      	cbz	r0, 8007bee <_fflush_r+0x1a>
 8007be6:	6a03      	ldr	r3, [r0, #32]
 8007be8:	b90b      	cbnz	r3, 8007bee <_fflush_r+0x1a>
 8007bea:	f7ff faa1 	bl	8007130 <__sinit>
 8007bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d0f3      	beq.n	8007bde <_fflush_r+0xa>
 8007bf6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007bf8:	07d0      	lsls	r0, r2, #31
 8007bfa:	d404      	bmi.n	8007c06 <_fflush_r+0x32>
 8007bfc:	0599      	lsls	r1, r3, #22
 8007bfe:	d402      	bmi.n	8007c06 <_fflush_r+0x32>
 8007c00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c02:	f7ff fb9a 	bl	800733a <__retarget_lock_acquire_recursive>
 8007c06:	4628      	mov	r0, r5
 8007c08:	4621      	mov	r1, r4
 8007c0a:	f7ff ff5f 	bl	8007acc <__sflush_r>
 8007c0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c10:	07da      	lsls	r2, r3, #31
 8007c12:	4605      	mov	r5, r0
 8007c14:	d4e4      	bmi.n	8007be0 <_fflush_r+0xc>
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	059b      	lsls	r3, r3, #22
 8007c1a:	d4e1      	bmi.n	8007be0 <_fflush_r+0xc>
 8007c1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c1e:	f7ff fb8d 	bl	800733c <__retarget_lock_release_recursive>
 8007c22:	e7dd      	b.n	8007be0 <_fflush_r+0xc>

08007c24 <__swbuf_r>:
 8007c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c26:	460e      	mov	r6, r1
 8007c28:	4614      	mov	r4, r2
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	b118      	cbz	r0, 8007c36 <__swbuf_r+0x12>
 8007c2e:	6a03      	ldr	r3, [r0, #32]
 8007c30:	b90b      	cbnz	r3, 8007c36 <__swbuf_r+0x12>
 8007c32:	f7ff fa7d 	bl	8007130 <__sinit>
 8007c36:	69a3      	ldr	r3, [r4, #24]
 8007c38:	60a3      	str	r3, [r4, #8]
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	071a      	lsls	r2, r3, #28
 8007c3e:	d501      	bpl.n	8007c44 <__swbuf_r+0x20>
 8007c40:	6923      	ldr	r3, [r4, #16]
 8007c42:	b943      	cbnz	r3, 8007c56 <__swbuf_r+0x32>
 8007c44:	4621      	mov	r1, r4
 8007c46:	4628      	mov	r0, r5
 8007c48:	f000 f82a 	bl	8007ca0 <__swsetup_r>
 8007c4c:	b118      	cbz	r0, 8007c56 <__swbuf_r+0x32>
 8007c4e:	f04f 37ff 	mov.w	r7, #4294967295
 8007c52:	4638      	mov	r0, r7
 8007c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	6922      	ldr	r2, [r4, #16]
 8007c5a:	1a98      	subs	r0, r3, r2
 8007c5c:	6963      	ldr	r3, [r4, #20]
 8007c5e:	b2f6      	uxtb	r6, r6
 8007c60:	4283      	cmp	r3, r0
 8007c62:	4637      	mov	r7, r6
 8007c64:	dc05      	bgt.n	8007c72 <__swbuf_r+0x4e>
 8007c66:	4621      	mov	r1, r4
 8007c68:	4628      	mov	r0, r5
 8007c6a:	f7ff ffb3 	bl	8007bd4 <_fflush_r>
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	d1ed      	bne.n	8007c4e <__swbuf_r+0x2a>
 8007c72:	68a3      	ldr	r3, [r4, #8]
 8007c74:	3b01      	subs	r3, #1
 8007c76:	60a3      	str	r3, [r4, #8]
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	6022      	str	r2, [r4, #0]
 8007c7e:	701e      	strb	r6, [r3, #0]
 8007c80:	6962      	ldr	r2, [r4, #20]
 8007c82:	1c43      	adds	r3, r0, #1
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d004      	beq.n	8007c92 <__swbuf_r+0x6e>
 8007c88:	89a3      	ldrh	r3, [r4, #12]
 8007c8a:	07db      	lsls	r3, r3, #31
 8007c8c:	d5e1      	bpl.n	8007c52 <__swbuf_r+0x2e>
 8007c8e:	2e0a      	cmp	r6, #10
 8007c90:	d1df      	bne.n	8007c52 <__swbuf_r+0x2e>
 8007c92:	4621      	mov	r1, r4
 8007c94:	4628      	mov	r0, r5
 8007c96:	f7ff ff9d 	bl	8007bd4 <_fflush_r>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	d0d9      	beq.n	8007c52 <__swbuf_r+0x2e>
 8007c9e:	e7d6      	b.n	8007c4e <__swbuf_r+0x2a>

08007ca0 <__swsetup_r>:
 8007ca0:	b538      	push	{r3, r4, r5, lr}
 8007ca2:	4b29      	ldr	r3, [pc, #164]	@ (8007d48 <__swsetup_r+0xa8>)
 8007ca4:	4605      	mov	r5, r0
 8007ca6:	6818      	ldr	r0, [r3, #0]
 8007ca8:	460c      	mov	r4, r1
 8007caa:	b118      	cbz	r0, 8007cb4 <__swsetup_r+0x14>
 8007cac:	6a03      	ldr	r3, [r0, #32]
 8007cae:	b90b      	cbnz	r3, 8007cb4 <__swsetup_r+0x14>
 8007cb0:	f7ff fa3e 	bl	8007130 <__sinit>
 8007cb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cb8:	0719      	lsls	r1, r3, #28
 8007cba:	d422      	bmi.n	8007d02 <__swsetup_r+0x62>
 8007cbc:	06da      	lsls	r2, r3, #27
 8007cbe:	d407      	bmi.n	8007cd0 <__swsetup_r+0x30>
 8007cc0:	2209      	movs	r2, #9
 8007cc2:	602a      	str	r2, [r5, #0]
 8007cc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cc8:	81a3      	strh	r3, [r4, #12]
 8007cca:	f04f 30ff 	mov.w	r0, #4294967295
 8007cce:	e033      	b.n	8007d38 <__swsetup_r+0x98>
 8007cd0:	0758      	lsls	r0, r3, #29
 8007cd2:	d512      	bpl.n	8007cfa <__swsetup_r+0x5a>
 8007cd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cd6:	b141      	cbz	r1, 8007cea <__swsetup_r+0x4a>
 8007cd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cdc:	4299      	cmp	r1, r3
 8007cde:	d002      	beq.n	8007ce6 <__swsetup_r+0x46>
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	f7ff fb2d 	bl	8007340 <_free_r>
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cea:	89a3      	ldrh	r3, [r4, #12]
 8007cec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007cf0:	81a3      	strh	r3, [r4, #12]
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	6063      	str	r3, [r4, #4]
 8007cf6:	6923      	ldr	r3, [r4, #16]
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	f043 0308 	orr.w	r3, r3, #8
 8007d00:	81a3      	strh	r3, [r4, #12]
 8007d02:	6923      	ldr	r3, [r4, #16]
 8007d04:	b94b      	cbnz	r3, 8007d1a <__swsetup_r+0x7a>
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d10:	d003      	beq.n	8007d1a <__swsetup_r+0x7a>
 8007d12:	4621      	mov	r1, r4
 8007d14:	4628      	mov	r0, r5
 8007d16:	f000 f84f 	bl	8007db8 <__smakebuf_r>
 8007d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d1e:	f013 0201 	ands.w	r2, r3, #1
 8007d22:	d00a      	beq.n	8007d3a <__swsetup_r+0x9a>
 8007d24:	2200      	movs	r2, #0
 8007d26:	60a2      	str	r2, [r4, #8]
 8007d28:	6962      	ldr	r2, [r4, #20]
 8007d2a:	4252      	negs	r2, r2
 8007d2c:	61a2      	str	r2, [r4, #24]
 8007d2e:	6922      	ldr	r2, [r4, #16]
 8007d30:	b942      	cbnz	r2, 8007d44 <__swsetup_r+0xa4>
 8007d32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007d36:	d1c5      	bne.n	8007cc4 <__swsetup_r+0x24>
 8007d38:	bd38      	pop	{r3, r4, r5, pc}
 8007d3a:	0799      	lsls	r1, r3, #30
 8007d3c:	bf58      	it	pl
 8007d3e:	6962      	ldrpl	r2, [r4, #20]
 8007d40:	60a2      	str	r2, [r4, #8]
 8007d42:	e7f4      	b.n	8007d2e <__swsetup_r+0x8e>
 8007d44:	2000      	movs	r0, #0
 8007d46:	e7f7      	b.n	8007d38 <__swsetup_r+0x98>
 8007d48:	20000018 	.word	0x20000018

08007d4c <_sbrk_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	4d06      	ldr	r5, [pc, #24]	@ (8007d68 <_sbrk_r+0x1c>)
 8007d50:	2300      	movs	r3, #0
 8007d52:	4604      	mov	r4, r0
 8007d54:	4608      	mov	r0, r1
 8007d56:	602b      	str	r3, [r5, #0]
 8007d58:	f7f9 fdde 	bl	8001918 <_sbrk>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	d102      	bne.n	8007d66 <_sbrk_r+0x1a>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	b103      	cbz	r3, 8007d66 <_sbrk_r+0x1a>
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	bd38      	pop	{r3, r4, r5, pc}
 8007d68:	20000310 	.word	0x20000310

08007d6c <__swhatbuf_r>:
 8007d6c:	b570      	push	{r4, r5, r6, lr}
 8007d6e:	460c      	mov	r4, r1
 8007d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d74:	2900      	cmp	r1, #0
 8007d76:	b096      	sub	sp, #88	@ 0x58
 8007d78:	4615      	mov	r5, r2
 8007d7a:	461e      	mov	r6, r3
 8007d7c:	da0d      	bge.n	8007d9a <__swhatbuf_r+0x2e>
 8007d7e:	89a3      	ldrh	r3, [r4, #12]
 8007d80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d84:	f04f 0100 	mov.w	r1, #0
 8007d88:	bf14      	ite	ne
 8007d8a:	2340      	movne	r3, #64	@ 0x40
 8007d8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d90:	2000      	movs	r0, #0
 8007d92:	6031      	str	r1, [r6, #0]
 8007d94:	602b      	str	r3, [r5, #0]
 8007d96:	b016      	add	sp, #88	@ 0x58
 8007d98:	bd70      	pop	{r4, r5, r6, pc}
 8007d9a:	466a      	mov	r2, sp
 8007d9c:	f000 f848 	bl	8007e30 <_fstat_r>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	dbec      	blt.n	8007d7e <__swhatbuf_r+0x12>
 8007da4:	9901      	ldr	r1, [sp, #4]
 8007da6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007daa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007dae:	4259      	negs	r1, r3
 8007db0:	4159      	adcs	r1, r3
 8007db2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007db6:	e7eb      	b.n	8007d90 <__swhatbuf_r+0x24>

08007db8 <__smakebuf_r>:
 8007db8:	898b      	ldrh	r3, [r1, #12]
 8007dba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dbc:	079d      	lsls	r5, r3, #30
 8007dbe:	4606      	mov	r6, r0
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	d507      	bpl.n	8007dd4 <__smakebuf_r+0x1c>
 8007dc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	6123      	str	r3, [r4, #16]
 8007dcc:	2301      	movs	r3, #1
 8007dce:	6163      	str	r3, [r4, #20]
 8007dd0:	b003      	add	sp, #12
 8007dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dd4:	ab01      	add	r3, sp, #4
 8007dd6:	466a      	mov	r2, sp
 8007dd8:	f7ff ffc8 	bl	8007d6c <__swhatbuf_r>
 8007ddc:	9f00      	ldr	r7, [sp, #0]
 8007dde:	4605      	mov	r5, r0
 8007de0:	4639      	mov	r1, r7
 8007de2:	4630      	mov	r0, r6
 8007de4:	f7ff fb18 	bl	8007418 <_malloc_r>
 8007de8:	b948      	cbnz	r0, 8007dfe <__smakebuf_r+0x46>
 8007dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dee:	059a      	lsls	r2, r3, #22
 8007df0:	d4ee      	bmi.n	8007dd0 <__smakebuf_r+0x18>
 8007df2:	f023 0303 	bic.w	r3, r3, #3
 8007df6:	f043 0302 	orr.w	r3, r3, #2
 8007dfa:	81a3      	strh	r3, [r4, #12]
 8007dfc:	e7e2      	b.n	8007dc4 <__smakebuf_r+0xc>
 8007dfe:	89a3      	ldrh	r3, [r4, #12]
 8007e00:	6020      	str	r0, [r4, #0]
 8007e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e06:	81a3      	strh	r3, [r4, #12]
 8007e08:	9b01      	ldr	r3, [sp, #4]
 8007e0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e0e:	b15b      	cbz	r3, 8007e28 <__smakebuf_r+0x70>
 8007e10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e14:	4630      	mov	r0, r6
 8007e16:	f000 f81d 	bl	8007e54 <_isatty_r>
 8007e1a:	b128      	cbz	r0, 8007e28 <__smakebuf_r+0x70>
 8007e1c:	89a3      	ldrh	r3, [r4, #12]
 8007e1e:	f023 0303 	bic.w	r3, r3, #3
 8007e22:	f043 0301 	orr.w	r3, r3, #1
 8007e26:	81a3      	strh	r3, [r4, #12]
 8007e28:	89a3      	ldrh	r3, [r4, #12]
 8007e2a:	431d      	orrs	r5, r3
 8007e2c:	81a5      	strh	r5, [r4, #12]
 8007e2e:	e7cf      	b.n	8007dd0 <__smakebuf_r+0x18>

08007e30 <_fstat_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d07      	ldr	r5, [pc, #28]	@ (8007e50 <_fstat_r+0x20>)
 8007e34:	2300      	movs	r3, #0
 8007e36:	4604      	mov	r4, r0
 8007e38:	4608      	mov	r0, r1
 8007e3a:	4611      	mov	r1, r2
 8007e3c:	602b      	str	r3, [r5, #0]
 8007e3e:	f7f9 fd42 	bl	80018c6 <_fstat>
 8007e42:	1c43      	adds	r3, r0, #1
 8007e44:	d102      	bne.n	8007e4c <_fstat_r+0x1c>
 8007e46:	682b      	ldr	r3, [r5, #0]
 8007e48:	b103      	cbz	r3, 8007e4c <_fstat_r+0x1c>
 8007e4a:	6023      	str	r3, [r4, #0]
 8007e4c:	bd38      	pop	{r3, r4, r5, pc}
 8007e4e:	bf00      	nop
 8007e50:	20000310 	.word	0x20000310

08007e54 <_isatty_r>:
 8007e54:	b538      	push	{r3, r4, r5, lr}
 8007e56:	4d06      	ldr	r5, [pc, #24]	@ (8007e70 <_isatty_r+0x1c>)
 8007e58:	2300      	movs	r3, #0
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	4608      	mov	r0, r1
 8007e5e:	602b      	str	r3, [r5, #0]
 8007e60:	f7f9 fd41 	bl	80018e6 <_isatty>
 8007e64:	1c43      	adds	r3, r0, #1
 8007e66:	d102      	bne.n	8007e6e <_isatty_r+0x1a>
 8007e68:	682b      	ldr	r3, [r5, #0]
 8007e6a:	b103      	cbz	r3, 8007e6e <_isatty_r+0x1a>
 8007e6c:	6023      	str	r3, [r4, #0]
 8007e6e:	bd38      	pop	{r3, r4, r5, pc}
 8007e70:	20000310 	.word	0x20000310

08007e74 <_init>:
 8007e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e76:	bf00      	nop
 8007e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7a:	bc08      	pop	{r3}
 8007e7c:	469e      	mov	lr, r3
 8007e7e:	4770      	bx	lr

08007e80 <_fini>:
 8007e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e82:	bf00      	nop
 8007e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e86:	bc08      	pop	{r3}
 8007e88:	469e      	mov	lr, r3
 8007e8a:	4770      	bx	lr
