--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr
Main_Component.pcf

Design file:              Main_Component.ncd
Physical constraint file: Main_Component.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 151 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.677ns.
--------------------------------------------------------------------------------

Paths for end point Counter/Tick_Per_Second/TICK (SLICE_X3Y42.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_7 (FF)
  Destination:          Counter/Tick_Per_Second/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_7 to Counter/Tick_Per_Second/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.DQ       Tcko                  0.476   Counter/Tick_Per_Second/Clock_Div.TICK_COUNT<7>
                                                       Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_7
    SLICE_X3Y39.D1       net (fanout=2)        0.740   Counter/Tick_Per_Second/Clock_Div.TICK_COUNT<7>
    SLICE_X3Y39.D        Tilo                  0.259   Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>1
                                                       Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>2
    SLICE_X3Y42.A3       net (fanout=1)        0.782   Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>1
    SLICE_X3Y42.CLK      Tas                   0.373   Counter/Tick_Per_Second/TICK
                                                       Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>6
                                                       Counter/Tick_Per_Second/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.108ns logic, 1.522ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_1 (FF)
  Destination:          Counter/Tick_Per_Second/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.333 - 0.347)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_1 to Counter/Tick_Per_Second/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.BQ       Tcko                  0.476   Counter/Tick_Per_Second/Clock_Div.TICK_COUNT<3>
                                                       Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_1
    SLICE_X3Y39.D2       net (fanout=2)        0.722   Counter/Tick_Per_Second/Clock_Div.TICK_COUNT<1>
    SLICE_X3Y39.D        Tilo                  0.259   Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>1
                                                       Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>2
    SLICE_X3Y42.A3       net (fanout=1)        0.782   Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>1
    SLICE_X3Y42.CLK      Tas                   0.373   Counter/Tick_Per_Second/TICK
                                                       Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>6
                                                       Counter/Tick_Per_Second/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.108ns logic, 1.504ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_0 (FF)
  Destination:          Counter/Tick_Per_Second/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.333 - 0.347)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_0 to Counter/Tick_Per_Second/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.476   Counter/Tick_Per_Second/Clock_Div.TICK_COUNT<3>
                                                       Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_0
    SLICE_X3Y39.D3       net (fanout=2)        0.585   Counter/Tick_Per_Second/Clock_Div.TICK_COUNT<0>
    SLICE_X3Y39.D        Tilo                  0.259   Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>1
                                                       Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>2
    SLICE_X3Y42.A3       net (fanout=1)        0.782   Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>1
    SLICE_X3Y42.CLK      Tas                   0.373   Counter/Tick_Per_Second/TICK
                                                       Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>6
                                                       Counter/Tick_Per_Second/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (1.108ns logic, 1.367ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point DigitPlace/Cycle/TICK (SLICE_X7Y47.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_4 (FF)
  Destination:          DigitPlace/Cycle/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_4 to DigitPlace/Cycle/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   DigitPlace/Cycle/Clock_Div.TICK_COUNT<7>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_4
    SLICE_X7Y47.D2       net (fanout=2)        0.978   DigitPlace/Cycle/Clock_Div.TICK_COUNT<4>
    SLICE_X7Y47.D        Tilo                  0.259   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>2
    SLICE_X7Y47.A3       net (fanout=1)        0.359   DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>1
    SLICE_X7Y47.CLK      Tas                   0.373   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>4
                                                       DigitPlace/Cycle/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (1.108ns logic, 1.337ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_6 (FF)
  Destination:          DigitPlace/Cycle/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_6 to DigitPlace/Cycle/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   DigitPlace/Cycle/Clock_Div.TICK_COUNT<7>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_6
    SLICE_X7Y47.D1       net (fanout=2)        0.725   DigitPlace/Cycle/Clock_Div.TICK_COUNT<6>
    SLICE_X7Y47.D        Tilo                  0.259   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>2
    SLICE_X7Y47.A3       net (fanout=1)        0.359   DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>1
    SLICE_X7Y47.CLK      Tas                   0.373   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>4
                                                       DigitPlace/Cycle/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (1.108ns logic, 1.084ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_0 (FF)
  Destination:          DigitPlace/Cycle/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_0 to DigitPlace/Cycle/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   DigitPlace/Cycle/Clock_Div.TICK_COUNT<3>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_0
    SLICE_X7Y47.D3       net (fanout=2)        0.616   DigitPlace/Cycle/Clock_Div.TICK_COUNT<0>
    SLICE_X7Y47.D        Tilo                  0.259   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>2
    SLICE_X7Y47.A3       net (fanout=1)        0.359   DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>1
    SLICE_X7Y47.CLK      Tas                   0.373   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>4
                                                       DigitPlace/Cycle/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (1.108ns logic, 0.975ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point DigitPlace/Cycle/TICK (SLICE_X7Y47.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_14 (FF)
  Destination:          DigitPlace/Cycle/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.637 - 0.722)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_14 to DigitPlace/Cycle/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.476   DigitPlace/Cycle/Clock_Div.TICK_COUNT<15>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_14
    SLICE_X7Y47.C1       net (fanout=2)        0.714   DigitPlace/Cycle/Clock_Div.TICK_COUNT<14>
    SLICE_X7Y47.C        Tilo                  0.259   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>3
    SLICE_X7Y47.A2       net (fanout=1)        0.542   DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>2
    SLICE_X7Y47.CLK      Tas                   0.373   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>4
                                                       DigitPlace/Cycle/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (1.108ns logic, 1.256ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_13 (FF)
  Destination:          DigitPlace/Cycle/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.637 - 0.722)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_13 to DigitPlace/Cycle/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   DigitPlace/Cycle/Clock_Div.TICK_COUNT<15>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_13
    SLICE_X7Y47.C4       net (fanout=2)        0.514   DigitPlace/Cycle/Clock_Div.TICK_COUNT<13>
    SLICE_X7Y47.C        Tilo                  0.259   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>3
    SLICE_X7Y47.A2       net (fanout=1)        0.542   DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>2
    SLICE_X7Y47.CLK      Tas                   0.373   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>4
                                                       DigitPlace/Cycle/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (1.108ns logic, 1.056ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_8 (FF)
  Destination:          DigitPlace/Cycle/TICK (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_8 to DigitPlace/Cycle/TICK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.AQ       Tcko                  0.476   DigitPlace/Cycle/Clock_Div.TICK_COUNT<11>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_8
    SLICE_X7Y47.C2       net (fanout=2)        0.541   DigitPlace/Cycle/Clock_Div.TICK_COUNT<8>
    SLICE_X7Y47.C        Tilo                  0.259   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>3
    SLICE_X7Y47.A2       net (fanout=1)        0.542   DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>2
    SLICE_X7Y47.CLK      Tas                   0.373   DigitPlace/Cycle/TICK
                                                       DigitPlace/Cycle/PWR_9_o_Clock_Div.TICK_COUNT[16]_equal_1_o<16>4
                                                       DigitPlace/Cycle/TICK
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.108ns logic, 1.083ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DigitPlace/Cycle/Clock_Div.TICK_COUNT_16 (SLICE_X6Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_16 (FF)
  Destination:          DigitPlace/Cycle/Clock_Div.TICK_COUNT_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_16 to DigitPlace/Cycle/Clock_Div.TICK_COUNT_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.200   DigitPlace/Cycle/Clock_Div.TICK_COUNT<16>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_16
    SLICE_X6Y49.A6       net (fanout=2)        0.026   DigitPlace/Cycle/Clock_Div.TICK_COUNT<16>
    SLICE_X6Y49.CLK      Tah         (-Th)    -0.238   DigitPlace/Cycle/Clock_Div.TICK_COUNT<16>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT<16>_rt
                                                       DigitPlace/Cycle/Mcount_Clock_Div.TICK_COUNT_xor<16>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_16
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point DigitPlace/Cycle/Clock_Div.TICK_COUNT_5 (SLICE_X6Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_5 (FF)
  Destination:          DigitPlace/Cycle/Clock_Div.TICK_COUNT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_5 to DigitPlace/Cycle/Clock_Div.TICK_COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.200   DigitPlace/Cycle/Clock_Div.TICK_COUNT<7>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_5
    SLICE_X6Y46.B5       net (fanout=2)        0.077   DigitPlace/Cycle/Clock_Div.TICK_COUNT<5>
    SLICE_X6Y46.CLK      Tah         (-Th)    -0.234   DigitPlace/Cycle/Clock_Div.TICK_COUNT<7>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT<5>_rt
                                                       DigitPlace/Cycle/Mcount_Clock_Div.TICK_COUNT_cy<7>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point DigitPlace/Cycle/Clock_Div.TICK_COUNT_9 (SLICE_X6Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DigitPlace/Cycle/Clock_Div.TICK_COUNT_9 (FF)
  Destination:          DigitPlace/Cycle/Clock_Div.TICK_COUNT_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DigitPlace/Cycle/Clock_Div.TICK_COUNT_9 to DigitPlace/Cycle/Clock_Div.TICK_COUNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.200   DigitPlace/Cycle/Clock_Div.TICK_COUNT<11>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_9
    SLICE_X6Y47.B5       net (fanout=2)        0.077   DigitPlace/Cycle/Clock_Div.TICK_COUNT<9>
    SLICE_X6Y47.CLK      Tah         (-Th)    -0.234   DigitPlace/Cycle/Clock_Div.TICK_COUNT<11>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT<9>_rt
                                                       DigitPlace/Cycle/Mcount_Clock_Div.TICK_COUNT_cy<11>
                                                       DigitPlace/Cycle/Clock_Div.TICK_COUNT_9
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_100MHz_BUFGP/BUFG/I0
  Logical resource: CLK_100MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: DigitPlace/Cycle/Clock_Div.TICK_COUNT<3>/CLK
  Logical resource: DigitPlace/Cycle/Clock_Div.TICK_COUNT_0/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: DigitPlace/Cycle/Clock_Div.TICK_COUNT<3>/CLK
  Logical resource: DigitPlace/Cycle/Clock_Div.TICK_COUNT_1/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    2.677|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 575 paths, 0 nets, and 121 connections

Design statistics:
   Minimum period:   2.677ns{1}   (Maximum frequency: 373.552MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 21 15:03:44 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



