[1] N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki,
“Toward dark silicon in servers,’ IEEE Micro, vol. 31, no.
EPFL-ARTICLE-168285, pp. 6-15, 2011.

[2] B. M. Rogers, A. Krishna, G. B. Bell, K. Vu, X. Jiang,

and Y. Solihin, “Scaling the bandwidth wall: challenges in

and avenues for cmp scaling,” in ACM SIGARCH Computer

Architecture News, vol. 37, no. 3. ACM, 2009, pp. 371-382.

[3] HMC Consortium, “HMC Specification 1.0,” http://www.

hybridmemorycube.org, 2012.

[4] JEDEC, “High Bandwidth Memory (HBM) DRAM

(GESD235),” https://www.jedec.org, 2013.

[5] ——, “High Bandwidth Memory (HBM) DRAM Gen 2

GESD235A),” https://www.jedec.org, 2016.

[6] J. T. Pawlowski, “Hybrid Memory Cube (HMC),” in Proceed
ings of 23rd Hot Chips, 2011.

[7] C. Chou, A. Jaleel, and M. K. Qureshi, “CAMEO: A TwoLevel Memory Organization with Capacity of Main Memory
and Flexibility of Hardware-Managed Cache,” in Proceedings
of the 47th Annual IEEE/ACM International Symposium on
Microarchitecture, ser. MICRO-47, 2014.

[8] G. B. Berriman, G. Juve, E. Deelman, M. Regelson, and

P. Plavchan, “The application of cloud computing to as
tronomy: A study of cost and performance,” in e-Science

Workshops, 2010 Sixth IEEE International Conference on.

IEEE, 2010, pp. 1-7.

[9] Y. Chen, S. Alspaugh, and R. Katz, “Interactive analytical

processing in big data systems: A cross-industry study

of mapreduce workloads,” Proc. VLDB Endow., vol. 5,

no. 12, pp. 1802-1813, Aug. 2012. [Online]. Available:

http://dx.doi.org/10.14778/2367502.2367519

[10] C. Luo, J. Zhan, Z. Jia, L. Wang, G. Lu, L. Zhang, C.-Z.

Xu, and N. Sun, “Cloudrank-d: benchmarking and ranking

cloud computing systems for data processing applications,”

Frontiers of Computer Science, vol. 6, no. 4, pp. 347-362,

2012.

[11] M. El-Nacouzi, I. Atta, M. Papadopoulou, J. Zebchuk, N. E.

Jerger, and A. Moshovos, “A dual grain hit-miss detector for

large Die-Stacked DRAM caches,” in Design, Automation

Test in Europe Conference Exhibition (DATE), 2013, 2013,

pp. 89-92.

[12] S. Franey and M. Lipasti, “Tag tables,” in High Performance

Computer Architecture (HPCA), 2015 IEEE 21st Interna
tional Symposium on, 2015.

[13] N. Gulur, M. Mehendale, R. Manikantan, and R. Govindara
jan, “Bi-Modal DRAM Cache: Improving Hit Rate, Hit La
tency and Bandwidth,” in Microarchitecture (MICRO), 2014

47th Annual IEEE/ACM International Symposium on, 2014.

[14] F. Hameed, L. Bauer, and J. Henkel, “Simultaneously Opti
mizing DRAM Cache Hit Latency and Miss Rate via Novel

Set Mapping Policies,” in Proceedings of the 2013 Interna
tional Conference on Compilers, Architectures and Synthesis

for Embedded Systems, ser. CASES 13, 2013.

[15] D. Jevdjic, G. Loh, C. Kaynak, and B. Falsafi, “Unison Cache:

A Scalable and Effective Die-Stacked DRAM Cache,” in

Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM

International Symposium on, 2014.

[16] D. Jevdjic, S. Volos, and B. Falsafi, “Die-stacked DRAM

Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have

It All with Footprint Cache,” in Proceedings of the 40th

Annual International Symposium on Computer Architecture,

ser. ISCA 713, 2013.

[17] X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni,

D. Newell, Y. Solihin, and R. Balasubramonian, “CHOP:

Integrating DRAM Caches for CMP Server Platforms,” JEEE

Micro, vol. 31, no. 1, 2011.

[18] G. Loh and M. D. Hill, “Supporting Very Large DRAM

Caches with Compound-Access Scheduling and MissMap,”

IEEE Micro, vol. 32, no. 3, May 2012.

[19] J. Meza, J. Chang, H. Yoon, O. Mutlu, and P. Ranganathan,
“Enabling Efficient and Scalable Hybrid Memories Using
Fine-Granularity DRAM Cache Management,’ Computer Architecture Letters, vol. 11, no. 2, pp. 61-64, July 2012.

[20] M. K. Qureshi and G. H. Loh, “Fundamental Latency Tradeoff in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design,” in Proceedings of the 2012 45th Annual IEEE/ACM International
Symposium on Microarchitecture, ser. MICRO-45, 2012.

[21] J. Sim, G. H. Loh, H. Kim, M. O’Connor, and M. Thottethodi, “A Mostly-Clean DRAM Cache for Effective Hit
Speculation and Self-Balancing Dispatch,’ in Proceedings of
the 2012 45th Annual IEEE/ACM International Symposium
on Microarchitecture, ser. MICRO-45, 2012.

[22] L. Zhao, R. Iyer, R. Illikkal, and D. Newell, “Exploring
DRAM cache architectures for CMP server platforms,” in
Computer Design, 2007. ICCD 2007. 25th International
Conference on, 2007, pp. 55-62.

[23] X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi,
“Simple but Effective Heterogeneous Main Memory with OnChip Memory Controller Support,” in Proceedings of the 2010
ACMAEEE International Conference for High Performance
Computing, Networking, Storage and Analysis, ser. SC °10,
2010.

[24] G. H. Loh, N. Jayasena, K. Mcgrath, M. O’Connor, S. Reinhardt, and J. Chung, “Challenges in Heterogeneous DieStacked and Off-Chip Memory Systems,” in the 3rd Workshop on SoCs, Heterogeneous Architectures and Workloads
(SHAW), 2012.

[25] M. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G. Loh, “Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and offpackage memories,” in High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on,
2015.

[26] L. E. Ramos, E. Gorbatov, and R. Bianchini, “Page Placement
in Hybrid Memory Systems,” in Proceedings of the International Conference on Supercomputing, set. ICS °11, 2011.

[27] Z. Wang, D. Jimenez, C. Xu, G. Sun, and Y. Xie, “Adaptive
placement and migration policy for an stt-ram-based hybrid
cache,” in High Performance Computer Architecture (HPCA),
2014 IEEE 20th International Symposium on, 2014.

[28] J. Sim, A. R. Alameldeen, Z. Chishti, C. Wilkerson, and
H. Kim, “Transparent Hardware Management of Stacked
DRAM as Part of Memory,” in Proceedings of the 2014 47th
Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO-47, 2014.

[29] S. M. Khan, D. A. Jiménez, D. Burger, and B. Falsafi, “Using
dead blocks as a virtual victim cache,” in Proceedings of the
19th international conference on Parallel architectures and
compilation techniques. ACM, 2010, pp. 489-500.

[30] S. Somogyi, T. F. Wenisch, A. Ailamaki, and B. Falsafi,
“Spatio-temporal memory streaming,” in ACM SIGARCH
Computer Architecture News, vol. 37, no. 3. ACM, 2009,
pp. 69-80.

[31] G. Tyson, M. Farrens, J. Matthews, and A. R. Pleszkun,
“A modified approach to data cache management,” in Proceedings of the 28th annual international symposium on
Microarchitecture. TEEE Computer Society Press, 1995, pp.
93-103.

[32] C.-J. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. C.
Steely Jr, and J. Emer, “Ship: Signature-based hit predictor for
high performance caching,” in Proceedings of the 44th Annual
IEEE/ACM International Symposium on Microarchitecture.
ACM, 2011, pp. 430-441.

[33] C. Chou, A. Jaleel, and M. K. Qureshi, “Bear: techniques
for mitigating bandwidth bloat in gigascale dram caches,” in
Proceedings of the 42nd Annual International Symposium on
Computer Architecture. ACM, 2015, pp. 198-210.

[34] N. Agarwal, D. Nellans, M. O’Connor, S. W. Keckler,
and T. F. Wenisch, “Unlocking bandwidth for gpus in ccnuma systems,” in High Performance Computer Architecture
(HPCA), 2015 IEEE 21 st International Symposium on. TEEE,
2015, pp. 354-365.

[35] AMD, “AMD A-Series Desktop APUs,” http://www.amd.
com/en-us/products/processors/desktop/a-series-apu.

[36] Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and
Extensible DRAM Simulator,” Computer Architecture Letters,
vol. PP, no. 99, pp. 1-1, 2015.

[37] JEDEC, “DDR SDRAM (JESD79-3C),” https://www.jedec.
org, 2008.

[38] Micron Technology Inc., “TN-46-03 Calculating Memory
System Power for DDR,” 2001.

[39] P. Shivakumar and N. P. Jouppi, “Cacti 3.0: An integrated
cache timing, power, and area model,” Technical Report
2001/2, Compaq Computer Corporation, Tech. Rep., 2001.

[40] E. Perelman, G. Hamerly, M. Van Biesbrouck, T. Sherwood,
and B. Calder, “Using SimPoint for Accurate and Efficient
Simulation,” SIGMETRICS Perform. Eval. Rev., vol. 31, no. 1,
Jun. 2003.

[41] Intel, “KnightsLanding,”
knights-landing-details.

http://www.realworldtech.com/

[42] Y. Lee, J. Kim, H. Jang, H. Yang, J. Kim, J. Jeong, and
J. W. Lee, “A fully associative, tagless dram cache,” in
ACM SIGARCH Computer Architecture News, vol. 43, no. 3.
ACM, 2015, pp. 211-222.

[43] H. Jang, Y. Lee, J. Kim, Y. Kim, J. Kim, J. Jeong, and J. W.
Lee, “Efficient footprint caching for tagless dram caches,” in
2016 IEEE International Symposium on High Performance
Computer Architecture (HPCA). JEEE, 2016, pp. 237-248.

[44] D. Chiou, P. Jain, L. Rudolph, and S. Devadas, “Applicationspecific memory management for embedded systems using
software-controlled caches,” in Proceedings of the 37th Annual Design Automation Conference. ACM, 2000, pp. 416—
419.