INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_DC_ASCII_HEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_DC_ASCII_HEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_DC_HEX_ASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_DC_HEX_ASCII
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sim_1/new/tb_ss_lr_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ss_fsm
