{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700629747195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700629747196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 12:09:07 2023 " "Processing started: Wed Nov 22 12:09:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700629747196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629747196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629747196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700629747706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700629747706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMIN1.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMIN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIN1 " "Found entity 1: ROMIN1" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/doe/Downloads/WrapKyber/RAM.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "mux_xx2.v" "" { Text "/home/doe/Downloads/WrapKyber/mux_xx2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GrayCell.v 1 1 " "Found 1 design units, including 1 entities, in source file GrayCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCell " "Found entity 1: GrayCell" {  } { { "GrayCell.v" "" { Text "/home/doe/Downloads/WrapKyber/GrayCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackCell.v 1 1 " "Found 1 design units, including 1 entities, in source file BlackCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackCell " "Found entity 1: BlackCell" {  } { { "BlackCell.v" "" { Text "/home/doe/Downloads/WrapKyber/BlackCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodSUB.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodSUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodSUB " "Found entity 1: BKmodSUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757367 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUB " "Found entity 2: xor16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757367 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUB " "Found entity 3: pg16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodADD.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodADD " "Found entity 1: BKmodADD" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757369 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUM " "Found entity 2: xor16SUM" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757369 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUM " "Found entity 3: pg16SUM" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrett.v 1 1 " "Found 1 design units, including 1 entities, in source file barrett.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrett " "Found entity 1: barrett" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Address_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Address_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Gen " "Found entity 1: Address_Gen" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap " "Found entity 1: wrap" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT3.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT3 " "Found entity 1: MULT3" {  } { { "MULT3.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT6.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT6 " "Found entity 1: MULT6" {  } { { "MULT6.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wrap_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Wrap_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrap_tb " "Found entity 1: Wrap_tb" {  } { { "Wrap_tb.v" "" { Text "/home/doe/Downloads/WrapKyber/Wrap_tb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629757375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629757375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrap " "Elaborating entity \"wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700629757454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(170) " "Verilog HDL assignment warning at wrap.v(170): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757458 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(171) " "Verilog HDL assignment warning at wrap.v(171): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757459 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(172) " "Verilog HDL assignment warning at wrap.v(172): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757459 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(173) " "Verilog HDL assignment warning at wrap.v(173): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757459 "|wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMIN1 ROMIN1:iROMIN11 " "Elaborating entity \"ROMIN1\" for hierarchy \"ROMIN1:iROMIN11\"" {  } { { "wrap.v" "iROMIN11" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629757475 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 ROMIN1.v(28) " "Net \"mem_ROMWRAP.data_a\" at ROMIN1.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700629757476 "|wrap|ROMIN1:iROMIN11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 ROMIN1.v(28) " "Net \"mem_ROMWRAP.waddr_a\" at ROMIN1.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700629757476 "|wrap|ROMIN1:iROMIN11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 ROMIN1.v(28) " "Net \"mem_ROMWRAP.we_a\" at ROMIN1.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700629757476 "|wrap|ROMIN1:iROMIN11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Gen Address_Gen:iAddress_Gen1 " "Elaborating entity \"Address_Gen\" for hierarchy \"Address_Gen:iAddress_Gen1\"" {  } { { "wrap.v" "iAddress_Gen1" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629757478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(95) " "Verilog HDL assignment warning at Address_Gen.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757486 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(99) " "Verilog HDL assignment warning at Address_Gen.v(99): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757486 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(102) " "Verilog HDL assignment warning at Address_Gen.v(102): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757486 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(131) " "Verilog HDL assignment warning at Address_Gen.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757486 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(132) " "Verilog HDL assignment warning at Address_Gen.v(132): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757486 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(145) " "Verilog HDL assignment warning at Address_Gen.v(145): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(146) " "Verilog HDL assignment warning at Address_Gen.v(146): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(153) " "Verilog HDL assignment warning at Address_Gen.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(157) " "Verilog HDL assignment warning at Address_Gen.v(157): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(163) " "Verilog HDL assignment warning at Address_Gen.v(163): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(164) " "Verilog HDL assignment warning at Address_Gen.v(164): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(165) " "Verilog HDL assignment warning at Address_Gen.v(165): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(166) " "Verilog HDL assignment warning at Address_Gen.v(166): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(175) " "Verilog HDL assignment warning at Address_Gen.v(175): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(176) " "Verilog HDL assignment warning at Address_Gen.v(176): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(177) " "Verilog HDL assignment warning at Address_Gen.v(177): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(178) " "Verilog HDL assignment warning at Address_Gen.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(182) " "Verilog HDL assignment warning at Address_Gen.v(182): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(193) " "Verilog HDL assignment warning at Address_Gen.v(193): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(194) " "Verilog HDL assignment warning at Address_Gen.v(194): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(196) " "Verilog HDL assignment warning at Address_Gen.v(196): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(201) " "Verilog HDL assignment warning at Address_Gen.v(201): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(202) " "Verilog HDL assignment warning at Address_Gen.v(202): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(203) " "Verilog HDL assignment warning at Address_Gen.v(203): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(204) " "Verilog HDL assignment warning at Address_Gen.v(204): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(208) " "Verilog HDL assignment warning at Address_Gen.v(208): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(215) " "Verilog HDL assignment warning at Address_Gen.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(220) " "Verilog HDL assignment warning at Address_Gen.v(220): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(221) " "Verilog HDL assignment warning at Address_Gen.v(221): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(227) " "Verilog HDL assignment warning at Address_Gen.v(227): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(228) " "Verilog HDL assignment warning at Address_Gen.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(229) " "Verilog HDL assignment warning at Address_Gen.v(229): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(230) " "Verilog HDL assignment warning at Address_Gen.v(230): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(234) " "Verilog HDL assignment warning at Address_Gen.v(234): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(245) " "Verilog HDL assignment warning at Address_Gen.v(245): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(246) " "Verilog HDL assignment warning at Address_Gen.v(246): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(248) " "Verilog HDL assignment warning at Address_Gen.v(248): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757487 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(253) " "Verilog HDL assignment warning at Address_Gen.v(253): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(254) " "Verilog HDL assignment warning at Address_Gen.v(254): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(255) " "Verilog HDL assignment warning at Address_Gen.v(255): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(256) " "Verilog HDL assignment warning at Address_Gen.v(256): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(261) " "Verilog HDL assignment warning at Address_Gen.v(261): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(272) " "Verilog HDL assignment warning at Address_Gen.v(272): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(273) " "Verilog HDL assignment warning at Address_Gen.v(273): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(275) " "Verilog HDL assignment warning at Address_Gen.v(275): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(280) " "Verilog HDL assignment warning at Address_Gen.v(280): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(281) " "Verilog HDL assignment warning at Address_Gen.v(281): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(282) " "Verilog HDL assignment warning at Address_Gen.v(282): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(283) " "Verilog HDL assignment warning at Address_Gen.v(283): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(287) " "Verilog HDL assignment warning at Address_Gen.v(287): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(298) " "Verilog HDL assignment warning at Address_Gen.v(298): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(299) " "Verilog HDL assignment warning at Address_Gen.v(299): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(301) " "Verilog HDL assignment warning at Address_Gen.v(301): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(306) " "Verilog HDL assignment warning at Address_Gen.v(306): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(307) " "Verilog HDL assignment warning at Address_Gen.v(307): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(308) " "Verilog HDL assignment warning at Address_Gen.v(308): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(309) " "Verilog HDL assignment warning at Address_Gen.v(309): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(311) " "Verilog HDL assignment warning at Address_Gen.v(311): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(314) " "Verilog HDL assignment warning at Address_Gen.v(314): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(315) " "Verilog HDL assignment warning at Address_Gen.v(315): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(316) " "Verilog HDL assignment warning at Address_Gen.v(316): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(324) " "Verilog HDL assignment warning at Address_Gen.v(324): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(325) " "Verilog HDL assignment warning at Address_Gen.v(325): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(326) " "Verilog HDL assignment warning at Address_Gen.v(326): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(327) " "Verilog HDL assignment warning at Address_Gen.v(327): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(331) " "Verilog HDL assignment warning at Address_Gen.v(331): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(336) " "Verilog HDL assignment warning at Address_Gen.v(336): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(340) " "Verilog HDL assignment warning at Address_Gen.v(340): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(343) " "Verilog HDL assignment warning at Address_Gen.v(343): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(344) " "Verilog HDL assignment warning at Address_Gen.v(344): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(345) " "Verilog HDL assignment warning at Address_Gen.v(345): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(349) " "Verilog HDL assignment warning at Address_Gen.v(349): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(350) " "Verilog HDL assignment warning at Address_Gen.v(350): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757488 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(351) " "Verilog HDL assignment warning at Address_Gen.v(351): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(352) " "Verilog HDL assignment warning at Address_Gen.v(352): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(357) " "Verilog HDL assignment warning at Address_Gen.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(368) " "Verilog HDL assignment warning at Address_Gen.v(368): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(369) " "Verilog HDL assignment warning at Address_Gen.v(369): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(371) " "Verilog HDL assignment warning at Address_Gen.v(371): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(375) " "Verilog HDL assignment warning at Address_Gen.v(375): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(376) " "Verilog HDL assignment warning at Address_Gen.v(376): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(377) " "Verilog HDL assignment warning at Address_Gen.v(377): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(378) " "Verilog HDL assignment warning at Address_Gen.v(378): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(383) " "Verilog HDL assignment warning at Address_Gen.v(383): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(394) " "Verilog HDL assignment warning at Address_Gen.v(394): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(395) " "Verilog HDL assignment warning at Address_Gen.v(395): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(397) " "Verilog HDL assignment warning at Address_Gen.v(397): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(401) " "Verilog HDL assignment warning at Address_Gen.v(401): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(402) " "Verilog HDL assignment warning at Address_Gen.v(402): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(403) " "Verilog HDL assignment warning at Address_Gen.v(403): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(404) " "Verilog HDL assignment warning at Address_Gen.v(404): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(409) " "Verilog HDL assignment warning at Address_Gen.v(409): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(420) " "Verilog HDL assignment warning at Address_Gen.v(420): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(421) " "Verilog HDL assignment warning at Address_Gen.v(421): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(423) " "Verilog HDL assignment warning at Address_Gen.v(423): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(427) " "Verilog HDL assignment warning at Address_Gen.v(427): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(428) " "Verilog HDL assignment warning at Address_Gen.v(428): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(429) " "Verilog HDL assignment warning at Address_Gen.v(429): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(430) " "Verilog HDL assignment warning at Address_Gen.v(430): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(435) " "Verilog HDL assignment warning at Address_Gen.v(435): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(442) " "Verilog HDL assignment warning at Address_Gen.v(442): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(447) " "Verilog HDL assignment warning at Address_Gen.v(447): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(448) " "Verilog HDL assignment warning at Address_Gen.v(448): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(453) " "Verilog HDL assignment warning at Address_Gen.v(453): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(454) " "Verilog HDL assignment warning at Address_Gen.v(454): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(455) " "Verilog HDL assignment warning at Address_Gen.v(455): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(456) " "Verilog HDL assignment warning at Address_Gen.v(456): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757489 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(461) " "Verilog HDL assignment warning at Address_Gen.v(461): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(472) " "Verilog HDL assignment warning at Address_Gen.v(472): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(473) " "Verilog HDL assignment warning at Address_Gen.v(473): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(475) " "Verilog HDL assignment warning at Address_Gen.v(475): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(479) " "Verilog HDL assignment warning at Address_Gen.v(479): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(480) " "Verilog HDL assignment warning at Address_Gen.v(480): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(481) " "Verilog HDL assignment warning at Address_Gen.v(481): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(482) " "Verilog HDL assignment warning at Address_Gen.v(482): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(496) " "Verilog HDL assignment warning at Address_Gen.v(496): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(500) " "Verilog HDL assignment warning at Address_Gen.v(500): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(501) " "Verilog HDL assignment warning at Address_Gen.v(501): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(502) " "Verilog HDL assignment warning at Address_Gen.v(502): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(503) " "Verilog HDL assignment warning at Address_Gen.v(503): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(507) " "Verilog HDL assignment warning at Address_Gen.v(507): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(510) " "Verilog HDL assignment warning at Address_Gen.v(510): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(514) " "Verilog HDL assignment warning at Address_Gen.v(514): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(517) " "Verilog HDL assignment warning at Address_Gen.v(517): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629757490 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:iRAM1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:iRAM1\"" {  } { { "wrap.v" "iRAM1" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629757491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:icontrol " "Elaborating entity \"control\" for hierarchy \"control:icontrol\"" {  } { { "wrap.v" "icontrol" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(88) " "Verilog HDL assignment warning at control.v(88): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629758152 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(106) " "Verilog HDL assignment warning at control.v(106): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629758152 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(146) " "Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629758152 "|wrap|control:icontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:iROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:iROM\"" {  } { { "wrap.v" "iROM" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758153 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.data_a 0 ROM.v(28) " "Net \"mem_ROM.data_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700629758159 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.waddr_a 0 ROM.v(28) " "Net \"mem_ROM.waddr_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700629758160 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.we_a 0 ROM.v(28) " "Net \"mem_ROM.we_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700629758160 "|wrap|ROM:iROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "wrap.v" "ibutterfly1" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT3 butterfly:ibutterfly1\|MULT3:iMULT31 " "Elaborating entity \"MULT3\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\"" {  } { { "butterfly.v" "iMULT31" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "lpm_mult_component" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758215 ""}  } { { "MULT3.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700629758215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5vo " "Found entity 1: mult_5vo" {  } { { "db/mult_5vo.v" "" { Text "/home/doe/Downloads/WrapKyber/db/mult_5vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629758254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629758254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5vo butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_5vo:auto_generated " "Elaborating entity \"mult_5vo\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_5vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrett butterfly:ibutterfly1\|barrett:ibarrett " "Elaborating entity \"barrett\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\"" {  } { { "butterfly.v" "ibarrett" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 barrett.v(74) " "Verilog HDL assignment warning at barrett.v(74): truncated value with size 64 to match size of target (32)" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629758259 "|wrap|butterfly:ibutterfly1|barrett:ibarrett"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 barrett.v(77) " "Verilog HDL assignment warning at barrett.v(77): truncated value with size 64 to match size of target (16)" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700629758259 "|wrap|butterfly:ibutterfly1|barrett:ibarrett"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT6 butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62 " "Elaborating entity \"MULT6\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\"" {  } { { "barrett.v" "iMULT62" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "lpm_mult_component" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629758277 ""}  } { { "MULT6.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700629758277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6vo " "Found entity 1: mult_6vo" {  } { { "db/mult_6vo.v" "" { Text "/home/doe/Downloads/WrapKyber/db/mult_6vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629758314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629758314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6vo butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated " "Elaborating entity \"mult_6vo\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodADD butterfly:ibutterfly1\|BKmodADD:iBKmodADD " "Elaborating entity \"BKmodADD\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1 " "Elaborating entity \"pg16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1\"" {  } { { "BKmodADD.v" "ipg16SUM1" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1 " "Elaborating entity \"GrayCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1\"" {  } { { "BKmodADD.v" "blockr1c1" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3 " "Elaborating entity \"BlackCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3\"" {  } { { "BKmodADD.v" "blockr1c3" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1 " "Elaborating entity \"xor16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1\"" {  } { { "BKmodADD.v" "ixor16SUM_1" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodSUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB " "Elaborating entity \"BKmodSUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\"" {  } { { "butterfly.v" "iBKmodSUB" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1 " "Elaborating entity \"pg16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1\"" {  } { { "BKmodSUB.v" "ipg16SUB1" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1 " "Elaborating entity \"xor16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1\"" {  } { { "BKmodSUB.v" "ixor16SUB_1" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 butterfly:ibutterfly1\|mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629758353 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:iROM\|mem_ROM " "RAM logic \"ROM:iROM\|mem_ROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.v" "mem_ROM" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700629760299 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700629760299 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROMIN1:iROMIN12\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROMIN1:iROMIN12\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROMIN1:iROMIN11\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROMIN1:iROMIN11\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700629765023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1700629765023 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700629765023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629765082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700629765082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700629765082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iku1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iku1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iku1 " "Found entity 1: altsyncram_iku1" {  } { { "db/altsyncram_iku1.tdf" "" { Text "/home/doe/Downloads/WrapKyber/db/altsyncram_iku1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700629765127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629765127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700629770346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2938 " "2938 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700629775600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700629776749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700629776749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13014 " "Implemented 13014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700629777701 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700629777701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12903 " "Implemented 12903 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700629777701 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700629777701 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700629777701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700629777701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1182 " "Peak virtual memory: 1182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700629777740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 12:09:37 2023 " "Processing ended: Wed Nov 22 12:09:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700629777740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700629777740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700629777740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700629777740 ""}
