<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>25690296</Best-caseLatency>
            <Average-caseLatency>25690296</Average-caseLatency>
            <Worst-caseLatency>25690296</Worst-caseLatency>
            <Best-caseRealTimeLatency>85.549 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>85.549 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>85.549 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>25690126</DataflowPipelineThroughput>
            <Interval-min>25690126</Interval-min>
            <Interval-max>25690126</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/Autoencoder.cpp:504</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1083</BRAM_18K>
            <DSP>52</DSP>
            <FF>12797</FF>
            <LUT>13829</LUT>
            <URAM>4</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v206_address0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_ce0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_d0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_q0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_we0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_address1</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_ce1</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_d1</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_q1</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_we1</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_address0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_ce0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_d0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_q0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_we0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_address1</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_ce1</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_d1</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_q1</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_we1</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_address0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_ce0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_d0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_q0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_we0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_address1</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_ce1</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_d1</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_q1</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_we1</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_address0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_ce0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_d0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_q0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_we0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_address1</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_ce1</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_d1</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_q1</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_we1</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_address0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_ce0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_d0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_q0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_we0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_address1</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_ce1</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_d1</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_q1</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_we1</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_address0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_ce0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_d0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_q0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_we0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_address1</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_ce1</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_d1</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_q1</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_we1</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_address0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_ce0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_d0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_q0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_we0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_address1</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_ce1</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_d1</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_q1</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_we1</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_address0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_ce0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_d0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_q0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_we0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_address1</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_ce1</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_d1</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_q1</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_we1</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_address0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_ce0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_d0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_q0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_we0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_address1</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_ce1</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_d1</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_q1</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_we1</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_address0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_ce0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_d0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_q0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_we0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_address1</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_ce1</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_d1</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_q1</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_we1</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_address0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_ce0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_d0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_q0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_we0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_address1</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_ce1</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_d1</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_q1</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_we1</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_address0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_ce0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_d0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_q0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_we0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_address1</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_ce1</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_d1</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_q1</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_we1</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_address0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_ce0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_d0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_q0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_we0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_address1</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_ce1</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_d1</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_q1</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_we1</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_address0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_ce0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_d0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_q0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_we0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_address1</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_ce1</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_d1</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_q1</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_we1</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node18_U0</InstName>
                    <ModuleName>node18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>214</ID>
                    <BindInstances>add_ln477_1_fu_106_p2 add_ln477_fu_118_p2 mac_muladd_9ns_10ns_10ns_18_4_1_U1 mac_muladd_9ns_10ns_10ns_18_4_1_U1 add_ln478_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node15_U0</InstName>
                    <ModuleName>node15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>221</ID>
                    <BindInstances>add_ln405_1_fu_106_p2 add_ln405_fu_118_p2 add_ln409_fu_162_p2 add_ln406_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node12_U0</InstName>
                    <ModuleName>node12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>228</ID>
                    <BindInstances>add_ln328_1_fu_106_p2 add_ln328_fu_118_p2 add_ln332_fu_162_p2 add_ln329_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node9_U0</InstName>
                    <ModuleName>node9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>235</ID>
                    <BindInstances>add_ln254_1_fu_108_p2 add_ln254_fu_120_p2 add_ln258_fu_164_p2 add_ln255_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node6_U0</InstName>
                    <ModuleName>node6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>242</ID>
                    <BindInstances>add_ln177_1_fu_108_p2 add_ln177_fu_120_p2 add_ln181_fu_164_p2 add_ln178_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>249</ID>
                    <BindInstances>add_ln100_1_fu_108_p2 add_ln100_fu_120_p2 add_ln104_fu_160_p2 add_ln101_fu_166_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node17_U0</InstName>
                    <ModuleName>node17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                    <BindInstances>v189_U v190_U add_ln445_1_fu_221_p2 add_ln445_fu_236_p2 add_ln446_fu_292_p2 mul_6ns_11ns_15_1_1_U7 empty_10_fu_383_p2 add_ln450_fu_455_p2 add_ln453_fu_401_p2 fmul_32ns_32ns_32_4_max_dsp_1_U6 fadd_32ns_32ns_32_5_no_dsp_1_U5 add_ln447_fu_417_p2 add_ln446_1_fu_332_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node16_U0</InstName>
                    <ModuleName>node16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>264</ID>
                    <BindInstances>add_ln422_fu_112_p2 fadd_32ns_32ns_32_7_full_dsp_1_U16 add_ln423_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node14_U0</InstName>
                    <ModuleName>node14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>v155_U v156_U v157_U add_ln369_1_fu_224_p2 add_ln369_fu_239_p2 add_ln370_fu_295_p2 empty_11_fu_441_p2 add_ln381_fu_381_p2 add_ln376_fu_455_p2 fmul_32ns_32ns_32_4_max_dsp_1_U26 fadd_32ns_32ns_32_5_no_dsp_1_U25 add_ln371_fu_403_p2 add_ln370_1_fu_321_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node13_U0</InstName>
                    <ModuleName>node13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>279</ID>
                    <BindInstances>add_ln345_fu_112_p2 fadd_32ns_32ns_32_7_full_dsp_1_U33 add_ln346_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node11_U0</InstName>
                    <ModuleName>node11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>287</ID>
                    <BindInstances>v121_U v122_U v123_U add_ln292_1_fu_222_p2 add_ln292_fu_237_p2 add_ln293_fu_293_p2 empty_12_fu_439_p2 add_ln304_fu_379_p2 add_ln299_fu_453_p2 fmul_32ns_32ns_32_4_max_dsp_1_U41 fadd_32ns_32ns_32_5_no_dsp_1_U40 add_ln294_fu_401_p2 add_ln293_1_fu_319_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node10_U0</InstName>
                    <ModuleName>node10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>294</ID>
                    <BindInstances>add_ln270_fu_105_p2 fadd_32ns_32ns_32_7_full_dsp_1_U46 add_ln271_fu_133_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node8_U0</InstName>
                    <ModuleName>node8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                    <BindInstances>v90_U v91_U v92_U add_ln218_1_fu_222_p2 add_ln218_fu_237_p2 add_ln219_fu_293_p2 empty_7_fu_439_p2 add_ln230_fu_379_p2 add_ln225_fu_453_p2 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_5_no_dsp_1_U52 add_ln220_fu_401_p2 add_ln219_1_fu_319_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node7_U0</InstName>
                    <ModuleName>node7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>309</ID>
                    <BindInstances>add_ln194_fu_112_p2 fadd_32ns_32ns_32_7_full_dsp_1_U57 add_ln195_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node5_U0</InstName>
                    <ModuleName>node5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>317</ID>
                    <BindInstances>v56_U v57_U v58_U add_ln141_1_fu_224_p2 add_ln141_fu_239_p2 add_ln142_fu_295_p2 empty_8_fu_441_p2 add_ln153_fu_381_p2 add_ln148_fu_455_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_5_no_dsp_1_U64 add_ln143_fu_403_p2 add_ln142_1_fu_321_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node4_U0</InstName>
                    <ModuleName>node4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>324</ID>
                    <BindInstances>add_ln117_fu_112_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 add_ln118_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <BindInstances>v22_U v23_U v24_U add_ln64_1_fu_224_p2 add_ln64_fu_317_p2 add_ln65_fu_341_p2 mac_muladd_6ns_10ns_10ns_15_4_1_U79 mac_muladd_6ns_10ns_10ns_15_4_1_U79 mac_muladd_9ns_10ns_10ns_18_4_1_U78 mac_muladd_9ns_10ns_10ns_18_4_1_U78 add_ln71_fu_409_p2 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_no_dsp_1_U76 add_ln66_fu_370_p2 add_ln65_1_fu_287_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>339</ID>
                    <BindInstances>add_ln38_fu_128_p2 fadd_32ns_32ns_32_7_full_dsp_1_U85 fexp_32ns_32ns_32_14_full_dsp_1_U88 fadd_32ns_32ns_32_7_full_dsp_1_U86 frecip_32ns_32ns_32_14_full_dsp_1_U87 add_ln39_fu_156_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>347</ID>
                    <BindInstances>add_ln21_1_fu_105_p2 add_ln21_fu_117_p2 mac_muladd_6ns_10ns_10ns_15_4_1_U94 mac_muladd_6ns_10ns_10ns_15_4_1_U94 add_ln22_fu_149_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v237_U v236_U v235_U v234_U v233_U v232_U v231_U v230_U v229_U v228_U v227_U v226_U v225_U v224_U v223_U v222_U v221_U v220_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node18</Name>
            <Loops>
                <loop42_loop43/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>200710</Best-caseLatency>
                    <Average-caseLatency>200710</Average-caseLatency>
                    <Worst-caseLatency>200710</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.668 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.668 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.668 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>200710</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop42_loop43>
                        <Name>loop42_loop43</Name>
                        <Slack>2.43</Slack>
                        <TripCount>200704</TripCount>
                        <Latency>200708</Latency>
                        <AbsoluteTimeLatency>0.668 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop42_loop43>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:478</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop42_loop43>
                            <Name>loop42_loop43</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:477</SourceLocation>
                        </loop42_loop43>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>102</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>206</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_1_fu_106_p2" SOURCE="src/Autoencoder.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_fu_118_p2" SOURCE="src/Autoencoder.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop42_loop43" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_10ns_10ns_18_4_1_U1" SOURCE="src/Autoencoder.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop42_loop43" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_10ns_10ns_18_4_1_U1" SOURCE="src/Autoencoder.cpp:481" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln478_fu_150_p2" SOURCE="src/Autoencoder.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln478"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node17</Name>
            <Loops>
                <loop39_loop40_loop41/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25690123</Best-caseLatency>
                    <Average-caseLatency>25690123</Average-caseLatency>
                    <Worst-caseLatency>25690123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>85.548 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.548 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>85.548 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25690123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop39_loop40_loop41>
                        <Name>loop39_loop40_loop41</Name>
                        <Slack>2.43</Slack>
                        <TripCount>6422528</TripCount>
                        <Latency>25690121</Latency>
                        <AbsoluteTimeLatency>85.548 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop39_loop40_loop41>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:447</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop39_loop40_loop41>
                            <Name>loop39_loop40_loop41</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/Autoencoder.cpp:446</SourceLocation>
                        </loop39_loop40_loop41>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>408</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>996</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1196</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v189_U" SOURCE="src/Autoencoder.cpp:443" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v189"/>
                <BindNode BINDTYPE="storage" BRAM="392" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v190_U" SOURCE="src/Autoencoder.cpp:444" STORAGESIZE="32 200704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_1_fu_221_p2" SOURCE="src/Autoencoder.cpp:445" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln445_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_236_p2" SOURCE="src/Autoencoder.cpp:445" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_fu_292_p2" SOURCE="src/Autoencoder.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_11ns_15_1_1_U7" SOURCE="src/Autoencoder.cpp:445" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="empty_10_fu_383_p2" SOURCE="src/Autoencoder.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln450_fu_455_p2" SOURCE="src/Autoencoder.cpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_fu_401_p2" SOURCE="src/Autoencoder.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop39_loop40_loop41" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="src/Autoencoder.cpp:460" STORAGESUBTYPE="" URAM="0" VARIABLE="v198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop39_loop40_loop41" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U5" SOURCE="src/Autoencoder.cpp:461" STORAGESUBTYPE="" URAM="0" VARIABLE="v199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln447_fu_417_p2" SOURCE="src/Autoencoder.cpp:447" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop39_loop40_loop41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_1_fu_332_p2" SOURCE="src/Autoencoder.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln446_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node16</Name>
            <Loops>
                <loop37_loop38/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8204</Best-caseLatency>
                    <Average-caseLatency>8204</Average-caseLatency>
                    <Worst-caseLatency>8204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.319 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.319 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.319 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop37_loop38>
                        <Name>loop37_loop38</Name>
                        <Slack>2.43</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8202</Latency>
                        <AbsoluteTimeLatency>27.313 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop37_loop38>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:423</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop37_loop38>
                            <Name>loop37_loop38</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:422</SourceLocation>
                        </loop37_loop38>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>525</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>404</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_112_p2" SOURCE="src/Autoencoder.cpp:422" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop37_loop38" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="src/Autoencoder.cpp:428" STORAGESUBTYPE="" URAM="0" VARIABLE="v182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_fu_140_p2" SOURCE="src/Autoencoder.cpp:423" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln423"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node15</Name>
            <Loops>
                <loop35_loop36/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32772</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>32772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop35_loop36>
                        <Name>loop35_loop36</Name>
                        <Slack>2.43</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32770</Latency>
                        <AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop35_loop36>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:406</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop35_loop36>
                            <Name>loop35_loop36</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:405</SourceLocation>
                        </loop35_loop36>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>221</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop35_loop36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln405_1_fu_106_p2" SOURCE="src/Autoencoder.cpp:405" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln405_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop35_loop36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln405_fu_118_p2" SOURCE="src/Autoencoder.cpp:405" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop35_loop36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_fu_162_p2" SOURCE="src/Autoencoder.cpp:409" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop35_loop36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln406_fu_168_p2" SOURCE="src/Autoencoder.cpp:406" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln406"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node14</Name>
            <Loops>
                <loop32_loop33_loop34/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4194316</Best-caseLatency>
                    <Average-caseLatency>4194316</Average-caseLatency>
                    <Worst-caseLatency>4194316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4194316</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop32_loop33_loop34>
                        <Name>loop32_loop33_loop34</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1048576</TripCount>
                        <Latency>4194314</Latency>
                        <AbsoluteTimeLatency>13.967 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop32_loop33_loop34>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:371</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop32_loop33_loop34>
                            <Name>loop32_loop33_loop34</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/Autoencoder.cpp:370</SourceLocation>
                        </loop32_loop33_loop34>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>80</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1051</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1257</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v155_U" SOURCE="src/Autoencoder.cpp:366" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v155"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v156_U" SOURCE="src/Autoencoder.cpp:367" STORAGESIZE="32 32768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v156"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v157_U" SOURCE="src/Autoencoder.cpp:368" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_1_fu_224_p2" SOURCE="src/Autoencoder.cpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln369_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_239_p2" SOURCE="src/Autoencoder.cpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_295_p2" SOURCE="src/Autoencoder.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_441_p2" SOURCE="src/Autoencoder.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln381_fu_381_p2" SOURCE="src/Autoencoder.cpp:381" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_455_p2" SOURCE="src/Autoencoder.cpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop32_loop33_loop34" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U26" SOURCE="src/Autoencoder.cpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="v166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop32_loop33_loop34" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U25" SOURCE="src/Autoencoder.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="v167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_403_p2" SOURCE="src/Autoencoder.cpp:371" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop32_loop33_loop34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_1_fu_321_p2" SOURCE="src/Autoencoder.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node13</Name>
            <Loops>
                <loop30_loop31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4108</Best-caseLatency>
                    <Average-caseLatency>4108</Average-caseLatency>
                    <Worst-caseLatency>4108</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4108</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop30_loop31>
                        <Name>loop30_loop31</Name>
                        <Slack>2.43</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4106</Latency>
                        <AbsoluteTimeLatency>13.673 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop30_loop31>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:346</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop30_loop31>
                            <Name>loop30_loop31</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:345</SourceLocation>
                        </loop30_loop31>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>523</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_112_p2" SOURCE="src/Autoencoder.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop30_loop31" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="src/Autoencoder.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="v148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_140_p2" SOURCE="src/Autoencoder.cpp:346" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln346"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node12</Name>
            <Loops>
                <loop28_loop29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8196</Best-caseLatency>
                    <Average-caseLatency>8196</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.293 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.293 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.293 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop28_loop29>
                        <Name>loop28_loop29</Name>
                        <Slack>2.43</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8194</Latency>
                        <AbsoluteTimeLatency>27.286 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop28_loop29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:329</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop28_loop29>
                            <Name>loop28_loop29</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:328</SourceLocation>
                        </loop28_loop29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_106_p2" SOURCE="src/Autoencoder.cpp:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_118_p2" SOURCE="src/Autoencoder.cpp:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_162_p2" SOURCE="src/Autoencoder.cpp:332" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_168_p2" SOURCE="src/Autoencoder.cpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln329"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node11</Name>
            <Loops>
                <loop25_loop26_loop27/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1048589</Best-caseLatency>
                    <Average-caseLatency>1048589</Average-caseLatency>
                    <Worst-caseLatency>1048589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1048589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop25_loop26_loop27>
                        <Name>loop25_loop26_loop27</Name>
                        <Slack>2.43</Slack>
                        <TripCount>262144</TripCount>
                        <Latency>1048587</Latency>
                        <AbsoluteTimeLatency>3.492 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop25_loop26_loop27>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:294</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop25_loop26_loop27>
                            <Name>loop25_loop26_loop27</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/Autoencoder.cpp:293</SourceLocation>
                        </loop25_loop26_loop27>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1070</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1208</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v121_U" SOURCE="src/Autoencoder.cpp:289" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v121"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v122_U" SOURCE="src/Autoencoder.cpp:290" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v123_U" SOURCE="src/Autoencoder.cpp:291" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_1_fu_222_p2" SOURCE="src/Autoencoder.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln292_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_237_p2" SOURCE="src/Autoencoder.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_293_p2" SOURCE="src/Autoencoder.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_439_p2" SOURCE="src/Autoencoder.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_379_p2" SOURCE="src/Autoencoder.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_453_p2" SOURCE="src/Autoencoder.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop25_loop26_loop27" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U41" SOURCE="src/Autoencoder.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="v132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop25_loop26_loop27" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U40" SOURCE="src/Autoencoder.cpp:312" STORAGESUBTYPE="" URAM="0" VARIABLE="v133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_401_p2" SOURCE="src/Autoencoder.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop25_loop26_loop27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_1_fu_319_p2" SOURCE="src/Autoencoder.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln293_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node10</Name>
            <Loops>
                <loop23_loop24/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2058</Best-caseLatency>
                    <Average-caseLatency>2058</Average-caseLatency>
                    <Worst-caseLatency>2058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.853 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.853 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.853 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop23_loop24>
                        <Name>loop23_loop24</Name>
                        <Slack>2.43</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2056</Latency>
                        <AbsoluteTimeLatency>6.846 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop23_loop24>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:271</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop23_loop24>
                            <Name>loop23_loop24</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:270</SourceLocation>
                        </loop23_loop24>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>453</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>360</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop23_loop24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_105_p2" SOURCE="src/Autoencoder.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop23_loop24" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="src/Autoencoder.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="v116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop23_loop24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_133_p2" SOURCE="src/Autoencoder.cpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln271"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node9</Name>
            <Loops>
                <loop21_loop22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8196</Best-caseLatency>
                    <Average-caseLatency>8196</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.293 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.293 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.293 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop21_loop22>
                        <Name>loop21_loop22</Name>
                        <Slack>2.43</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8194</Latency>
                        <AbsoluteTimeLatency>27.286 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop21_loop22>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:255</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop21_loop22>
                            <Name>loop21_loop22</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:254</SourceLocation>
                        </loop21_loop22>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>209</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_1_fu_108_p2" SOURCE="src/Autoencoder.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_120_p2" SOURCE="src/Autoencoder.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_164_p2" SOURCE="src/Autoencoder.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_170_p2" SOURCE="src/Autoencoder.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node8</Name>
            <Loops>
                <loop18_loop19_loop20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1048588</Best-caseLatency>
                    <Average-caseLatency>1048588</Average-caseLatency>
                    <Worst-caseLatency>1048588</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1048588</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop18_loop19_loop20>
                        <Name>loop18_loop19_loop20</Name>
                        <Slack>2.43</Slack>
                        <TripCount>262144</TripCount>
                        <Latency>1048586</Latency>
                        <AbsoluteTimeLatency>3.492 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop18_loop19_loop20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop18_loop19_loop20>
                            <Name>loop18_loop19_loop20</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/Autoencoder.cpp:219</SourceLocation>
                        </loop18_loop19_loop20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1037</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1231</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v90_U" SOURCE="src/Autoencoder.cpp:215" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v90"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v91_U" SOURCE="src/Autoencoder.cpp:216" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v91"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v92_U" SOURCE="src/Autoencoder.cpp:217" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_1_fu_222_p2" SOURCE="src/Autoencoder.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln218_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_237_p2" SOURCE="src/Autoencoder.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_293_p2" SOURCE="src/Autoencoder.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="empty_7_fu_439_p2" SOURCE="src/Autoencoder.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_379_p2" SOURCE="src/Autoencoder.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_453_p2" SOURCE="src/Autoencoder.cpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="src/Autoencoder.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="v101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop18_loop19_loop20" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U52" SOURCE="src/Autoencoder.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="v102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_401_p2" SOURCE="src/Autoencoder.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_1_fu_319_p2" SOURCE="src/Autoencoder.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node7</Name>
            <Loops>
                <loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4108</Best-caseLatency>
                    <Average-caseLatency>4108</Average-caseLatency>
                    <Worst-caseLatency>4108</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4108</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop16_loop17>
                        <Name>loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4106</Latency>
                        <AbsoluteTimeLatency>13.673 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:195</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop16_loop17>
                            <Name>loop16_loop17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:194</SourceLocation>
                        </loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>523</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_112_p2" SOURCE="src/Autoencoder.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="src/Autoencoder.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="v83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_140_p2" SOURCE="src/Autoencoder.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node6</Name>
            <Loops>
                <loop14_loop15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32772</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>32772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop14_loop15>
                        <Name>loop14_loop15</Name>
                        <Slack>2.43</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32770</Latency>
                        <AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop14_loop15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:178</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop14_loop15>
                            <Name>loop14_loop15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:177</SourceLocation>
                        </loop14_loop15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>220</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_108_p2" SOURCE="src/Autoencoder.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_120_p2" SOURCE="src/Autoencoder.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_164_p2" SOURCE="src/Autoencoder.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_170_p2" SOURCE="src/Autoencoder.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node5</Name>
            <Loops>
                <loop11_loop12_loop13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4194317</Best-caseLatency>
                    <Average-caseLatency>4194317</Average-caseLatency>
                    <Worst-caseLatency>4194317</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4194317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop11_loop12_loop13>
                        <Name>loop11_loop12_loop13</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1048576</TripCount>
                        <Latency>4194315</Latency>
                        <AbsoluteTimeLatency>13.967 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop11_loop12_loop13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:143</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop11_loop12_loop13>
                            <Name>loop11_loop12_loop13</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/Autoencoder.cpp:142</SourceLocation>
                        </loop11_loop12_loop13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>80</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1082</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1230</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v56_U" SOURCE="src/Autoencoder.cpp:138" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v56"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v57_U" SOURCE="src/Autoencoder.cpp:139" STORAGESIZE="32 32768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v58_U" SOURCE="src/Autoencoder.cpp:140" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_224_p2" SOURCE="src/Autoencoder.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_239_p2" SOURCE="src/Autoencoder.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_295_p2" SOURCE="src/Autoencoder.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="empty_8_fu_441_p2" SOURCE="src/Autoencoder.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_381_p2" SOURCE="src/Autoencoder.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_455_p2" SOURCE="src/Autoencoder.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop11_loop12_loop13" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="src/Autoencoder.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="v67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop11_loop12_loop13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U64" SOURCE="src/Autoencoder.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="v68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_403_p2" SOURCE="src/Autoencoder.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_321_p2" SOURCE="src/Autoencoder.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node4</Name>
            <Loops>
                <loop9_loop10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8204</Best-caseLatency>
                    <Average-caseLatency>8204</Average-caseLatency>
                    <Worst-caseLatency>8204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.319 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.319 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.319 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop9_loop10>
                        <Name>loop9_loop10</Name>
                        <Slack>2.43</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8202</Latency>
                        <AbsoluteTimeLatency>27.313 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop9_loop10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop9_loop10>
                            <Name>loop9_loop10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:117</SourceLocation>
                        </loop9_loop10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>525</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>404</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_112_p2" SOURCE="src/Autoencoder.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop9_loop10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="src/Autoencoder.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_140_p2" SOURCE="src/Autoencoder.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop7_loop8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>200708</Best-caseLatency>
                    <Average-caseLatency>200708</Average-caseLatency>
                    <Worst-caseLatency>200708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.668 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.668 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.668 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>200708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop7_loop8>
                        <Name>loop7_loop8</Name>
                        <Slack>2.43</Slack>
                        <TripCount>200704</TripCount>
                        <Latency>200706</Latency>
                        <AbsoluteTimeLatency>0.668 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop7_loop8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop7_loop8>
                            <Name>loop7_loop8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:100</SourceLocation>
                        </loop7_loop8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>231</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_108_p2" SOURCE="src/Autoencoder.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_120_p2" SOURCE="src/Autoencoder.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_160_p2" SOURCE="src/Autoencoder.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_166_p2" SOURCE="src/Autoencoder.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop4_loop5_loop6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25690125</Best-caseLatency>
                    <Average-caseLatency>25690125</Average-caseLatency>
                    <Worst-caseLatency>25690125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>85.548 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.548 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>85.548 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25690125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop4_loop5_loop6>
                        <Name>loop4_loop5_loop6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>6422528</TripCount>
                        <Latency>25690123</Latency>
                        <AbsoluteTimeLatency>85.548 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop4_loop5_loop6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop4_loop5_loop6>
                            <Name>loop4_loop5_loop6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/Autoencoder.cpp:65</SourceLocation>
                        </loop4_loop5_loop6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>457</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1088</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1206</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v22_U" SOURCE="src/Autoencoder.cpp:61" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="storage" BRAM="392" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v23_U" SOURCE="src/Autoencoder.cpp:62" STORAGESIZE="32 200704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v23"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v24_U" SOURCE="src/Autoencoder.cpp:63" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_224_p2" SOURCE="src/Autoencoder.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_317_p2" SOURCE="src/Autoencoder.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_341_p2" SOURCE="src/Autoencoder.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_10ns_10ns_15_4_1_U79" SOURCE="src/Autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_10ns_10ns_15_4_1_U79" SOURCE="src/Autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_10ns_10ns_18_4_1_U78" SOURCE="src/Autoencoder.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_10ns_10ns_18_4_1_U78" SOURCE="src/Autoencoder.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_409_p2" SOURCE="src/Autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="src/Autoencoder.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop4_loop5_loop6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U76" SOURCE="src/Autoencoder.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_370_p2" SOURCE="src/Autoencoder.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_287_p2" SOURCE="src/Autoencoder.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop2_loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.615</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25134</Best-caseLatency>
                    <Average-caseLatency>25134</Average-caseLatency>
                    <Worst-caseLatency>25134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_loop3>
                        <Name>loop2_loop3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>25088</TripCount>
                        <Latency>25132</Latency>
                        <AbsoluteTimeLatency>83.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_loop3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_loop3>
                            <Name>loop2_loop3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:38</SourceLocation>
                        </loop2_loop3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>19</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1579</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1467</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_128_p2" SOURCE="src/Autoencoder.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop2_loop3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U85" SOURCE="src/Autoencoder.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="v13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="13" LOOP="loop2_loop3" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_14_full_dsp_1_U88" SOURCE="/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" STORAGESUBTYPE="" URAM="0" VARIABLE="v15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop2_loop3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U86" SOURCE="src/Autoencoder.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="v16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op frecip" DSP="8" ID="" IMPL="fulldsp" LATENCY="13" LOOP="loop2_loop3" OPTYPE="frecip" PRAGMA="" RTLNAME="frecip_32ns_32ns_32_14_full_dsp_1_U87" SOURCE="src/Autoencoder.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_156_p2" SOURCE="src/Autoencoder.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25092</Best-caseLatency>
                    <Average-caseLatency>25092</Average-caseLatency>
                    <Worst-caseLatency>25092</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.556 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.556 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.556 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25092</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1>
                        <Name>loop0_loop1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>25088</TripCount>
                        <Latency>25090</Latency>
                        <AbsoluteTimeLatency>83.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1>
                            <Name>loop0_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/Autoencoder.cpp:21</SourceLocation>
                        </loop0_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>90</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>194</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_105_p2" SOURCE="src/Autoencoder.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_117_p2" SOURCE="src/Autoencoder.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_10ns_10ns_15_4_1_U94" SOURCE="src/Autoencoder.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_10ns_10ns_15_4_1_U94" SOURCE="src/Autoencoder.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_149_p2" SOURCE="src/Autoencoder.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25690296</Best-caseLatency>
                    <Average-caseLatency>25690296</Average-caseLatency>
                    <Worst-caseLatency>25690296</Worst-caseLatency>
                    <Best-caseRealTimeLatency>85.549 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.549 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>85.549 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>25690126</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>25690126</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/Autoencoder.cpp:504</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1083</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>26</UTIL_BRAM>
                    <DSP>52</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12797</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13829</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>4</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v237_U" SOURCE="src/Autoencoder.cpp:539" STORAGESIZE="32 200704 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v237"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v236_U" SOURCE="src/Autoencoder.cpp:537" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v236"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v235_U" SOURCE="src/Autoencoder.cpp:535" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v235"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v234_U" SOURCE="src/Autoencoder.cpp:533" STORAGESIZE="32 32768 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v234"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v233_U" SOURCE="src/Autoencoder.cpp:531" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v233"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v232_U" SOURCE="src/Autoencoder.cpp:529" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v232"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v231_U" SOURCE="src/Autoencoder.cpp:527" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v231"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v230_U" SOURCE="src/Autoencoder.cpp:525" STORAGESIZE="32 2048 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v230"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v229_U" SOURCE="src/Autoencoder.cpp:523" STORAGESIZE="32 2048 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v229"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v228_U" SOURCE="src/Autoencoder.cpp:521" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v228"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v227_U" SOURCE="src/Autoencoder.cpp:519" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v227"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v226_U" SOURCE="src/Autoencoder.cpp:517" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v226"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v225_U" SOURCE="src/Autoencoder.cpp:515" STORAGESIZE="32 32768 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v225"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v224_U" SOURCE="src/Autoencoder.cpp:513" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v224"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v223_U" SOURCE="src/Autoencoder.cpp:511" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v223"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v222_U" SOURCE="src/Autoencoder.cpp:509" STORAGESIZE="32 200704 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v222"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v221_U" SOURCE="src/Autoencoder.cpp:507" STORAGESIZE="32 25088 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v221"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v220_U" SOURCE="src/Autoencoder.cpp:505" STORAGESIZE="32 25088 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v220"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v237_U</Name>
            <ParentInst/>
            <StaticDepth>200704</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v236_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v235_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v234_U</Name>
            <ParentInst/>
            <StaticDepth>32768</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v233_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v232_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v231_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v230_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v229_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v228_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v227_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v226_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v225_U</Name>
            <ParentInst/>
            <StaticDepth>32768</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v224_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v223_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v222_U</Name>
            <ParentInst/>
            <StaticDepth>200704</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v221_U</Name>
            <ParentInst/>
            <StaticDepth>25088</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v220_U</Name>
            <ParentInst/>
            <StaticDepth>25088</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v206" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v206_address0" name="v206_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v206_ce0" name="v206_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v206_d0" name="v206_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v206_q0" name="v206_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v206_we0" name="v206_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v206_address1" name="v206_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v206_ce1" name="v206_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v206_d1" name="v206_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v206_q1" name="v206_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v206_we1" name="v206_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v207" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v207_address0" name="v207_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v207_ce0" name="v207_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v207_d0" name="v207_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v207_q0" name="v207_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v207_we0" name="v207_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v207_address1" name="v207_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v207_ce1" name="v207_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v207_d1" name="v207_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v207_q1" name="v207_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v207_we1" name="v207_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v208" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v208_address0" name="v208_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v208_ce0" name="v208_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v208_d0" name="v208_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v208_q0" name="v208_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v208_we0" name="v208_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v208_address1" name="v208_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v208_ce1" name="v208_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v208_d1" name="v208_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v208_q1" name="v208_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v208_we1" name="v208_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v209" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v209_address0" name="v209_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v209_ce0" name="v209_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v209_d0" name="v209_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v209_q0" name="v209_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v209_we0" name="v209_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v209_address1" name="v209_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v209_ce1" name="v209_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v209_d1" name="v209_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v209_q1" name="v209_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v209_we1" name="v209_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v210" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v210_address0" name="v210_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v210_ce0" name="v210_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v210_d0" name="v210_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v210_q0" name="v210_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v210_we0" name="v210_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v210_address1" name="v210_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v210_ce1" name="v210_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v210_d1" name="v210_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v210_q1" name="v210_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v210_we1" name="v210_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v211" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v211_address0" name="v211_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v211_ce0" name="v211_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v211_d0" name="v211_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v211_q0" name="v211_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v211_we0" name="v211_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v211_address1" name="v211_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v211_ce1" name="v211_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v211_d1" name="v211_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v211_q1" name="v211_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v211_we1" name="v211_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v212" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v212_address0" name="v212_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v212_ce0" name="v212_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v212_d0" name="v212_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v212_q0" name="v212_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v212_we0" name="v212_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v212_address1" name="v212_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v212_ce1" name="v212_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v212_d1" name="v212_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v212_q1" name="v212_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v212_we1" name="v212_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v213" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v213_address0" name="v213_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v213_ce0" name="v213_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v213_d0" name="v213_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v213_q0" name="v213_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v213_we0" name="v213_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v213_address1" name="v213_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v213_ce1" name="v213_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v213_d1" name="v213_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v213_q1" name="v213_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v213_we1" name="v213_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v214" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v214_address0" name="v214_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v214_ce0" name="v214_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v214_d0" name="v214_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v214_q0" name="v214_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v214_we0" name="v214_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v214_address1" name="v214_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v214_ce1" name="v214_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v214_d1" name="v214_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v214_q1" name="v214_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v214_we1" name="v214_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v215" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v215_address0" name="v215_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v215_ce0" name="v215_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v215_d0" name="v215_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v215_q0" name="v215_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v215_we0" name="v215_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v215_address1" name="v215_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v215_ce1" name="v215_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v215_d1" name="v215_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v215_q1" name="v215_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v215_we1" name="v215_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v216" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v216_address0" name="v216_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v216_ce0" name="v216_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v216_d0" name="v216_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v216_q0" name="v216_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v216_we0" name="v216_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v216_address1" name="v216_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v216_ce1" name="v216_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v216_d1" name="v216_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v216_q1" name="v216_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v216_we1" name="v216_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v217" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v217_address0" name="v217_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v217_ce0" name="v217_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v217_d0" name="v217_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v217_q0" name="v217_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v217_we0" name="v217_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v217_address1" name="v217_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v217_ce1" name="v217_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v217_d1" name="v217_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v217_q1" name="v217_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v217_we1" name="v217_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v218" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v218_address0" name="v218_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v218_ce0" name="v218_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v218_d0" name="v218_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v218_q0" name="v218_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v218_we0" name="v218_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v218_address1" name="v218_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v218_ce1" name="v218_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v218_d1" name="v218_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v218_q1" name="v218_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v218_we1" name="v218_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v219" index="13" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v219_address0" name="v219_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v219_ce0" name="v219_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v219_d0" name="v219_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v219_q0" name="v219_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v219_we0" name="v219_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v219_address1" name="v219_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v219_ce1" name="v219_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v219_d1" name="v219_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v219_q1" name="v219_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v219_we1" name="v219_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v206_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v206_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v206_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v206_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v206_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v206_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v206_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="v207_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v207_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v207_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="v207_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v207_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v207_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v208_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v208_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v208_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v208_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v208_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v208_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v209_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v209_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v209_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v209_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v209_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v209_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v210_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v210_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v210_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v210_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v210_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v210_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v211_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v211_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v211_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v211_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v211_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v211_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v212_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v212_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v212_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v212_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v212_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v212_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v213_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v213_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v213_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v213_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v213_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v213_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v214_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v214_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v214_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v214_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v214_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v214_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="v215_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v215_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v215_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="v215_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v215_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v215_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v216_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v216_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v216_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v216_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v216_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v216_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v217_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v217_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v217_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v217_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v217_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v217_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v218_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v218_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v218_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v218_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v218_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v218_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v219_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v219_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v219_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v219_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v219_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v219_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v206_address0">out, 15</column>
                    <column name="v206_address1">out, 15</column>
                    <column name="v206_d0">out, 32</column>
                    <column name="v206_d1">out, 32</column>
                    <column name="v206_q0">in, 32</column>
                    <column name="v206_q1">in, 32</column>
                    <column name="v207_address0">out, 8</column>
                    <column name="v207_address1">out, 8</column>
                    <column name="v207_d0">out, 32</column>
                    <column name="v207_d1">out, 32</column>
                    <column name="v207_q0">in, 32</column>
                    <column name="v207_q1">in, 32</column>
                    <column name="v208_address0">out, 18</column>
                    <column name="v208_address1">out, 18</column>
                    <column name="v208_d0">out, 32</column>
                    <column name="v208_d1">out, 32</column>
                    <column name="v208_q0">in, 32</column>
                    <column name="v208_q1">in, 32</column>
                    <column name="v209_address0">out, 7</column>
                    <column name="v209_address1">out, 7</column>
                    <column name="v209_d0">out, 32</column>
                    <column name="v209_d1">out, 32</column>
                    <column name="v209_q0">in, 32</column>
                    <column name="v209_q1">in, 32</column>
                    <column name="v210_address0">out, 15</column>
                    <column name="v210_address1">out, 15</column>
                    <column name="v210_d0">out, 32</column>
                    <column name="v210_d1">out, 32</column>
                    <column name="v210_q0">in, 32</column>
                    <column name="v210_q1">in, 32</column>
                    <column name="v211_address0">out, 6</column>
                    <column name="v211_address1">out, 6</column>
                    <column name="v211_d0">out, 32</column>
                    <column name="v211_d1">out, 32</column>
                    <column name="v211_q0">in, 32</column>
                    <column name="v211_q1">in, 32</column>
                    <column name="v212_address0">out, 13</column>
                    <column name="v212_address1">out, 13</column>
                    <column name="v212_d0">out, 32</column>
                    <column name="v212_d1">out, 32</column>
                    <column name="v212_q0">in, 32</column>
                    <column name="v212_q1">in, 32</column>
                    <column name="v213_address0">out, 7</column>
                    <column name="v213_address1">out, 7</column>
                    <column name="v213_d0">out, 32</column>
                    <column name="v213_d1">out, 32</column>
                    <column name="v213_q0">in, 32</column>
                    <column name="v213_q1">in, 32</column>
                    <column name="v214_address0">out, 13</column>
                    <column name="v214_address1">out, 13</column>
                    <column name="v214_d0">out, 32</column>
                    <column name="v214_d1">out, 32</column>
                    <column name="v214_q0">in, 32</column>
                    <column name="v214_q1">in, 32</column>
                    <column name="v215_address0">out, 8</column>
                    <column name="v215_address1">out, 8</column>
                    <column name="v215_d0">out, 32</column>
                    <column name="v215_d1">out, 32</column>
                    <column name="v215_q0">in, 32</column>
                    <column name="v215_q1">in, 32</column>
                    <column name="v216_address0">out, 15</column>
                    <column name="v216_address1">out, 15</column>
                    <column name="v216_d0">out, 32</column>
                    <column name="v216_d1">out, 32</column>
                    <column name="v216_q0">in, 32</column>
                    <column name="v216_q1">in, 32</column>
                    <column name="v217_address0">out, 10</column>
                    <column name="v217_address1">out, 10</column>
                    <column name="v217_d0">out, 32</column>
                    <column name="v217_d1">out, 32</column>
                    <column name="v217_q0">in, 32</column>
                    <column name="v217_q1">in, 32</column>
                    <column name="v218_address0">out, 18</column>
                    <column name="v218_address1">out, 18</column>
                    <column name="v218_d0">out, 32</column>
                    <column name="v218_d1">out, 32</column>
                    <column name="v218_q0">in, 32</column>
                    <column name="v218_q1">in, 32</column>
                    <column name="v219_address0">out, 15</column>
                    <column name="v219_address1">out, 15</column>
                    <column name="v219_d0">out, 32</column>
                    <column name="v219_d1">out, 32</column>
                    <column name="v219_q0">in, 32</column>
                    <column name="v219_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v206">in, float*</column>
                    <column name="v207">in, float*</column>
                    <column name="v208">in, float*</column>
                    <column name="v209">in, float*</column>
                    <column name="v210">in, float*</column>
                    <column name="v211">in, float*</column>
                    <column name="v212">in, float*</column>
                    <column name="v213">in, float*</column>
                    <column name="v214">in, float*</column>
                    <column name="v215">in, float*</column>
                    <column name="v216">in, float*</column>
                    <column name="v217">in, float*</column>
                    <column name="v218">in, float*</column>
                    <column name="v219">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v206">v206_address0, port, offset</column>
                    <column name="v206">v206_ce0, port, </column>
                    <column name="v206">v206_d0, port, </column>
                    <column name="v206">v206_q0, port, </column>
                    <column name="v206">v206_we0, port, </column>
                    <column name="v206">v206_address1, port, offset</column>
                    <column name="v206">v206_ce1, port, </column>
                    <column name="v206">v206_d1, port, </column>
                    <column name="v206">v206_q1, port, </column>
                    <column name="v206">v206_we1, port, </column>
                    <column name="v207">v207_address0, port, offset</column>
                    <column name="v207">v207_ce0, port, </column>
                    <column name="v207">v207_d0, port, </column>
                    <column name="v207">v207_q0, port, </column>
                    <column name="v207">v207_we0, port, </column>
                    <column name="v207">v207_address1, port, offset</column>
                    <column name="v207">v207_ce1, port, </column>
                    <column name="v207">v207_d1, port, </column>
                    <column name="v207">v207_q1, port, </column>
                    <column name="v207">v207_we1, port, </column>
                    <column name="v208">v208_address0, port, offset</column>
                    <column name="v208">v208_ce0, port, </column>
                    <column name="v208">v208_d0, port, </column>
                    <column name="v208">v208_q0, port, </column>
                    <column name="v208">v208_we0, port, </column>
                    <column name="v208">v208_address1, port, offset</column>
                    <column name="v208">v208_ce1, port, </column>
                    <column name="v208">v208_d1, port, </column>
                    <column name="v208">v208_q1, port, </column>
                    <column name="v208">v208_we1, port, </column>
                    <column name="v209">v209_address0, port, offset</column>
                    <column name="v209">v209_ce0, port, </column>
                    <column name="v209">v209_d0, port, </column>
                    <column name="v209">v209_q0, port, </column>
                    <column name="v209">v209_we0, port, </column>
                    <column name="v209">v209_address1, port, offset</column>
                    <column name="v209">v209_ce1, port, </column>
                    <column name="v209">v209_d1, port, </column>
                    <column name="v209">v209_q1, port, </column>
                    <column name="v209">v209_we1, port, </column>
                    <column name="v210">v210_address0, port, offset</column>
                    <column name="v210">v210_ce0, port, </column>
                    <column name="v210">v210_d0, port, </column>
                    <column name="v210">v210_q0, port, </column>
                    <column name="v210">v210_we0, port, </column>
                    <column name="v210">v210_address1, port, offset</column>
                    <column name="v210">v210_ce1, port, </column>
                    <column name="v210">v210_d1, port, </column>
                    <column name="v210">v210_q1, port, </column>
                    <column name="v210">v210_we1, port, </column>
                    <column name="v211">v211_address0, port, offset</column>
                    <column name="v211">v211_ce0, port, </column>
                    <column name="v211">v211_d0, port, </column>
                    <column name="v211">v211_q0, port, </column>
                    <column name="v211">v211_we0, port, </column>
                    <column name="v211">v211_address1, port, offset</column>
                    <column name="v211">v211_ce1, port, </column>
                    <column name="v211">v211_d1, port, </column>
                    <column name="v211">v211_q1, port, </column>
                    <column name="v211">v211_we1, port, </column>
                    <column name="v212">v212_address0, port, offset</column>
                    <column name="v212">v212_ce0, port, </column>
                    <column name="v212">v212_d0, port, </column>
                    <column name="v212">v212_q0, port, </column>
                    <column name="v212">v212_we0, port, </column>
                    <column name="v212">v212_address1, port, offset</column>
                    <column name="v212">v212_ce1, port, </column>
                    <column name="v212">v212_d1, port, </column>
                    <column name="v212">v212_q1, port, </column>
                    <column name="v212">v212_we1, port, </column>
                    <column name="v213">v213_address0, port, offset</column>
                    <column name="v213">v213_ce0, port, </column>
                    <column name="v213">v213_d0, port, </column>
                    <column name="v213">v213_q0, port, </column>
                    <column name="v213">v213_we0, port, </column>
                    <column name="v213">v213_address1, port, offset</column>
                    <column name="v213">v213_ce1, port, </column>
                    <column name="v213">v213_d1, port, </column>
                    <column name="v213">v213_q1, port, </column>
                    <column name="v213">v213_we1, port, </column>
                    <column name="v214">v214_address0, port, offset</column>
                    <column name="v214">v214_ce0, port, </column>
                    <column name="v214">v214_d0, port, </column>
                    <column name="v214">v214_q0, port, </column>
                    <column name="v214">v214_we0, port, </column>
                    <column name="v214">v214_address1, port, offset</column>
                    <column name="v214">v214_ce1, port, </column>
                    <column name="v214">v214_d1, port, </column>
                    <column name="v214">v214_q1, port, </column>
                    <column name="v214">v214_we1, port, </column>
                    <column name="v215">v215_address0, port, offset</column>
                    <column name="v215">v215_ce0, port, </column>
                    <column name="v215">v215_d0, port, </column>
                    <column name="v215">v215_q0, port, </column>
                    <column name="v215">v215_we0, port, </column>
                    <column name="v215">v215_address1, port, offset</column>
                    <column name="v215">v215_ce1, port, </column>
                    <column name="v215">v215_d1, port, </column>
                    <column name="v215">v215_q1, port, </column>
                    <column name="v215">v215_we1, port, </column>
                    <column name="v216">v216_address0, port, offset</column>
                    <column name="v216">v216_ce0, port, </column>
                    <column name="v216">v216_d0, port, </column>
                    <column name="v216">v216_q0, port, </column>
                    <column name="v216">v216_we0, port, </column>
                    <column name="v216">v216_address1, port, offset</column>
                    <column name="v216">v216_ce1, port, </column>
                    <column name="v216">v216_d1, port, </column>
                    <column name="v216">v216_q1, port, </column>
                    <column name="v216">v216_we1, port, </column>
                    <column name="v217">v217_address0, port, offset</column>
                    <column name="v217">v217_ce0, port, </column>
                    <column name="v217">v217_d0, port, </column>
                    <column name="v217">v217_q0, port, </column>
                    <column name="v217">v217_we0, port, </column>
                    <column name="v217">v217_address1, port, offset</column>
                    <column name="v217">v217_ce1, port, </column>
                    <column name="v217">v217_d1, port, </column>
                    <column name="v217">v217_q1, port, </column>
                    <column name="v217">v217_we1, port, </column>
                    <column name="v218">v218_address0, port, offset</column>
                    <column name="v218">v218_ce0, port, </column>
                    <column name="v218">v218_d0, port, </column>
                    <column name="v218">v218_q0, port, </column>
                    <column name="v218">v218_we0, port, </column>
                    <column name="v218">v218_address1, port, offset</column>
                    <column name="v218">v218_ce1, port, </column>
                    <column name="v218">v218_d1, port, </column>
                    <column name="v218">v218_q1, port, </column>
                    <column name="v218">v218_we1, port, </column>
                    <column name="v219">v219_address0, port, offset</column>
                    <column name="v219">v219_ce0, port, </column>
                    <column name="v219">v219_d0, port, </column>
                    <column name="v219">v219_q0, port, </column>
                    <column name="v219">v219_we0, port, </column>
                    <column name="v219">v219_address1, port, offset</column>
                    <column name="v219">v219_ce1, port, </column>
                    <column name="v219">v219_d1, port, </column>
                    <column name="v219">v219_q1, port, </column>
                    <column name="v219">v219_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:40" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:41" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:67" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:68" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:102" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:103" status="valid" parentFunction="node3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:119" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:120" status="valid" parentFunction="node4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:144" status="valid" parentFunction="node5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:145" status="valid" parentFunction="node5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:179" status="valid" parentFunction="node6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:180" status="valid" parentFunction="node6" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:196" status="valid" parentFunction="node7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:197" status="valid" parentFunction="node7" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:221" status="valid" parentFunction="node8" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:222" status="valid" parentFunction="node8" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:256" status="valid" parentFunction="node9" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:257" status="valid" parentFunction="node9" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:272" status="valid" parentFunction="node10" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:273" status="valid" parentFunction="node10" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:295" status="valid" parentFunction="node11" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:296" status="valid" parentFunction="node11" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:330" status="valid" parentFunction="node12" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:331" status="valid" parentFunction="node12" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:347" status="valid" parentFunction="node13" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:348" status="valid" parentFunction="node13" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:372" status="valid" parentFunction="node14" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:373" status="valid" parentFunction="node14" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:407" status="valid" parentFunction="node15" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:408" status="valid" parentFunction="node15" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:424" status="valid" parentFunction="node16" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:425" status="valid" parentFunction="node16" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:448" status="valid" parentFunction="node17" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:449" status="valid" parentFunction="node17" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/Autoencoder.cpp:479" status="valid" parentFunction="node18" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/Autoencoder.cpp:480" status="valid" parentFunction="node18" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/Autoencoder.cpp:504" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/Autoencoder.cpp:506" status="valid" parentFunction="forward" variable="v220" isDirective="0" options="variable=v220 depth=25088"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:508" status="valid" parentFunction="forward" variable="v221" isDirective="0" options="variable=v221 depth=25088"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:510" status="valid" parentFunction="forward" variable="v222" isDirective="0" options="variable=v222 depth=200704"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:512" status="valid" parentFunction="forward" variable="v223" isDirective="0" options="variable=v223 depth=8192"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:514" status="valid" parentFunction="forward" variable="v224" isDirective="0" options="variable=v224 depth=8192"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:516" status="valid" parentFunction="forward" variable="v225" isDirective="0" options="variable=v225 depth=32768"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:518" status="valid" parentFunction="forward" variable="v226" isDirective="0" options="variable=v226 depth=4096"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:520" status="valid" parentFunction="forward" variable="v227" isDirective="0" options="variable=v227 depth=4096"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:522" status="valid" parentFunction="forward" variable="v228" isDirective="0" options="variable=v228 depth=8192"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:524" status="valid" parentFunction="forward" variable="v229" isDirective="0" options="variable=v229 depth=2048"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:526" status="valid" parentFunction="forward" variable="v230" isDirective="0" options="variable=v230 depth=2048"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:528" status="valid" parentFunction="forward" variable="v231" isDirective="0" options="variable=v231 depth=8192"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:530" status="valid" parentFunction="forward" variable="v232" isDirective="0" options="variable=v232 depth=4096"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:532" status="valid" parentFunction="forward" variable="v233" isDirective="0" options="variable=v233 depth=4096"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:534" status="valid" parentFunction="forward" variable="v234" isDirective="0" options="variable=v234 depth=32768"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:536" status="valid" parentFunction="forward" variable="v235" isDirective="0" options="variable=v235 depth=8192"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:538" status="valid" parentFunction="forward" variable="v236" isDirective="0" options="variable=v236 depth=8192"/>
        <Pragma type="stream" location="src/Autoencoder.cpp:540" status="valid" parentFunction="forward" variable="v237" isDirective="0" options="variable=v237 depth=200704"/>
    </PragmaReport>
</profile>

