Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 61deb73bc94749e4a0d244b96a373ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_tb_with_image_behav xil_defaultlib.test_top_tb_with_image xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port done_o [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:42]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port done_original_i [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/TopModule/TopModule.v" Line 1. Module TopModule doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/TopModule/TopModule_controller.v" Line 1. Module TopModule_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/TopModule/TopModule_datapath.v" Line 1. Module TopModule_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v" Line 1. Module Median_processing(COLS=128,ROWS=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Preparation_6.v" Line 1. Module Preparation_6(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Line_buffer.v" Line 1. Module Line_buffer(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" Line 1. Module Line_buffer_controller(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" Line 3. Module Line_buffer_datapath(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Line_buffer.v" Line 1. Module Line_buffer(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" Line 1. Module Line_buffer_controller(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" Line 3. Module Line_buffer_datapath(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Line_buffer.v" Line 1. Module Line_buffer(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" Line 1. Module Line_buffer_controller(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" Line 3. Module Line_buffer_datapath(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Line_buffer.v" Line 1. Module Line_buffer(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" Line 1. Module Line_buffer_controller(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" Line 3. Module Line_buffer_datapath(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Line_buffer.v" Line 1. Module Line_buffer(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" Line 1. Module Line_buffer_controller(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" Line 3. Module Line_buffer_datapath(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/Line_buffer.v" Line 1. Module Line_buffer(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" Line 1. Module Line_buffer_controller(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/mux_2_1.v" Line 1. Module mux_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" Line 3. Module Line_buffer_datapath(DEPTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v" Line 1. Module Median_filter_3x3(ROWS=128,COLS=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v" Line 1. Module Data_modulate_3x3(ROWS=128,COLS=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v" Line 1. Module Data_modulate_3x3_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/dff.v" Line 1. Module dff(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v" Line 1. Module Data_modulate_3x3_datapath(ROWS=128,COLS=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/plus_1.v" Line 1. Module plus_1(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/common/register.v" Line 1. Module register(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v" Line 1. Module Median_filter_3x3_calc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v" Line 1. Module Sorting_network doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/Node.v" Line 2. Module Node doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/Node.v" Line 2. Module Node doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/Node.v" Line 2. Module Node doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v" Line 1. Module Sorting_network doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TopModule_controller
Compiling module xil_defaultlib.mux_2_1
Compiling module xil_defaultlib.dff(WIDTH=1)
Compiling module xil_defaultlib.Line_buffer_controller(DEPTH=128...
Compiling module xil_defaultlib.register(WIDTH=10)
Compiling module xil_defaultlib.plus_1
Compiling module xil_defaultlib.Line_buffer_datapath(DEPTH=128)
Compiling module xil_defaultlib.Line_buffer(DEPTH=128)
Compiling module xil_defaultlib.Preparation_6(DEPTH=128)
Compiling module xil_defaultlib.Data_modulate_3x3_controller
Compiling module xil_defaultlib.register(WIDTH=3)
Compiling module xil_defaultlib.plus_1(WIDTH=3)
Compiling module xil_defaultlib.Data_modulate_3x3_datapath(ROWS=...
Compiling module xil_defaultlib.Data_modulate_3x3(ROWS=128,COLS=...
Compiling module xil_defaultlib.Node
Compiling module xil_defaultlib.Sorting_network
Compiling module xil_defaultlib.Median_filter_3x3_calc
Compiling module xil_defaultlib.Median_filter_3x3(ROWS=128,COLS=...
Compiling module xil_defaultlib.Data_modulate_5x5_controller
Compiling module xil_defaultlib.Data_modulate_5x5_datapath(ROWS=...
Compiling module xil_defaultlib.Data_modulate_5x5(ROWS=128,COLS=...
Compiling module xil_defaultlib.SortAscending5
Compiling module xil_defaultlib.Median_filter_5x5_calc
Compiling module xil_defaultlib.Median_filter_5x5(ROWS=128,COLS=...
Compiling module xil_defaultlib.Data_modulate_7x7_controller
Compiling module xil_defaultlib.Data_modulate_7x7_datapath(ROWS=...
Compiling module xil_defaultlib.Data_modulate_7x7(ROWS=128,COLS=...
Compiling module xil_defaultlib.SortAscending7
Compiling module xil_defaultlib.Median_filter_7x7_calc
Compiling module xil_defaultlib.Median_filter_7x7(ROWS=128,COLS=...
Compiling module xil_defaultlib.Median_processing(COLS=128,ROWS=...
Compiling module xil_defaultlib.Buffer_12_rows_ci(DEPTH=128)
Compiling module xil_defaultlib.R2_controller(COLS=128)
Compiling module xil_defaultlib.register(WIDTH=2)
Compiling module xil_defaultlib.plus_1(WIDTH=2)
Compiling module xil_defaultlib.register(WIDTH=9)
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.sum(WIDTH=9)
Compiling module xil_defaultlib.register(WIDTH=11)
Compiling module xil_defaultlib.sum(WIDTH=10)
Compiling module xil_defaultlib.sum_cumulative
Compiling module xil_defaultlib.R2_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.MRELBP_CI_R2(COLS=128,ROWS=128)
Compiling module xil_defaultlib.R4_controller(COLS=128)
Compiling module xil_defaultlib.register(WIDTH=12)
Compiling module xil_defaultlib.sum(WIDTH=11)
Compiling module xil_defaultlib.sum_cumulative(WIDTH1=15,WIDTH2=...
Compiling module xil_defaultlib.R4_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.MRELBP_CI_R4(COLS=128,ROWS=128)
Compiling module xil_defaultlib.R6_controller(COLS=128)
Compiling module xil_defaultlib.sum_cumulative(WIDTH1=16,WIDTH2=...
Compiling module xil_defaultlib.R6_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.MRELBP_CI_R6(COLS=128,ROWS=128)
Compiling module xil_defaultlib.CI_top(ROWS=128,COLS=128)
Compiling module xil_defaultlib.Buffer_4_rows(DEPTH=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=8)
Compiling module xil_defaultlib.shift_registers(CYCLE=8)
Compiling module xil_defaultlib.Window_buffer_5x5_controller
Compiling module xil_defaultlib.Window_buffer_5x5_datapath(COLS=...
Compiling module xil_defaultlib.Window_buffer_5x5(COLS=128,ROWS=...
Compiling module xil_defaultlib.Window_buffer_3x3_controller
Compiling module xil_defaultlib.Window_buffer_3x3_datapath(COLS=...
Compiling module xil_defaultlib.Window_buffer_3x3(COLS=128,ROWS=...
Compiling module xil_defaultlib.Interpolation_R_x(R=1)
Compiling module xil_defaultlib.Interpolation_calc
Compiling module xil_defaultlib.Interpolation_calc(RADIUS=135)
Compiling module xil_defaultlib.Interpolation_calc(RADIUS=225)
Compiling module xil_defaultlib.Interpolation_calc(RADIUS=315)
Compiling module xil_defaultlib.Interpolation_R_x_default
Compiling module xil_defaultlib.R2_patch_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.register(WIDTH=13)
Compiling module xil_defaultlib.NI_calc(WIDTH=13)
Compiling module xil_defaultlib.NI(WIDTH=13)
Compiling module xil_defaultlib.RD_calc
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.sum(WIDTH=1)
Compiling module xil_defaultlib.sum(WIDTH=2)
Compiling module xil_defaultlib.register(WIDTH=4)
Compiling module xil_defaultlib.sum(WIDTH=3)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=3)
Compiling module xil_defaultlib.riu2_mapping
Compiling module xil_defaultlib.R2_NIRD(COLS=128,ROWS=128)
Compiling module xil_defaultlib.Joint_histogram_controller
Compiling module xil_defaultlib.Joint_histogram_datapath
Compiling module xil_defaultlib.Joint_histogram
Compiling module xil_defaultlib.Buffer_8_rows(DEPTH=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=12...
Compiling module xil_defaultlib.shift_registers(CYCLE=12)
Compiling module xil_defaultlib.Window_buffer_7x7_controller
Compiling module xil_defaultlib.Window_buffer_7x7_datapath(COLS=...
Compiling module xil_defaultlib.Window_buffer_7x7(COLS=128,ROWS=...
Compiling module xil_defaultlib.Window_buffer_9x9_controller
Compiling module xil_defaultlib.Window_buffer_9x9_datapath(COLS=...
Compiling module xil_defaultlib.Window_buffer_9x9(COLS=128,ROWS=...
Compiling module xil_defaultlib.Interpolation_calc(R=3)
Compiling module xil_defaultlib.Interpolation_calc(R=3,RADIUS=13...
Compiling module xil_defaultlib.Interpolation_calc(R=3,RADIUS=22...
Compiling module xil_defaultlib.Interpolation_calc(R=3,RADIUS=31...
Compiling module xil_defaultlib.Interpolation_R_x(R=3)
Compiling module xil_defaultlib.Interpolation_calc(R=4)
Compiling module xil_defaultlib.Interpolation_calc(R=4,RADIUS=13...
Compiling module xil_defaultlib.Interpolation_calc(R=4,RADIUS=22...
Compiling module xil_defaultlib.Interpolation_calc(R=4,RADIUS=31...
Compiling module xil_defaultlib.Interpolation_R_x(R=4)
Compiling module xil_defaultlib.dff(WIDTH=24)
Compiling module xil_defaultlib.R4_patch_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.register(WIDTH=15)
Compiling module xil_defaultlib.NI_calc(WIDTH=15,GAIN=81)
Compiling module xil_defaultlib.NI(WIDTH=15,GAIN=81)
Compiling module xil_defaultlib.R4_NIRD(COLS=128,ROWS=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=14...
Compiling module xil_defaultlib.Buffer_12_rows(DEPTH=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=26...
Compiling module xil_defaultlib.shift_registers(CYCLE=26)
Compiling module xil_defaultlib.Window_buffer_11x11_controller
Compiling module xil_defaultlib.Window_buffer_11x11_datapath(COL...
Compiling module xil_defaultlib.Window_buffer_11x11(COLS=128,ROW...
Compiling module xil_defaultlib.Window_buffer_13x13_datapath(COL...
Compiling module xil_defaultlib.Window_buffer_13x13_controller
Compiling module xil_defaultlib.Window_buffer_13x13(COLS=128,ROW...
Compiling module xil_defaultlib.Interpolation_calc(R=5)
Compiling module xil_defaultlib.Interpolation_calc(R=5,RADIUS=13...
Compiling module xil_defaultlib.Interpolation_calc(R=5,RADIUS=22...
Compiling module xil_defaultlib.Interpolation_calc(R=5,RADIUS=31...
Compiling module xil_defaultlib.Interpolation_R_x(R=5)
Compiling module xil_defaultlib.Interpolation_calc(R=6)
Compiling module xil_defaultlib.Interpolation_calc(R=6,RADIUS=13...
Compiling module xil_defaultlib.Interpolation_calc(R=6,RADIUS=22...
Compiling module xil_defaultlib.Interpolation_calc(R=6,RADIUS=31...
Compiling module xil_defaultlib.Interpolation_R_x(R=6)
Compiling module xil_defaultlib.R6_patch_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.register(WIDTH=16)
Compiling module xil_defaultlib.NI_calc(WIDTH=16,GAIN=169)
Compiling module xil_defaultlib.NI(WIDTH=16,GAIN=169)
Compiling module xil_defaultlib.R6_NIRD(COLS=128,ROWS=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=39...
Compiling module xil_defaultlib.TopModule_datapath
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.test_top_tb_with_image
WARNING: [XSIM 43-3373] "D:/Thesis/Src/test_benches/test/test_top_tb_with_image.v" Line 40. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_tb_with_image_behav
