{"vcs1":{"timestamp_begin":1729341237.383956376, "rt":3.70, "ut":2.21, "st":0.54}}
{"vcselab":{"timestamp_begin":1729341241.178766652, "rt":1.04, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1729341242.305751401, "rt":0.56, "ut":0.37, "st":0.48}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729341236.564823630}
{"VCS_COMP_START_TIME": 1729341236.564823630}
{"VCS_COMP_END_TIME": 1729341254.708921250}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 369648}}
{"stitch_vcselab": {"peak_mem": 242264}}
