// Seed: 1498044419
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  logic id_2;
  generate
    always @(posedge !id_2 == 1, posedge 1'h0) begin
      if (1) SystemTFIdentifier(id_1, 1'd0);
    end
  endgenerate
endmodule
