
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003555                       # Number of seconds simulated
sim_ticks                                  3555142257                       # Number of ticks simulated
final_tick                               530547580869                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174163                       # Simulator instruction rate (inst/s)
host_op_rate                                   219900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306302                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894292                       # Number of bytes of host memory used
host_seconds                                 11606.64                       # Real time elapsed on the host
sim_insts                                  2021447829                       # Number of instructions simulated
sim_ops                                    2552305524                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       191360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        49920                       # Number of bytes read from this memory
system.physmem.bytes_read::total               251776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       119040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            119040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          390                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1967                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             930                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  930                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1548180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53826257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1404163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14041632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70820232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1548180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1404163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2952343                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33483892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33483892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33483892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1548180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53826257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1404163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14041632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104304124                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8525522                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3149581                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555125                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214716                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1288838                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235257                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334923                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9269                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3293853                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17340926                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3149581                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570180                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1129894                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        555739                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1622171                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8419771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.540173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4759888     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229528      2.73%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259192      3.08%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473850      5.63%     67.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215326      2.56%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328339      3.90%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179832      2.14%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154309      1.83%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1819507     21.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8419771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369430                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.034002                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475706                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       507575                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3493121                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35181                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        908187                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535772                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2088                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20653749                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4972                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        908187                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666308                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         131246                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       116287                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3333488                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264250                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19837624                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3736                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141864                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          988                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27780884                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92400716                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92400716                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10720201                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4139                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2483                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           677583                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1852464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13864                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       278394                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18631873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4131                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14993114                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29898                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6307169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18886003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          759                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8419771                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.925741                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2938093     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1790402     21.26%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209939     14.37%     70.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845440     10.04%     80.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       712233      8.46%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381691      4.53%     93.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       379637      4.51%     98.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87383      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74953      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8419771                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108935     76.18%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15802     11.05%     87.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18258     12.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12499129     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212218      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492819      9.96%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787298      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14993114                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.758615                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142998                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38578895                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24943327                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14556447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15136112                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29357                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       727121                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239654                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        908187                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          53406                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8582                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18636009                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1852464                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944871                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2451                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126473                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       124036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       250509                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14707411                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392901                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285703                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147707                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082675                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754806                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.725104                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14568181                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14556447                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9530547                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26743660                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707397                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356367                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6354356                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217452                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7511584                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2952210     39.30%     39.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051693     27.31%     66.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842712     11.22%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419467      5.58%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428753      5.71%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       166991      2.22%     91.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183591      2.44%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94678      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371489      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7511584                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371489                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25775971                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38181117                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 105751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852552                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852552                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172949                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172949                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66112738                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20123548                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19097342                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8525522                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3182671                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2591630                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215697                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1303379                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1241664                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          336294                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9545                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3336720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17360974                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3182671                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1577958                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3850676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1107799                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        418049                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1634981                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8495622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.329243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4644946     54.67%     54.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398438      4.69%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          397718      4.68%     64.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          495927      5.84%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153723      1.81%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          194308      2.29%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161887      1.91%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149558      1.76%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1899117     22.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8495622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.373311                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036353                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3499316                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       391005                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3681197                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34272                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        889828                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       539604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          336                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20701926                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        889828                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3657664                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48220                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       160979                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3554995                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       183933                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19990297                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113753                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49830                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28062971                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93144588                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93144588                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17434139                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10628737                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3681                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           504849                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1852968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8813                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       302382                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18792828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15142491                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31823                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6260753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18885687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8495622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782388                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2979655     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1775776     20.90%     55.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1189622     14.00%     69.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       826737      9.73%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       821567      9.67%     89.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       395356      4.65%     94.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375175      4.42%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60710      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71024      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8495622                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96601     75.77%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15993     12.54%     88.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14892     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12655829     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189629      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1498323      9.89%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796980      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15142491                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.776137                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127486                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008419                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38939910                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25057394                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14718832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15269977                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18508                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       715337                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237953                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        889828                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25634                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4192                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18796521                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1852968                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960297                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1928                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3238                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252320                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14879828                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1398590                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262660                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2168891                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2125482                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            770301                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745328                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14736070                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14718832                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9558583                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26973710                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726443                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354367                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10141028                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12500597                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6295898                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217257                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7605794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.165876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2959038     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2093064     27.52%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851110     11.19%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462364      6.08%     83.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406658      5.35%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165558      2.18%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185643      2.44%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       108931      1.43%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373428      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7605794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10141028                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12500597                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859969                       # Number of memory references committed
system.switch_cpus1.commit.loads              1137625                       # Number of loads committed
system.switch_cpus1.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1813967                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11253123                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258391                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373428                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26028692                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38483749                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10141028                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12500597                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10141028                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840696                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840696                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189491                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189491                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66790229                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20457448                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19120899                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3526                       # number of misc regfile writes
system.l2.replacements                           1966                       # number of replacements
system.l2.tagsinuse                      32764.848346                       # Cycle average of tags in use
system.l2.total_refs                          1129862                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34733                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.529928                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2428.767461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     40.698624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    772.606212                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     34.243032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    199.429960                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17647.078783                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             24.748363                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11617.275911                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.074120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023578                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006086                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.538546                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.354531                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999904                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6015                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3436                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9456                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3350                       # number of Writeback hits
system.l2.Writeback_hits::total                  3350                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   102                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3475                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9558                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6078                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3475                       # number of overall hits
system.l2.overall_hits::total                    9558                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1495                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          390                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1967                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          390                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1967                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1495                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          390                       # number of overall misses
system.l2.overall_misses::total                  1967                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2028043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     66285642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1740641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     18221473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        88275799                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2028043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     66285642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1740641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     18221473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88275799                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2028043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     66285642                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1740641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     18221473                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88275799                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11423                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3350                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3350                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11525                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11525                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.199068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.101934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172196                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.197412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.100906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170672                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.197412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.100906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170672                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47163.790698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44338.222074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44631.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46721.725641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44878.392984                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47163.790698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44338.222074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44631.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46721.725641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44878.392984                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47163.790698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44338.222074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44631.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46721.725641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44878.392984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  930                       # number of writebacks
system.l2.writebacks::total                       930                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1967                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1967                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1781509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     57640528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1516263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     15965782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     76904082                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1781509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     57640528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1516263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     15965782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76904082                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1781509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     57640528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1516263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     15965782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76904082                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.101934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172196                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.197412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.100906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.197412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.100906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170672                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41430.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38555.537124                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38878.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40937.902564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39097.143874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41430.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38555.537124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38878.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40937.902564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39097.143874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41430.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38555.537124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38878.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40937.902564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39097.143874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               516.672719                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630836                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1929924.539499                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    44.672719                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.071591                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.828001                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1622109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1622109                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1622109                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1622109                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1622109                       # number of overall hits
system.cpu0.icache.overall_hits::total        1622109                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2901911                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2901911                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2901911                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2901911                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2901911                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2901911                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1622171                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1622171                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1622171                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1622171                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1622171                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1622171                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46805.016129                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46805.016129                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46805.016129                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46805.016129                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46805.016129                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46805.016129                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2349507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2349507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2349507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2349507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2349507                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2349507                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49989.510638                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49989.510638                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49989.510638                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49989.510638                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49989.510638                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49989.510638                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7573                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581047                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7829                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21021.975604                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.499988                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.500012                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086307                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086307                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701538                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701538                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2372                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2372                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787845                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787845                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787845                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14460                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          241                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14701                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14701                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14701                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14701                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    396770830                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    396770830                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9701700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9701700                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    406472530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    406472530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    406472530                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    406472530                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100767                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100767                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802546                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000343                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000343                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008156                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27439.199862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27439.199862                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40256.016598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40256.016598                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27649.311611                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27649.311611                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27649.311611                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27649.311611                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2285                       # number of writebacks
system.cpu0.dcache.writebacks::total             2285                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6950                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7128                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7128                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7128                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7128                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7510                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7573                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    123409925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    123409925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1721107                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1721107                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125131032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125131032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125131032                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125131032                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006823                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006823                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004201                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004201                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004201                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004201                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16432.746338                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16432.746338                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27319.158730                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27319.158730                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16523.310709                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16523.310709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16523.310709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16523.310709                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.676032                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002950503                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1974312.013780                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.676032                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057173                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807173                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634934                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634934                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634934                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634934                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634934                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2406033                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2406033                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2406033                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2406033                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2406033                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2406033                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1634981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1634981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1634981                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1634981                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1634981                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1634981                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51192.191489                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51192.191489                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51192.191489                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51192.191489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51192.191489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51192.191489                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2022233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2022233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2022233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2022233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2022233                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2022233                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50555.825000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50555.825000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50555.825000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50555.825000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50555.825000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50555.825000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3865                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148128118                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4121                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35944.702257                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.870463                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.129537                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.854963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.145037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1096718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1096718                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       718544                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        718544                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1872                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1872                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1763                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1763                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1815262                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1815262                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1815262                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1815262                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7509                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7509                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7674                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7674                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7674                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7674                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    183970205                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    183970205                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6036244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6036244                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    190006449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    190006449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    190006449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    190006449                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1104227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1104227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1763                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1763                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1822936                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1822936                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1822936                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1822936                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006800                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006800                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004210                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004210                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004210                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004210                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24499.960714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24499.960714                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36583.296970                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36583.296970                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24759.766615                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24759.766615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24759.766615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24759.766615                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1065                       # number of writebacks
system.cpu1.dcache.writebacks::total             1065                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3683                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          126                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3809                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3809                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3826                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3865                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3865                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     52243032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     52243032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1062986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1062986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     53306018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     53306018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     53306018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     53306018                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002120                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002120                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13654.739153                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13654.739153                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27256.051282                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27256.051282                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13791.983959                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13791.983959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13791.983959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13791.983959                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
