# Project-about-me
這是關於我的作品紀錄  
1. 數位電路與系統  
   I.   Lab  : 編寫簡易IP，了解如何建構簡單模組。  
   &nbsp;&nbsp;&nbsp;Fundamental IP: FIFO、Pattern、FPGA LP Filter、Simplified AXI Interface、Synchronizer  
   II.  Homework : 設計不同功能的小型模組，像是應用在 NN的稀疏矩陣計算 與 矩陣乘法和Convolution的共用設施，也有包括簡易CPU、GCD Compression的實作。  
   &nbsp;&nbsp;&nbsp;HW1:Simple Data Transfer                                     (Rank 108/100+)   
   &nbsp;&nbsp;&nbsp;HW2:GCD Compression                                          (Rank 4/100+)   
   &nbsp;&nbsp;&nbsp;HW3:Sparse Matrix Calculator                                 (Rank 4/100+)   
   &nbsp;&nbsp;&nbsp;HW4:MAC Array for Matrix Multiplication and Convolution      (Rank 3/100+)  
   &nbsp;&nbsp;&nbsp;HW5:Simple CPU                                               (Rank 2/100+)   
   III. Final Exam : 檢驗課堂學習知識，包括時序分析(計算Delay)、Memory設計架構、一般電路設計知識與決策      (Rank 3/100+)  
   IV. Final Project :  
   &nbsp;&nbsp;&nbsp;Transformer-based AI Accelerator                                                 (Rank 2/100+)  
   Appendix: evidence  
   https://docs.google.com/spreadsheets/d/1D3_VIw3Jxb4zCFT6ApGWfCseyISJ3R1NXtFIOQhkwIo/edit?gid=1993285881#gid=1993285881  
   (Involve rank and performance, dcs042)  
    
3. 進階可程式化邏輯系統設計與應用  
   I.   Course  
   &nbsp;&nbsp;&nbsp;介紹FPGA結構(FPGA unit、Array) 和 利用FPGA unit建構出一般電路(DFF和Combinational Circuit等)  
   &nbsp;&nbsp;&nbsp;了解 FPGA測試 與 ASIC下線過程      
   II.  Lab  
   &nbsp;&nbsp;&nbsp;FPGA 與開發版的ARM Processor協作  
   &nbsp;&nbsp;&nbsp;DDR3/RAM/ROM Control (via Avalon Protocol)  
   III. Final Project :  
   &nbsp;&nbsp;&nbsp;Real-time superimposed video  

5. 人工智慧導論  
   Competition Homework:  
   &nbsp;&nbsp;&nbsp;HW3: Sentiment analysis                                      Rank 14/100  
   &nbsp;&nbsp;&nbsp;HW4: Object detection                                        (In progress)  
   &nbsp;&nbsp;&nbsp;HW5: GNN Model                                               (In progress)   
   Appendix: evidence  
