#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Jan 15 14:10:11 2025
# Process ID: 28132
# Current directory: C:/Users/Samuel/risc_artydebug
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17280 C:\Users\Samuel\risc_artydebug\risc_arty.xpr
# Log file: C:/Users/Samuel/risc_artydebug/vivado.log
# Journal file: C:/Users/Samuel/risc_artydebug\vivado.jou
# Running On        :DESKTOP-OGK78OO
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :3700 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :68635 MB
# Swap memory       :4294 MB
# Total Virtual     :72930 MB
# Available Virtual :53304 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Samuel/risc_artydebug/risc_arty.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xinlix/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Samuel/risc_arty' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'imem_bram_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xinlix/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1719.777 ; gain = 473.320
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:10:46 2025] Launched imem_bram_synth_1, synth_1...
Run output will be captured here:
imem_bram_synth_1: C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/runme.log
synth_1: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 14:10:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.895 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
close_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Device 21-9227] Part: xc7s25csga324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2292.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2360.812 ; gain = 2.957
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2868.992 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2868.992 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 2874.527 ; gain = 5.535
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.527 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2882.527 ; gain = 8.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 2882.527 ; gain = 13.535
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 2882.527 ; gain = 13.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2882.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2993.195 ; gain = 1123.062
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7s25_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:34:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s25_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
boot_hw_device  [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7s25_0 ]]
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:41:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
synth_design -top top -part xc7s25csga324-1 -lint 
Command: synth_design -top top -part xc7s25csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15476
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3276.133 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'riscvpipeline_struct_neg' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:232]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:4' bound to instance 'c' of component 'controller' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:284]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:20]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd:20]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:45]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:20]
INFO: [Synth 8-638] synthesizing module 'datapath_struct_write_on_neg_edge' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:449]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:749]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'pcreg' of component 'enflopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:750]
INFO: [Synth 8-638] synthesizing module 'enflopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enflopr' (5#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:5' bound to instance 'pcadd4' of component 'adder' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:759]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:10]
INFO: [Synth 8-3491] module 'wallFtoD' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:5' bound to instance 'FtoD' of component 'wallFtoD' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:762]
INFO: [Synth 8-638] synthesizing module 'wallFtoD' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'Instr_reg' of component 'enflopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'PC_reg' of component 'enflopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:30]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'PCPlus4_reg' of component 'enflopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wallFtoD' (7#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:18]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd:5' bound to instance 'rf' of component 'regfile' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:771]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd:16]
INFO: [Synth 8-3491] module 'extend' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/extend.vhd:4' bound to instance 'ext' of component 'extend' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:775]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/extend.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'extend' (9#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/extend.vhd:10]
INFO: [Synth 8-3491] module 'wallDtoE' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:5' bound to instance 'DtoE' of component 'wallDtoE' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:778]
INFO: [Synth 8-638] synthesizing module 'wallDtoE' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:49]
	Parameter width bound to: 191 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'reg' of component 'enflopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:62]
INFO: [Synth 8-638] synthesizing module 'enflopr__parameterized2' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
	Parameter width bound to: 191 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enflopr__parameterized2' (9#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'wallDtoE' (10#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:49]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:4' bound to instance 'forwardamux' of component 'mux3' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:797]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3' (11#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:4' bound to instance 'forwardbmux' of component 'mux3' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:798]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:799]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:5' bound to instance 'mainalu' of component 'alu' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:800]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:4' bound to instance 'pctargetmux' of component 'mux3' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:801]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:5' bound to instance 'pcaddbranch' of component 'adder' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:802]
INFO: [Synth 8-3491] module 'branchunit' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd:4' bound to instance 'bu' of component 'branchunit' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:805]
INFO: [Synth 8-638] synthesizing module 'branchunit' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'branchunit' (13#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd:11]
INFO: [Synth 8-3491] module 'wallEtoM' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:5' bound to instance 'EtoM' of component 'wallEtoM' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:808]
INFO: [Synth 8-638] synthesizing module 'wallEtoM' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:34]
	Parameter width bound to: 140 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:4' bound to instance 'reg' of component 'flopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:45]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
	Parameter width bound to: 140 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (14#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'wallEtoM' (15#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:34]
INFO: [Synth 8-3491] module 'wallMtoW' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:5' bound to instance 'MtoW' of component 'wallMtoW' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:822]
INFO: [Synth 8-638] synthesizing module 'wallMtoW' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:32]
	Parameter width bound to: 139 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:4' bound to instance 'reg' of component 'flopr' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:43]
INFO: [Synth 8-638] synthesizing module 'flopr__parameterized1' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
	Parameter width bound to: 139 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr__parameterized1' (15#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'wallMtoW' (16#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:32]
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:4' bound to instance 'datasignext' of component 'signext' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:833]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:11]
WARNING: [Synth 8-614] signal 'SignExtEn' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'signext' (17#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:4' bound to instance 'resultmux' of component 'mux4' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:834]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:14]
	Parameter width bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'd3' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux4' (18#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:14]
INFO: [Synth 8-3491] module 'hazardunit' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd:4' bound to instance 'hu' of component 'hazardunit' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:837]
INFO: [Synth 8-638] synthesizing module 'hazardunit' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hazardunit' (19#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'datapath_struct_write_on_neg_edge' (20#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:449]
WARNING: [Synth 8-3848] Net debug_reg in module/entity riscvpipeline_struct_neg does not have driver. [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'riscvpipeline_struct_neg' (21#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:232]
INFO: [Synth 8-638] synthesizing module 'vga_debug' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/new/vga_debug.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Pixel_On_Text' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/new/Pixel_On_Text.vhd:49]
	Parameter textLength bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Font_Rom' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/new/Font_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom' (22#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/new/Font_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Pixel_On_Text' (23#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/new/Pixel_On_Text.vhd:49]
WARNING: [Synth 8-614] signal 'pixel1' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/new/vga_debug.vhd:128]
WARNING: [Synth 8-614] signal 'pixel2' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/new/vga_debug.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'vga_debug' (24#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/new/vga_debug.vhd:23]
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:8' bound to instance 'imem1' of component 'imem' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:20]
INFO: [Synth 8-3491] module 'imem_bram' declared at 'C:/Users/Samuel/risc_artydebug/.Xil/Vivado-28132-DESKTOP-OGK78OO/realtime/imem_bram_stub.vhdl:6' bound to instance 'U_IMEM_BRAM' of component 'imem_bram' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:43]
INFO: [Synth 8-638] synthesizing module 'imem_bram' [C:/Users/Samuel/risc_artydebug/.Xil/Vivado-28132-DESKTOP-OGK78OO/realtime/imem_bram_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'imem' (25#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:20]
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:6' bound to instance 'dmem1' of component 'dmem' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/top.vhd:187]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:16]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'dmem' (26#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (27#1) [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/top.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Jan 15 14:43:12 2025
| Host         : DESKTOP-OGK78OO running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 1            | 0        |
| ASSIGN-6  | WARNING  | 3            | 0        |
| ASSIGN-9  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 4            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'charPosition' are not read. First unread bit index is 5. 
RTL Name 'charPosition', Hierarchy 'Pixel_On_Text', File 'Pixel_On_Text.vhd', Line 57.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'a' are not read. First unread bit index is 8. 
RTL Name 'a', Hierarchy 'dmem', File 'dmem.vhd', Line 11.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rsta_busy_s' was assigned but not read. 
RTL Name 'rsta_busy_s', Hierarchy 'imem', File 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd', Line 36.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'InstrD' are not read. First unread bit index is 7. 
RTL Name 'InstrD', Hierarchy 'riscvpipeline_struct_neg', File 'riscvpipeline.vhd', Line 272.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'debug_reg' are not set. First unset bit index is 0. 
RTL Name 'debug_reg', Hierarchy 'riscvpipeline_struct_neg', File 'riscvpipeline.vhd', Line 157.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'debug_reg' are not set. First unset bit index is 0. 
RTL Name 'debug_reg', Hierarchy 'top', File 'top.vhd', Line 48.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Instr' are not read. First unread bit index is 0. 
RTL Name 'Instr', Hierarchy 'vga_debug', File 'vga_debug.vhd', Line 17.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PC' are not read. First unread bit index is 0. 
RTL Name 'PC', Hierarchy 'vga_debug', File 'vga_debug.vhd', Line 16.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'debug_reg' are not read. First unread bit index is 0. 
RTL Name 'debug_reg', Hierarchy 'vga_debug', File 'vga_debug.vhd', Line 19.
INFO: [Synth 37-85] Total of 9 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 12
[Wed Jan 15 14:43:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 12
[Wed Jan 15 14:44:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:45:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:50:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 14:50:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:54:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 14:54:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 14:58:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 14:58:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:03:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:03:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:07:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:07:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:09:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:09:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:15:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:15:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6281.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:27:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:27:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:29:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:29:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:45:30 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:45:30 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\Pixel_On_Text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\new\commonPak.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\riscvpipeline.vhd:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6281.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
open_project C:/Users/Samuel/risc_artydebug/risc_arty.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xinlix/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/instructions.coe' provided. It will be converted relative to IP Instance files '../../../../risc_arty.srcs/sources_1/instructions.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/instructions.coe' provided. It will be converted relative to IP Instance files '../../../../risc_arty.srcs/sources_1/instructions.coe'
set_property CONFIG.Coe_File {c:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/instructions.coe} [get_ips imem_bram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/instructions.coe' provided. It will be converted relative to IP Instance files '../../instructions.coe'
generate_target all [get_files  C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/ip/imem_bram/imem_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'imem_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_bram'...
catch { config_ip_cache -export [get_ips -all imem_bram] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: imem_bram
export_ip_user_files -of_objects [get_files C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/ip/imem_bram/imem_bram.xci] -no_script -sync -force -quiet
reset_run imem_bram_synth_1
launch_runs imem_bram_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: imem_bram
[Wed Jan 15 15:56:14 2025] Launched imem_bram_synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'imem_bram'... please wait for 'imem_bram_synth_1' run to finish...
wait_on_run imem_bram_synth_1
[Wed Jan 15 15:56:14 2025] Waiting for imem_bram_synth_1 to finish...
[Wed Jan 15 15:56:19 2025] Waiting for imem_bram_synth_1 to finish...
[Wed Jan 15 15:56:24 2025] Waiting for imem_bram_synth_1 to finish...
[Wed Jan 15 15:56:29 2025] Waiting for imem_bram_synth_1 to finish...
[Wed Jan 15 15:56:39 2025] Waiting for imem_bram_synth_1 to finish...
[Wed Jan 15 15:56:49 2025] Waiting for imem_bram_synth_1 to finish...
[Wed Jan 15 15:56:59 2025] Waiting for imem_bram_synth_1 to finish...

*** Running vivado
    with args -log imem_bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source imem_bram.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Wed Jan 15 15:56:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source imem_bram.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 675.984 ; gain = 224.367
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: imem_bram
Command: synth_design -top imem_bram -part xc7s25csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Device 21-9227] Part: xc7s25csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.578 ; gain = 446.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'imem_bram' [c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/synth/imem_bram.vhd:69]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: imem_bram.mif - type: string 
	Parameter C_INIT_FILE bound to: imem_bram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.375199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at 'c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/synth/imem_bram.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'imem_bram' (0#1) [c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/synth/imem_bram.vhd:69]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[35] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[34] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[33] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[32] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[31] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[30] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[29] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[28] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[27] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[26] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[25] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[24] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[23] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[22] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[21] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[20] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[19] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[18] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[17] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[16] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[15] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[14] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[13] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[12] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[11] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[10] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[9] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[35] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[34] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[33] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[32] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[31] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/imem_bram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/imem_bram_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_8 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT4     |     1|
|3     |RAMB18E1 |     1|
|4     |SRL16E   |     1|
|5     |FDRE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.945 ; gain = 811.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 277 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1877.945 ; gain = 811.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.945 ; gain = 811.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 56894411
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1877.945 ; gain = 1191.738
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/imem_bram.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP imem_bram, cache-ID = 25dc498cff99f1a0
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Samuel/risc_artydebug/risc_arty.runs/imem_bram_synth_1/imem_bram.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file imem_bram_utilization_synth.rpt -pb imem_bram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 15:57:00 2025...
[Wed Jan 15 15:57:04 2025] imem_bram_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 6281.238 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/ip/imem_bram/imem_bram.xci] -directory C:/Users/Samuel/risc_artydebug/risc_arty.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Samuel/risc_artydebug/risc_arty.ip_user_files -ipstatic_source_dir C:/Users/Samuel/risc_artydebug/risc_arty.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Samuel/risc_artydebug/risc_arty.cache/compile_simlib/modelsim} {questa=C:/Users/Samuel/risc_artydebug/risc_arty.cache/compile_simlib/questa} {riviera=C:/Users/Samuel/risc_artydebug/risc_arty.cache/compile_simlib/riviera} {activehdl=C:/Users/Samuel/risc_artydebug/risc_arty.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 15:57:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 15:57:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6281.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:07:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:07:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6281.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/instructions.coe' provided. It will be converted relative to IP Instance files '../../../../risc_arty.srcs/sources_1/instructions.coe'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:19:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:19:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-07:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6281.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352BB8A26A
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xinlix/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xinlix/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim/imem_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim/instructions.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
"xvhdl --incr --relax -prj top_vhdl.prj"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/imem_bram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aludec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'branchunit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'enflopr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flopr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazardunit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunitext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazardunitext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'imem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maindec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/signext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallDtoE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallEtoM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallFtoD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallMtoW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'riscvpipeline'
ERROR: [VRFC 10-2987] 'datapath' is not compiled in library 'xil_defaultlib' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:219]
ERROR: [VRFC 10-9458] unit 'struct_pos' is ignored due to previous errors [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:160]
ERROR: [VRFC 10-2987] 'datapath' is not compiled in library 'xil_defaultlib' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:291]
ERROR: [VRFC 10-9458] unit 'struct_neg' is ignored due to previous errors [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:232]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xinlix/Vivado/2024.1/tps/boost_1_72_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 6281.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 6281.238 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 6402.957 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 6402.957 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 6402.957 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6402.957 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 6408.027 ; gain = 5.070
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.605 . Memory (MB): peak = 6408.027 ; gain = 5.070
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.605 . Memory (MB): peak = 6408.027 ; gain = 5.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 6408.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6503.602 ; gain = 222.363
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim/top_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim/top_func_impl.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xinlix/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim/imem_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim/instructions.coe'
WARNING: [Vivado 12-12738] Source files contain structural simulation model file(s): 
  c:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/imem_bram_sim_netlist.vhdl
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim/top_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_13'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_14'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_15'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_16'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_17'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_18'
INFO: [VRFC 10-3107] analyzing entity 'Font_Rom_19'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_12'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_2'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_4'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_6'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_8'
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-3107] analyzing entity 'adder_20'
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [VRFC 10-3107] analyzing entity 'enflopr'
INFO: [VRFC 10-3107] analyzing entity 'enflopr_21'
INFO: [VRFC 10-3107] analyzing entity 'enflopr_22'
INFO: [VRFC 10-3107] analyzing entity 'enflopr_23'
INFO: [VRFC 10-3107] analyzing entity '\enflopr__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'flopr'
INFO: [VRFC 10-3107] analyzing entity '\flopr__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_0'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_1'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_10'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_11'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_3'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_5'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_7'
INFO: [VRFC 10-3107] analyzing entity 'Pixel_On_Text_9'
INFO: [VRFC 10-3107] analyzing entity 'wallDtoE'
INFO: [VRFC 10-3107] analyzing entity 'wallEtoM'
INFO: [VRFC 10-3107] analyzing entity 'wallFtoD'
INFO: [VRFC 10-3107] analyzing entity 'wallMtoW'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'datapath_struct_write_on_neg_edge'
INFO: [VRFC 10-3107] analyzing entity 'vga_debug'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'riscvpipeline_struct_neg'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram'
INFO: [VRFC 10-3107] analyzing entity 'imem'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_func_impl xil_defaultlib.top -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xinlix/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_func_impl xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010001110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111000001110...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.imem_bram_blk_mem_gen_prim_wrapper_init [imem_bram_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.imem_bram_blk_mem_gen_prim_width [imem_bram_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.imem_bram_blk_mem_gen_generic_cstr [imem_bram_blk_mem_gen_generic_cs...]
Compiling architecture structure of entity xil_defaultlib.imem_bram_blk_mem_gen_top [imem_bram_blk_mem_gen_top_defaul...]
Compiling architecture structure of entity xil_defaultlib.imem_bram_blk_mem_gen_v8_4_8_synth [imem_bram_blk_mem_gen_v8_4_8_syn...]
Compiling architecture structure of entity xil_defaultlib.imem_bram_blk_mem_gen_v8_4_8 [imem_bram_blk_mem_gen_v8_4_8_def...]
Compiling architecture structure of entity xil_defaultlib.imem_bram [imem_bram_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010111000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111010101110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000000111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101011111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111111000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000011101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.imem [imem_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100011101110111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001010110010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110101011100101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110110111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011101010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101001100111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111110110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101001100110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010100110101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101111111101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000001111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100111101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011011101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101000011011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001101111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111001100010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111001100111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010011000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000101110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111110011111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111010101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001101110000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111001100010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000110111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110001000000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010111100100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010100000101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101110000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110001010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001110101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture structure of entity xil_defaultlib.\enflopr__parameterized2\ [\enflopr__parameterized2_default...]
Compiling architecture structure of entity xil_defaultlib.wallDtoE [walldtoe_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000000100010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110000001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011111110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111001100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111001100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100110011000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111000111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011011100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100011101000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010000100001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000111111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100011001010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010001010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000110000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010111110101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011011101010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011011101010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100100111101001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011111010111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100100011111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101010101010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011100110011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010111010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101111101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110111010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101010101010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010111010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000110111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110111011100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101111011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110100001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000101010101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010100010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010001010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101111011110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011111010111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001000000010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100100111001001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010000100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011000010111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111010100010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110100010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010111100100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100010101010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111011101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001010101010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100100011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111100101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101100001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100010001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010001000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010100010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010111000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111010001011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010100010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010100010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101111101011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101100101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111010001011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011101000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010001110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010100010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111101000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111010111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000011010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001010110011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001110111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010111111100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000100010001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000111010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010000010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010001011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010001110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101000011011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110001001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000111010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010001000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101110101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011100000111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111011110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110100011101110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001011101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100111101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010111111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111110111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110111010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111100000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111100000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111110011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100111101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000111100000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011111000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100101011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000010001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000011111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010101000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110001011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100100011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010111000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110100010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100010011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110001010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101111011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101111011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001010110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010100100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111110111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111010001110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111010001011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000110100001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000011011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111110101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101111101011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100010111000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011110010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011111010111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000110111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101110001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101110101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010001001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101000011001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000000000001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000101010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010100000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010000111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001110110011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110001001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011000100011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011000100011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110001101100011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011111010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100111111100101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001110110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011111010111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101100111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100010111000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111010001000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111011100100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101111101011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110000011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101111011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110100011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010001010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011000000011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101111101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111110111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001100111111001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001100101111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101111111011")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101000011011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010001010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010001110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111111101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100010001000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000011011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011110100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011000010111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111111110110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101111011011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101000011010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000110010000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001101000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000111100001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100101011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001101111100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000000011111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010001010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000000011010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100010111000101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000100000...]
Compiling architecture structure of entity xil_defaultlib.flopr [flopr_default]
Compiling architecture structure of entity xil_defaultlib.wallEtoM [walletom_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111000001010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000000...]
Compiling architecture structure of entity xil_defaultlib.enflopr_21 [enflopr_21_default]
Compiling architecture structure of entity xil_defaultlib.enflopr_22 [enflopr_22_default]
Compiling architecture structure of entity xil_defaultlib.enflopr_23 [enflopr_23_default]
Compiling architecture structure of entity xil_defaultlib.wallFtoD [wallftod_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111000011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111100011111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101000110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110110...]
Compiling architecture structure of entity xil_defaultlib.\flopr__parameterized1\ [\flopr__parameterized1_default\]
Compiling architecture structure of entity xil_defaultlib.wallMtoW [wallmtow_default]
Compiling architecture structure of entity xil_defaultlib.alu [alu_default]
Compiling architecture structure of entity xil_defaultlib.adder [adder_default]
Compiling architecture structure of entity xil_defaultlib.adder_20 [adder_20_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.enflopr [enflopr_default]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_c_inverted='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010100010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001000000010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000001100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000011...]
Compiling architecture structure of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture structure of entity xil_defaultlib.datapath_struct_write_on_neg_edge [datapath_struct_write_on_neg_edg...]
Compiling architecture structure of entity xil_defaultlib.riscvpipeline_struct_neg [riscvpipeline_struct_neg_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000011001100111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110111010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111111111111111...]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text [pixel_on_text_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111100001111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000011101111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101011110000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_19 [font_rom_19_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_0 [pixel_on_text_0_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111101111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_18 [font_rom_18_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_1 [pixel_on_text_1_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110010000100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011010011001011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011010010110101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101011111010111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_2 [pixel_on_text_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110010010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111100001111001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_17 [font_rom_17_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_3 [pixel_on_text_3_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_4 [pixel_on_text_4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011000010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001101100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000101101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010001100010010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110100000000001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000011110000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_16 [font_rom_16_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_5 [pixel_on_text_5_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_6 [pixel_on_text_6_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000000000000000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_15 [font_rom_15_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_7 [pixel_on_text_7_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_8 [pixel_on_text_8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_14 [font_rom_14_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_9 [pixel_on_text_9_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111000111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001010000010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000001001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom_13 [font_rom_13_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001110...]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_10 [pixel_on_text_10_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011110000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001111000011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010000000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101101011111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101100101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101001010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000000010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001011010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000001010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000100110100111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001010111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101111111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111110000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010101010011...]
Compiling architecture structure of entity xil_defaultlib.Font_Rom [font_rom_default]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_11 [pixel_on_text_11_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.Pixel_On_Text_12 [pixel_on_text_12_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001010101010000...]
Compiling architecture structure of entity xil_defaultlib.vga_debug [vga_debug_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot top_func_impl
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:02:01 . Memory (MB): peak = 6585.172 ; gain = 49.281
INFO: [USF-XSim-69] 'elaborate' step finished in '122' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Samuel/risc_artydebug/risc_arty.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_func_impl -key {Post-Implementation:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6597.527 ; gain = 12.355
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:02:23 . Memory (MB): peak = 6597.527 ; gain = 316.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Samuel/risc_artydebug/risc_arty.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:35:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:35:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:36:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:36:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:38:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:38:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:41:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:41:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:43:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:43:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
[Wed Jan 15 16:44:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
[Wed Jan 15 16:44:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:45:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:45:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\new\vga_debug.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samuel\risc_artydebug\risc_arty.srcs\sources_1\imports\rtl\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 15 16:46:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/synth_1/runme.log
[Wed Jan 15 16:46:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_artydebug/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 16:59:16 2025...
