FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Yang, Z
   Sun, QS
AF Yang, Zhao
   Sun, Qingshuang
TI Energy-efficient Personalized Federated Search with Graph for Edge
   Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Personalized FL; federated search; energy-efficient; graph-based
   aggregation
AB Federated Learning (FL) is a popular method for privacy-preserving machine learning on edge devices. However, the heterogeneity of edge devices, including differences in system architecture, data, and co-running applications, can significantly impact the energy efficiency of FL. To address these issues, we propose an energy-efficient personalized federated search framework. This framework has three key components. Firstly, we search for partial models with high inference efficiency to reduce training energy consumption and the occurrence of stragglers in each round. Secondly, we build lightweight search controllers that control the model sampling and respond to runtime variances, mitigating new straggler issues caused by co-running applications. Finally, we design an adaptive search update strategy based on graph aggregation to improve personalized training convergence. Our framework reduces the energy consumption of the training process by lowering the training overhead of each round and speeding up the training convergence rate. Experimental results show that our approach achieves up to 5.02% accuracy and 3.45x energy efficiency improvements.
C1 [Yang, Zhao] Changan Univ, Coll Future Transportat, Middle part,Second Ring South Rd, Xian 710064, Shaanxi, Peoples R China.
   [Yang, Zhao] Northwestern Polytech Univ, Sch Comp Sci, 1 Dongxiang Rd, Xian 710129, Shaanxi, Peoples R China.
   [Sun, Qingshuang] Vrije Univ Brussel, Fac Sci & Bioengn Sci, Bd Plaine 2, B-1050 Brussels, Belgium.
C3 Chang'an University; Northwestern Polytechnical University; Vrije
   Universiteit Brussel
RP Sun, QS (corresponding author), Vrije Univ Brussel, Fac Sci & Bioengn Sci, Bd Plaine 2, B-1050 Brussels, Belgium.
EM yz70528@mail.nwpu.edu.cn; qingshuang.sun@vub.be
CR Cai Han, 2019, INT C LEARN REPR
   Caldas S., 2018, arXiv
   Chen Y, 2020, IEEE T NEUR NET LEAR, V31, P4229, DOI 10.1109/TNNLS.2019.2953131
   Deng YY, 2020, Arxiv, DOI arXiv:2003.13461
   Duan MM, 2021, IEEE INT SYMP PARAL, P228, DOI 10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00042
   He C, 2020, ARXIV200408546
   Jiang Y., 2021, IEEE Transactions on Neural Networks and Learning Systems
   Kairouz P, 2021, FOUND TRENDS MACH LE, V14, P1, DOI 10.1561/2200000083
   Kipf T.N., 2017, INT C LEARNING REPRE, DOI DOI 10.48550/ARXIV.1609.02907
   Li DL, 2019, Arxiv, DOI arXiv:1910.03581
   Li Qinbin, 2023, IEEE Transactions on Knowledge and Data Engineering, P3347, DOI 10.1109/TKDE.2021.3124599
   Li T, 2020, IEEE SIGNAL PROC MAG, V37, P50, DOI 10.1109/MSP.2020.2975749
   Liang P. P., 2020, NEURIPS
   Luo J., 2021, C INF KNOWL MAN CIKM
   Ma Xiaosong, 2022, P IEEECVF C COMPUTER, P10092
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Monsoon, High voltage power monitor
   Nishio T, 2019, IEEE ICC
   Pham H, 2018, PR MACH LEARN RES, V80
   Seo E, 2022, IEEE INTERNET THINGS, V9, P25506, DOI 10.1109/JIOT.2022.3197317
   Shingari D, 2018, INT SYM PERFORM ANAL, P64, DOI 10.1109/ISPASS.2018.00015
   Singh I, 2020, Arxiv, DOI arXiv:2006.10559
   Smith V, 2017, ADV NEUR IN, V30
   Wang ZX, 2022, IEEE ACCESS, V10, P98649, DOI 10.1109/ACCESS.2022.3206785
   Wen D., 2021, arXiv
   Xu ZR, 2021, DES AUT CON, P997, DOI 10.1109/DAC18074.2021.9586241
   Yang ZX, 2020, Arxiv, DOI arXiv:2007.10560
   Yu SX, 2024, Arxiv, DOI arXiv:2211.05716
   Yuan JL, 2022, Arxiv, DOI arXiv:2002.06352
   Zhang CH, 2022, IEEE INTERNET THINGS, V9, P17309, DOI 10.1109/JIOT.2022.3154605
   Zhang J., 2023, 20 USENIX S NETW SYS
   Zhang J, 2022, IEEE T COMPUT, V71, P1655, DOI 10.1109/TC.2021.3099723
   Zhang X, 2022, INT C MACHINE LEARNI, P26293
   Zhu HY, 2020, Arxiv, DOI arXiv:2003.02793
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 35
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 99
DI 10.1145/3609435
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300002
DA 2024-07-18
ER

PT J
AU Chen, HL
   Koushanfar, F
AF Chen, Huili
   Koushanfar, Farinaz
TI Tutorial: Toward Robust Deep Learning against Poisoning Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural networks; federated learning; robustness; poisoning attacks
AB Deep Learning (DL) has been increasingly deployed in various real-world applications due to its unprecedented performance and automated capability of learning hidden representations. While DL can achieve high task performance, the training process of a DL model is both time- and resource-consuming. Therefore, current supply chains of the DL models assume the customers obtain pre-trained Deep Neural Networks (DNNs) from the third-party providers that have sufficient computing power. In the centralized setting, the model designer trains the DL model using the local dataset. However, the collected training data may contain erroneous or poisoned data points. The model designer might craft malicious training samples and inject a backdoor in the DL model distributed to the users. As a result, the user's model will malfunction. In the federated learning setting, the cloud server aggregates local models trained on individual local datasets and updates the global model. In this scenario, the local client could poison the local training set and/or arbitrarily manipulate the local update. If the cloud server incorporates the malicious local gradients in model aggregation, the resulting global model will have degraded performance or backdoor behaviors. In this article, we present a comprehensive overview of contemporary data poisoning and model poisoning attacks against DL models in both centralized and federated learning scenarios. In addition, we review existing detection and defense techniques against various poisoning attacks.
C1 [Chen, Huili; Koushanfar, Farinaz] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Chen, HL (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM huc044@ucsd.edu; farinaz@ucsd.edu
OI Koushanfar, Farinaz/0000-0003-0798-3794; Chen, Huili/0000-0001-5828-2942
FU NSF-CNS [2016737]; NSF TILOS AI Institute [2112665]; Intel PrivateAI
   Collaborative Research Institute; ARO MURI [W911NF-20-S-0009]
FX This work was supported by grants NSF-CNS under Award No. 2016737, NSF
   TILOS AI Institute under Award No. 2112665, Intel PrivateAI
   Collaborative Research Institute, and ARO MURI Grant No.
   W911NF-20-S-0009.
CR Al Mallah R, 2022, Arxiv, DOI arXiv:2101.10904
   Alfeld S, 2016, AAAI CONF ARTIF INTE, P1452
   Amazon, 2022, Amazon Mechanical Turk
   Bagdasaryan E, 2020, PR MACH LEARN RES, V108, P2938
   Blanchard P, 2017, ADV NEUR IN, V30
   Bonawitz K., 2019, ARXIV190201046, V1, P374
   Breier J, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2204, DOI 10.1145/3243734.3278519
   Cao XY, 2022, Arxiv, DOI arXiv:2012.13995
   Chen BY, 2018, Arxiv, DOI arXiv:1811.03728
   Chen HL, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P7698, DOI 10.1109/ICCV48922.2021.00762
   Chen HL, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P4658
   Chen XY, 2017, Arxiv, DOI arXiv:1712.05526
   Cheng SY, 2021, AAAI CONF ARTIF INTE, V35, P1148
   Cheng Y., 2019, Synth. Lectures Artif. Intell. Mach. Learn., V13, P1, DOI 10.2200/S00960ED2V01Y201910AIM043
   Demirel I., 2022, arXiv
   Deng L, 2013, FOUND TRENDS SIGNAL, V7, pI, DOI 10.1561/2000000039
   Dumont Mathieu, 2021, 2021 IEEE 7th World Forum on Internet of Things (WF-IoT), P616, DOI 10.1109/WF-IoT51360.2021.9595075
   Fang MH, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1623
   Fung C, 2020, Arxiv, DOI [arXiv:1808.04866, DOI 10.48550/ARXIV.1808.04866]
   Gao YS, 2019, 35TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSA), P113, DOI 10.1145/3359789.3359790
   Gu TY, 2019, Arxiv, DOI arXiv:1708.06733
   Guerraoui Rachid, 2018, PR MACH LEARN RES, P3521
   Hong S, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P497
   ilmoi, 2022, POIS ATT MACH LEARN
   Javaheripi M, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415671
   Kwon H, 2018, SYMMETRY-BASEL, V10, DOI 10.3390/sym10120738
   Li B, 2016, ADV NEUR IN, V29
   Li T, 2020, IEEE SIGNAL PROC MAG, V37, P50, DOI 10.1109/MSP.2020.2975749
   Liu YN, 2017, ICCAD-IEEE ACM INT, P131, DOI 10.1109/ICCAD.2017.8203770
   Liu YQ, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1265, DOI 10.1145/3319535.3363216
   Liu YQ, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23291
   Microsoft, 2022, MICR AZ CLOUD COMP S
   Model Zoo, 2022, ABOUT US
   Najafabadi MM, 2015, Journal of big data, V2, P1, DOI [10.1186/s40537-014-0007-7, DOI 10.1186/S40537-014-0007-7]
   Nguyen Thien Duc, 2021, CRYPTOLOGY EPRINT AR
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   Rakin Adnan Siraj, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P13195, DOI 10.1109/CVPR42600.2020.01321
   Rakin AS, 2018, Arxiv, DOI arXiv:1811.09310
   Rakin AS, 2019, IEEE I CONF COMP VIS, P1211, DOI 10.1109/ICCV.2019.00130
   Rieger Phillip, 2022, arXiv
   Rodriguez Joaquin, 2019, 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). Proceedings, P41, DOI 10.1109/FDTC.2019.00014
   Shafahi A, 2018, ADV NEUR IN, V31
   Shejwalkar V, 2021, 28TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2021), DOI 10.14722/ndss.2021.24498
   Wang BL, 2019, P IEEE S SECUR PRIV, P707, DOI 10.1109/SP.2019.00031
   Wang H., 2020, ADV NEURAL INFORM PR, V33, P16070
   Wang Yizhen, 2018, arXiv
   Wu A, 2019, IEEE INT CON MULTI, P514, DOI 10.1109/ICME.2019.00095
   Xie C., 2019, INT C LEARNING REPRE, P1
   Yang CF, 2017, Arxiv, DOI arXiv:1703.01340
   Yin D, 2018, PR MACH LEARN RES, V80
NR 50
TC 6
Z9 6
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 42
DI 10.1145/3574159
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400003
OA Bronze
DA 2024-07-18
ER

PT J
AU Paissan, F
   Ancilotto, A
   Farella, E
AF Paissan, Francesco
   Ancilotto, Alberto
   Farella, Elisabetta
TI PhiNets: A Scalable Backbone for Low-power AI at the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multi-object tracking; neural networks; edge AI; Tiny ML
AB In the Internet of Things era, where we see many interconnected and heterogeneous mobile and fixed smart devices, distributing the intelligence from the cloud to the edge has become a necessity. Due to limited computational and communication capabilities, low memory and limited energy budget, bringing artificial intelligence algorithms to peripheral devices, such as end-nodes of a sensor network, is a challenging task and requires the design of innovative solutions. In this work, we present PhiNets, a new scalable backbone optimized for deep-learning-based image processing on resource-constrained platforms. PhiNets are based on inverted residual blocks specifically designed to decouple the computational cost, working memory, and parameter memory, thus exploiting all available resources for a given platform. With a YoloV2 detection head and Simple Online and Realtime Tracking (SORT), the proposed architecture achieves state-of-the-art results in (i) detection on the COCO and VOC2012 benchmarks, and (ii) tracking on the MOT15 benchmark. PhiNets obtain a reduction in parameter count of around 90% with respect to previous state-of-the-art models (EfficientNetv1, MobileNetv2) and achieve better performance with lower computational cost. Moreover, we demonstrate our approach on a prototype node based on an STM32H743 microcontroller (MCU) with 2 MB of internal Flash and 1MB of RAM and achieve power requirements in the order of 10 mW. The code for the PhiNets is publicly available on GitHub.(1)
C1 [Paissan, Francesco; Ancilotto, Alberto; Farella, Elisabetta] FBK, E3DA Unit, Digital Soc Ctr, Via Sommar 18, I-38123 Povo, Trento, Italy.
C3 Fondazione Bruno Kessler
RP Paissan, F (corresponding author), FBK, E3DA Unit, Digital Soc Ctr, Via Sommar 18, I-38123 Povo, Trento, Italy.
EM fpaissan@fbk.eu; aancilotto@fbk.eu; efarella@fbk.eu
RI Farella, Elisabetta/H-1937-2012
OI Farella, Elisabetta/0000-0001-9047-9868
FU European Union [957337]
FX This work has been supported by the European Union's Horizon 2020
   research and innovation program under grant agreement no. 957337 (MARVEL
   project). This paper reflects only the authors' views and the European
   Commission cannot be held responsible for any use which may be made of
   the information contained therein.
CR Arm Ltd, CORT M
   Bewley A, 2016, IEEE IMAGE PROC, P3464, DOI 10.1109/ICIP.2016.7533003
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Bulat A, 2019, Arxiv, DOI arXiv:1909.13863
   Cai H, 2021, Arxiv, DOI arXiv:2007.11622
   Cai H, 2020, Arxiv, DOI arXiv:1908.09791
   Cerutti G, 2019, INTERSPEECH, P3609, DOI 10.21437/Interspeech.2019-2394
   Dai Xiaoliang., 2018, arXiv
   Duan KW, 2019, IEEE I CONF COMP VIS, P6568, DOI 10.1109/ICCV.2019.00667
   Flamand E, 2018, IEEE INT CONF ASAP, P69
   FriendlyARM, NANOPI NEO LTS
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Garofalo A, 2020, PHILOS T R SOC A, V378, DOI 10.1098/rsta.2019.0155
   Hao C, 2021, IEEE DES TEST, V38, P7, DOI 10.1109/MDAT.2021.3069952
   Hassantabar S, 2022, Arxiv, DOI arXiv:2010.05429
   Hassantabar S, 2021, Arxiv, DOI arXiv:1904.09090
   He KM, 2017, IEEE I CONF COMP VIS, P2980, DOI [10.1109/ICCV.2017.322, 10.1109/TPAMI.2018.2844175]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   John A, 2021, Arxiv, DOI arXiv:2105.00528
   Lai LZ, 2018, Arxiv, DOI arXiv:1801.06601
   Leal-Taixe L., 2015, MOTChallenge 2015: Towards a Benchmark for Multi-Target Tracking
   Lin J, 2020, Arxiv, DOI arXiv:2007.10319
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Paissan F, 2019, 2019 IEEE 8TH INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), P91, DOI [10.1109/IWASI.2019.8791337, 10.1109/iwasi.2019.8791337]
   Paissan Francesco, 2021, arXiv
   Raspberry Pi Foundation, RASPBERRY PI HARDWAR
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Ren SQ, 2016, Arxiv, DOI [arXiv:1506.01497, DOI 10.1109/TPAMI.2016.2577031]
   Romaszkan W, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3371157
   Rusci M, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P314, DOI 10.1145/3203217.3204463
   Sakr F, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20092638
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Tan M., 2021, arXiv, DOI DOI 10.48550/ARXIV.2104.00298
   Tan MX, 2019, PR MACH LEARN RES, V97
   Venkatesh G, 2021, Arxiv, DOI arXiv:2102.11531
   Wang XF, 2020, IEEE COMMUN SURV TUT, V22, P869, DOI 10.1109/COMST.2020.2970550
   Williams C.K.I., PASCAL VISUAL OBJECT
   Wojke N, 2017, IEEE IMAGE PROC, P3645, DOI 10.1109/ICIP.2017.8296962
   Xu DL, 2020, Arxiv, DOI arXiv:2003.12172
   Zhang Y., 2020, arXiv
   Zhou AY, 2021, Arxiv, DOI arXiv:2103.05267
NR 43
TC 3
Z9 3
U1 4
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 53
DI 10.1145/3510832
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200006
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Bohrer, B
   Platzer, A
AF Bohrer, Brandon
   Platzer, Andre
TI Structured Proofs for Adversarial Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical systems; hybrid games; formal proof; structured proofs
ID LOGIC
AB Many cyber-physical systems (CPS) are safety-critical, so it is important to formally verify them, e.g. in formal logics that showamodel's correctness specification always holds. Constructive Differential Game Logic (CdGL) is such a logic for (constructive) hybrid games, including hybrid systems. To overcome undecidability, the user first writes a proof, for which we present a proof-checking tool.
   We introduce Kaisar, the first language and tool for CdGL proofs, which until now could only be written by hand with a low-level proof calculus. Kaisar's structured proofs simplify challenging CPS proof tasks, especially by using programming language principles and high-level stateful reasoning. Kaisar exploits CdGL's constructivity and refinement relations to build proofs around models of game strategies. The evaluation reproduces and extends existing case studies on 1D and 2D driving. Proof metrics are compared and reported experiences are discussed for the original studies and their reproductions.
C1 [Bohrer, Brandon] Worcester Polytech Inst, Worcester, MA 01609 USA.
   [Bohrer, Brandon; Platzer, Andre] Carnegie Mellon Univ, Comp Sci Dept, Pittsburgh, PA 15213 USA.
C3 Worcester Polytechnic Institute; Carnegie Mellon University
RP Bohrer, B (corresponding author), Worcester Polytech Inst, Worcester, MA 01609 USA.; Bohrer, B (corresponding author), Carnegie Mellon Univ, Comp Sci Dept, Pittsburgh, PA 15213 USA.
EM bbohrer@cs.cmu.edu; aplatzer@cs.cmu.edu
RI Platzer, André/J-2507-2014
OI Platzer, André/0000-0001-7238-5710
FU Alexander von Humboldt Foundation; NDSEG Fellowship; Siebel Scholarship;
   AFOSR [FA9550-16-1-0288]
FX This research was funded by the Alexander von Humboldt Foundation, the
   NDSEG Fellowship, the Siebel Scholarship, and by the AFOSR under grant
   number FA9550-16-1-0288.
CR Apt K., 2010, VERIFICATION SEQUENT
   Armstrong Alasdair, 2014, ARCH FORMAL PROOFS 2, V2014
   Bohrer B, 2019, IEEE ROBOT AUTOM LET, V4, P2910, DOI 10.1109/LRA.2019.2923099
   Bohrer B, 2018, ACM SIGPLAN NOTICES, V53, P617, DOI [10.1145/3192366.3192406, 10.1145/3296979.3192406]
   Bohrer Brandon, 2020, FSCD LIPICS, V167, DOI DOI 10.4230/LIPICS.FSCD.2020.14
   Bohrer Brandon, THESIS C MELLON U
   Bohrer R, 2020, LECT NOTES COMPUT SC, V12166, P454, DOI 10.1007/978-3-030-51074-9_26
   Chan Matthew, 2016, COQPL
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Delahaye D, 2000, LECT NOTES ARTIF INT, V1955, P85, DOI 10.1007/3-540-44404-1_7
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Fulton N, 2017, LECT NOTES COMPUT SC, V10499, P207, DOI 10.1007/978-3-319-66107-0_14
   Fulton N, 2015, LECT NOTES ARTIF INT, V9195, P527, DOI 10.1007/978-3-319-21401-6_36
   Goranko V., 2003, Studia Logica, V75, P221, DOI 10.1023/A:1027311011342
   Grabowski A, 2010, J FORMALIZ REASON, V3, P153
   Grebing S, 2019, THESIS KARLSRUHE I T
   Henzinger TA, 1999, LECT NOTES COMPUT SC, V1664, P320
   JONES CB, 1991, SYSTEMATIC SOFTWARE
   Lombardi Henri, 2021, THEORIES GEOMETRIQUE
   Loos Sarah M., 2016, THESIS C MELLON U
   Malecha Gregory, 2015, COQPL
   MILLER D, 1991, ANN PURE APPL LOGIC, V51, P125, DOI 10.1016/0168-0072(91)90068-W
   Mitsch S, 2017, INT J ROBOT RES, V36, P1312, DOI 10.1177/0278364917733549
   OWICKI S. S, 1975, AXIOMATIC PROOF TECH
   Platzer A., 2018, Logical Foundations of Cyber-Physical Systems, DOI DOI 10.1007/978-3-319-63588-0
   Platzer A, 2008, J AUTOM REASONING, V41, P143, DOI 10.1007/s10817-008-9103-8
   Platzer A, 2020, J ACM, V67, DOI 10.1145/3380825
   Platzer A, 2019, LECT NOTES ARTIF INT, V11716, P425, DOI 10.1007/978-3-030-29436-6_25
   Platzer A, 2017, J AUTOM REASONING, V59, P219, DOI 10.1007/s10817-016-9385-1
   Platzer A, 2015, ACM T COMPUT LOG, V17, DOI 10.1145/2817824
   Rustan K., 1998, PROCOMET
   Seto D, 1998, P AMER CONTR CONF, P3504, DOI 10.1109/ACC.1998.703255
   Sogokon A, 2021, FORM METHOD SYST DES, V58, P5, DOI 10.1007/s10703-020-00355-z
   Taly Ankur, 2010, EMSOFT 2010, P19
   Tarski Alfred, 1951, QUANTIFIER ELIMINATI
   Tomlin CJ, 2000, P IEEE, V88, P949, DOI 10.1109/5.871303
   Wenzel M., 2007, Stud. Log. Gramm. Rhetor., V10, P277
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Ziliani B, 2013, ACM SIGPLAN NOTICES, V48, P87, DOI [10.1145/2500365.2500579, 10.1145/2544174.2500579]
NR 39
TC 2
Z9 2
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 93
DI 10.1145/3477024
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600044
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Chakraborty, S
   Saha, S
   Själander, M
   Mcdonald-Maier, K
AF Chakraborty, Shounak
   Saha, Sangeet
   Sjalander, Magnus
   Mcdonald-Maier, Klaus
TI Prepare: Power-Aware Approximate Real-time Task Scheduling for
   Energy-Adaptive QoS Maximization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time scheduling; energy and thermal efficiency; multi-core systems;
   approximate computing; cache Miss; DVFS
ID DVFS; MIGRATION
AB Achieving high result-accuracy in approximate computing (AC) based real-time applications without violating power constraints of the underlying hardware is a challenging problem. Execution of such AC real-time tasks can be divided into the execution of the mandatory part to obtain a result of acceptable quality, followed by a partial/complete execution of the optional part to improve accuracy of the initially obtained result within the given time-limit. However, enhancing result-accuracy at the cost of increased execution length might lead to deadline violations with higher energy usage.
   We propose Prepare, a novel hybrid offline-online approximate real-time task-scheduling approach, that first schedules AC-based tasks and determines operational processing speeds for each individual task constrained by system-wide power limit, deadline, and task-dependency. At runtime, by employing fine-grained DVFS, the energy-adaptive processing speed governing mechanism of Prepare reduces processing speed during each last level cache miss induced stall and scales up the processing speed once the stall finishes to a higher value than the predetermined one. To ensure on-chip thermal safety, this higher processing speed is maintained only for a short time-span after each stall, however, this reduces execution times of the individual task and generates slacks. Prepare exploits the slacks either to enhance result-accuracy of the tasks, or to improve thermal and energy efficiency of the underlying hardware, or both. With a 70 - 80% workload, Prepare offers 75% result-accuracy with its constrained scheduling, which is enhanced by 5.3% for our benchmark based evaluation of the online energy-adaptive mechanism on a 4-core based homogeneous chip multi-processor, while meeting the deadline constraint. Overall, while maintaining runtime thermal safety, Prepare reduces peak temperature by up to 8.6. C for our baseline system. Our empirical evaluation shows that constrained scheduling of Prepare outperforms a state-of-the-art scheduling policy, whereas our runtime energy-adaptive mechanism surpasses two current DVFS based thermal management techniques.
C1 [Chakraborty, Shounak; Sjalander, Magnus] Norwegian Univ Sci & Technol NTNU, Dept Comp Sci, Sem Saelandsvei 9, N-7491 Trondheim, Norway.
   [Saha, Sangeet; Mcdonald-Maier, Klaus] Univ Essex, Embedded & Intelligent Syst Lab, Colchester CO4 3SQ, Essex, England.
C3 Norwegian University of Science & Technology (NTNU); University of Essex
RP Chakraborty, S (corresponding author), Norwegian Univ Sci & Technol NTNU, Dept Comp Sci, Sem Saelandsvei 9, N-7491 Trondheim, Norway.
EM shounak.chakraborty@ntnu.no; sangeet.saha@essex.ac.uk;
   magnus.sjalander@ntnu.no; kdm@essex.ac.uk
RI Själander, Magnus/N-5995-2019; Själander, Magnus/I-4836-2016
OI Själander, Magnus/0000-0003-4232-6976; Själander,
   Magnus/0000-0003-4232-6976
FU Marie Curie Individual Fellowship (MSCA-IF), EU [898296]; Engineering
   and Physical Sciences Research Council (EPSRC), UK [EP/R02572X/1,
   EP/P017487/1, EP/V000462/1]; Marie Curie Actions (MSCA) [898296] Funding
   Source: Marie Curie Actions (MSCA)
FX This work was funded by Marie Curie Individual Fellowship (MSCA-IF), EU
   (Grant Number: 898296) and Engineering and Physical Sciences Research
   Council (EPSRC), UK (Grant Numbers: EP/R02572X/1, EP/P017487/1, and
   EP/V000462/1).
CR Achour Sara, 2015, ACM SIGPLAN Notices, V50, P711, DOI 10.1145/2858965.2814314
   [Anonymous], 2011, ACM TACO
   [Anonymous], 2016, P IEEE REAL TIM EMB
   Bhatti K., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P184, DOI 10.1109/EUC.2010.35
   Bhuiyan A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3241049
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Blieklu C., 2014, Proceedings of the Twenty-Sixth RAMP Symposium, (M), P16
   Cao K, 2018, IEEE TCAD
   Chakraborty S, 2018, IEEE TSUSC
   Chakraborty S, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3339850
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Esmaili A, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P532, DOI 10.1145/3287624.3287630
   Ge Y, 2012, IEEE T VLSI SYST, V20, P1758, DOI 10.1109/TVLSI.2011.2162348
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Gerards MET, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400700
   Guo Z, 2017, ECRTS
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Hanumaiah V, 2009, ICCAD
   Hanumaiah V, 2014, IEEE T COMPUT, V63, P349, DOI 10.1109/TC.2012.213
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Jang H. B, 2014, IEEE T COMPON PACK T, V2014
   Kanoun K, 2014, IEEE T COMPUT AID D, V33, P1194, DOI 10.1109/TCAD.2014.2316094
   Khatamifard SK, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P120, DOI 10.1145/3079856.3080250
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Lee J, 2012, IEEE T VLSI SYST, V20, P225, DOI 10.1109/TVLSI.2010.2092795
   Lee KJ, 2018, INT J AUTO TECH-KOR, V19, P323, DOI 10.1007/s12239-018-0031-2
   Méndez-Díaz I, 2017, INT T OPER RES, V24, P173, DOI 10.1111/itor.12328
   Mirtar A, 2015, IEEE T VLSI SYST, V23, P1017, DOI 10.1109/TVLSI.2014.2333741
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mo L., 2019, DATE
   Mo L, 2018, IEEE T COMPUT AID D, V37, P2428, DOI 10.1109/TCAD.2018.2857300
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Pagani S, 2015, IEEE T COMPUT AID D, V34, P1415, DOI 10.1109/TCAD.2015.2406862
   Qamhieh M, 2015, ACM SIGAPP APPL COMP, V2015
   Rao R, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P292, DOI 10.1109/LPE.2006.4271852
   Roeder J, 2021, ENERGY AWARE SCHEDUL
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shun JL, 2013, ACM SIGPLAN NOTICES, V48, P135, DOI 10.1145/2517327.2442530
   Sidiroglou-Douskos S., 2011, P 19 ACM SIGSOFT S 1, P124, DOI DOI 10.1145/2025113.2025133
   Srinivasa GP, 2021, INT SYM PERFORM ANAL, P220, DOI 10.1109/ISPASS51385.2021.00039
   Stavrinides GL, 2010, J SYST SOFTWARE, V83, P1004, DOI 10.1016/j.jss.2009.12.025
   Yu H, 2008, ASIA S PACIF DES AUT, P400
   Zhang Runjie, 2015, Tech. Rep
   Zhou J., 2017, ENERGY ADAPTIVE SCHE
NR 46
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 62
DI 10.1145/3476993
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600013
DA 2024-07-18
ER

PT J
AU Li, HR
   Lu, CY
   Gill, CD
AF Li, Haoran
   Lu, Chenyang
   Gill, Christopher D.
TI RT-ZooKeeper: Taming the Recovery Latency of a Coordination Service
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Real-time fault tolerance; Apache ZooKeeper; response time analysis
AB Fault-tolerant coordination services have been widely used in distributed applications in cloud environments. Recent years have witnessed the emergence of time-sensitive applications deployed in edge computing environments, which introduces both challenges and opportunities for coordination services. On one hand, coordination services must recover from failures in a timely manner. On the other hand, edge computing employs local networked platforms that can be exploited to achieve timely recovery. In this work, we first identify the limitations of the leader election and recovery protocols underlying Apache ZooKeeper, the prevailing open-source coordination service. To reduce recovery latency from leader failures, we then design RT-Zookeeper with a set of novel features including a fast-convergence election protocol, a quorum channel notification mechanism, and a distributed epoch persistence protocol. We have implemented RT-Zookeeper based on ZooKeeper version 3.5.8. Empirical evaluation shows that RT-ZooKeeper achieves 91% reduction in maximum recovery latency in comparison to ZooKeeper. Furthermore, a case study demonstrates that fast failure recovery in RT-ZooKeeper can benefit a common messaging service like Kafka in terms of message latency.
C1 [Li, Haoran; Lu, Chenyang; Gill, Christopher D.] Washington Univ, Cyber Phys Syst Lab, St Louis, MO 63130 USA.
   [Li, Haoran; Lu, Chenyang; Gill, Christopher D.] Washington Univ, Dept Comp Sci & Engn, 1 Brookings Dr, St Louis, MO 63130 USA.
C3 Washington University (WUSTL); Washington University (WUSTL)
RP Li, HR (corresponding author), Washington Univ, Cyber Phys Syst Lab, St Louis, MO 63130 USA.; Li, HR (corresponding author), Washington Univ, Dept Comp Sci & Engn, 1 Brookings Dr, St Louis, MO 63130 USA.
RI Li, Haoran/HHZ-3847-2022
OI Li, Haoran/0000-0002-5641-1058
FU NSF [1646579]; Fullgraf Foundation; Div Of Electrical, Commun & Cyber
   Sys; Directorate For Engineering [1646579] Funding Source: National
   Science Foundation
FX This research was sponsored, in part, by NSF through grant 1646579
   (CPS), and by the Fullgraf Foundation.
CR [Anonymous], 2014, P 2014 INT C EMB SOF
   [Anonymous], 2012, ZooKeeper's atomic broadcast protocol: Theory and practice
   Balasubramanian Jaiganesh, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P69, DOI 10.1109/RTAS.2010.30
   Balasubramanian J, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P118, DOI 10.1109/RTAS.2009.36
   Benjamin Reed, 2016, ZAB 1 0
   Biely M, 2012, SYM REL DIST SYST, P111, DOI 10.1109/SRDS.2012.66
   Bolosky William J., 2011, P 8 S NETW SYST DES
   Burrows M, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P335
   Carbone P., 2015, IEEE DATA ENG B, V36, P28, DOI DOI 10.1109/IC2EW.2016.56
   Cui Minyu, IEEE REAL TIM EMB TE, P387
   Dell. Inc, 2020, EDG AN IND 4 0 CONFL
   El-Sanosi Ibrahim, 2017, Computer Performance Engineering. 14th European Workshop, EPEW 2017. Proceedings: LNCS 10497, P249, DOI 10.1007/978-3-319-66583-2_16
   EL-Sanosi Ibrahim., 2018, EAI ENDORSED T ENERG, V5, P1
   Gandhi N, 2020, IEEE REAL TIME, P110, DOI 10.1109/RTAS48715.2020.00-13
   Gujarati A, 2020, IEEE REAL TIME, P376, DOI 10.1109/RTAS48715.2020.00012
   Hunt P., 2010, P USENIX C USENIX AN, V10, P1
   Junqueira Flavio, 2010, LAST PROCESSED ZXID
   Junqueira Flavio, 2013, ZAB PRE1 0
   Junqueira FP, 2011, I C DEPEND SYS NETWO, P245, DOI 10.1109/DSN.2011.5958223
   Kalantari Babak., 2013, INT C DISTRIBUTED CO, P434
   Kim H, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3092946
   Konar Mahadev, 2011, ZOOKEEPER SERVERS SH
   Kreps Jay, 2011, P NETDB, P1, DOI DOI 10.1007/BF00640482
   Lamport L, 1998, ACM T COMPUT SYST, V16, P133, DOI 10.1145/279227.279229
   Lamport Leslie, 2001, ACM SIGACT NEWS, V32, P18
   Loveless A, 2021, IEEE REAL TIME, P360, DOI 10.1109/RTAS52030.2021.00036
   Lucidworks, 2018, SETT EXT ZOOKEEPER E
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   Lynch NancyA., 1996, DISTRIBUTED ALGORITH, P51
   Lynch NancyA., 1996, DISTRIBUTED ALGORITH, P495
   Reed Benjamin, 2019, APPL POWERED ZOOKEEP
   Roth E, 2021, IEEE REAL TIME, P374, DOI 10.1109/RTAS52030.2021.00037
   Sebastian M, 2011, 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), P79, DOI 10.1109/PRDC.2011.19
   Shvachko K, 2010, IEEE S MASS STOR SYS
   Song JG, 2013, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2013.11
   Thusoo A, 2009, PROC VLDB ENDOW, V2, P1626, DOI 10.14778/1687553.1687609
   Toshniwa A, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P147, DOI 10.1145/2588555.2595641
   Vinka Elin, 2018, MANY ZOOKEEPERS CLUS
   Wang C, 2019, INT CON DISTR COMP S, P976, DOI 10.1109/ICDCS.2019.00101
   Xu M, 2017, IEEE REAL TIME, P211, DOI 10.1109/RTAS.2017.15
NR 40
TC 0
Z9 0
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 103
DI 10.1145/3477034
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600054
DA 2024-07-18
ER

PT J
AU Maity, B
   Donyanavard, B
   Surhonne, A
   Rahmani, A
   Herkersdorf, A
   Dutt, N
AF Maity, Biswadip
   Donyanavard, Bryan
   Surhonne, Anmol
   Rahmani, Amir
   Herkersdorf, Andreas
   Dutt, Nikil
TI SEAMS: Self-Optimizing Runtime Manager for Approximate Memory
   Hierarchies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; memory hierarchy; model-free control; RISC-V
ID QUALITY; ENERGY; POWER; SRAM
AB Memory approximation techniques are commonly limited in scope, targeting individual levels of the memory hierarchy. Existing approximation techniques for a full memory hierarchy determine optimal configurations at design-time provided a goal and application. Such policies are rigid: they cannot adapt to unknown work-loads and must be redesigned for different memory configurations and technologies. We propose SEAMS: the first self-optimizing runtime manager for coordinating configurable approximation knobs across all levels of the memory hierarchy. SEAMS continuously updates and optimizes its approximation management policy throughout runtime for diverse workloads. SEAMS optimizes the approximate memory configuration to minimize energy consumption without compromising the quality threshold specified by application developers. SEAMS can (1) learn a policy at runtime to manage variable application quality of service (QoS) constraints, (2) automatically optimize for a target metric within those constraints, and (3) coordinate runtime decisions for interdependent knobs and subsystems. We demonstrate SEAMS' ability to efficiently provide functions (1)-(3) on a RISC-V Linux platform with approximate memory segments in the on-chip cache and main memory. We demonstrate SEAMS' ability to save up to 37% energy in the memory subsystem without any design-time overhead. We show SEAMS' ability to reduce QoS violations by 75% with < 5% additional energy.
C1 [Maity, Biswadip; Rahmani, Amir; Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA 92697 USA.
   [Donyanavard, Bryan] Tech Univ Munich, Munich, Germany.
   [Surhonne, Anmol; Herkersdorf, Andreas] Tech Univ Munich, Chair Integrated Syst, Theresienstr 90, D-80290 Munich, Germany.
C3 University of California System; University of California Irvine;
   Technical University of Munich; Technical University of Munich
RP Maity, B (corresponding author), Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA 92697 USA.
EM maityb@uci.edu; bdonyanavard@sdsu.edu; anmol.surhonne@tum.de;
   a.rahmani@uci.edu; herkersdorf@tum.de; dutt@ics.uci.edu
RI Rahmani, Amir/AAF-4232-2019
OI Maity, Biswadip/0000-0002-5830-861X; rahmani,
   mohammad/0000-0002-7408-7992
FU DAAD [57440917]; NSF [CCF-1704859]
FX The authors would like to thank DAAD for supporting this research under
   Grant no. 57440917. This work was also partially supported by NSF grant
   no. CCF-1704859.
CR AndrewWaterman Yunsup Lee, 2014, UCBEECS201454 UCBEECS201454
   [Anonymous], 2016, INT SYMP MICROARCH
   Ansari A, 2009, I SYMPOS LOW POWER E, P307
   Ansel J, 2011, INT SYM CODE GENER, P85, DOI 10.1109/CGO.2011.5764677
   Arnaud F., 2009, IEEE INT EL DEV M IE IEEE INT EL DEV M IE, P1
   Aurangzeb, 2017, LECT NOTES COMPUT SC, V10136, P88, DOI 10.1007/978-3-319-52709-3_7
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Balkind Jonathan, 2019, 3 WORKSH COMP ARCH R 3 WORKSH COMP ARCH R
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Carroll Aaron, 2010, P USENIX C BOST MA U, V14, P21
   Chippa Vinay K., 2013, 50 ANN DES AUT C 201 P 50 ANN DES AUT C, P1
   Cho K, 2014, I SYMPOS LOW POWER E, P333, DOI 10.1145/2627369.2627626
   Cho MK, 2009, ASIA S PACIF DES AUT, P823, DOI 10.1109/ASPDAC.2009.4796582
   Donyanavard B, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P685, DOI 10.1145/3352460.3358312
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Goldbrunner T, 2018, INT WORKS POW TIM, P32, DOI 10.1109/PATMOS.2018.8464151
   Grigorian B, 2015, INT S HIGH PERF COMP, P615, DOI 10.1109/HPCA.2015.7056067
   Jiao JJ, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9020373
   Jung Matthias, 2015, P 2015 INT S MEM SYS P 2015 INT S MEM SYS, P85
   Koppula S, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P166, DOI 10.1145/3352460.3358280
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   Maity B., 2020, 2020 11th International Green and Sustainable Computing Workshops, P1
   Maity B, 2020, IEEE EMBED SYST LETT, V12, P33, DOI 10.1109/LES.2019.2941018
   Maity Biswadip, 2019, 1903 CECS 1903 CECS
   Masadeh M, 2019, DES AUT TEST EUROPE, P1575, DOI [10.23919/DATE.2019.8714957, 10.23919/date.2019.8714957]
   Masadeh Mahmoud, 2020, ARXIV200103783
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Moazzemi K, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358203
   Monazzah A. M. H., 2017, PROC IEEEACM INT S L, P1, DOI [10.1109/ISLPED.2017.8009198, DOI 10.1109/ISLPED.2017.8009198]
   Moreau T, 2015, INT S HIGH PERF COMP, P603, DOI 10.1109/HPCA.2015.7056066
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Raha A, 2018, IEEE T VLSI SYST, V26, P2884, DOI 10.1109/TVLSI.2018.2864269
   Raha A, 2017, IEEE T COMPUT, V66, P1172, DOI 10.1109/TC.2016.2640296
   Ringenburg M, 2015, ACM SIGPLAN NOTICES, V50, P399, DOI [10.1145/2775054.2694365, 10.1145/2694344.2694365]
   Roy P, 2014, ACM SIGPLAN NOTICES, V49, P95, DOI [10.1145/2597809.2597812, 10.1145/2666357.2597812]
   Sampaio F, 2015, INT CONF COMPIL ARCH, P79, DOI 10.1109/CASES.2015.7324548
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   San Miguel J, 2014, INT SYMP MICROARCH, P127, DOI 10.1109/MICRO.2014.22
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shoushtari M, 2015, IEEE EMBED SYST LETT, V7, P19, DOI 10.1109/LES.2015.2393860
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   St Amant R, 2014, CONF PROC INT SYMP C, P505, DOI 10.1109/ISCA.2014.6853213
   Sutton R. S., 1988, Machine Learning, V3, P9, DOI 10.1007/BF00115009
   Sutton RS., 2018, INTRO REINFORCEMENT, V2
   Teimoori MT, 2018, DES AUT TEST EUROPE, P785, DOI 10.23919/DATE.2018.8342113
   Venkatagiri R, 2019, I C DEPEND SYS NETWO, P214, DOI 10.1109/DSN.2019.00033
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   WHITE CC, 1989, EUR J OPER RES, V39, P1, DOI 10.1016/0377-2217(89)90348-2
   Yarmand R, 2020, IEEE T VLSI SYST, V28, P273, DOI 10.1109/TVLSI.2019.2935832
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
   Zhang HB, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P657, DOI 10.1145/3352460.3358298
   Zimmer B, 2012, IEEE T CIRCUITS-II, V59, P853, DOI 10.1109/TCSII.2012.2231015
NR 54
TC 7
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 48
DI 10.1145/3466875
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100011
OA Bronze
DA 2024-07-18
ER

PT J
AU Gressl, L
   Steger, C
   Neffe, U
AF Gressl, Lukas
   Steger, Christian
   Neffe, Ulrich
TI Design Space Exploration for Secure IoT Devices and Cyber-Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Datasets; neural networks; gaze detection; text tagging
AB With the advent of the Internet of Things (IoT) and Cyber-Physical Systems (CPS), embedded devices have been gaining importance in our daily lives, as well as industrial processes. Independent of their usage, be it within an IoT system or a CPS, embedded devices are always an attractive target for security attacks, mainly due to their continuous network availability and the importance of the data they handle. Thus, the design of such systems requires a thorough consideration of the various security constraints they are liable to. Introducing these security constraints, next to other requirements, such as power consumption, and performance increases the number of design choices a system designer must consider. As the various constraints are often conflicting with each other, designers face the complex task of balancing them. System designers facilitate Design Space Exploration (DSE) tools to support a system designer in this job. However, available DSE tools only offer a limited way of considering security constraints during the design process. In this article, we introduce a novel DSE framework, which allows the consideration of security constraints, in the form of attack scenarios, and attack mitigations in the form of security tasks. Based on the descriptions of the system's functionality and architecture, possible attacks, and known mitigation techniques, the framework finds the optimal design for a secure IoT device or CPS. Our framework's functionality and its benefits are shown based on the design of a secure sensor system.
C1 [Gressl, Lukas; Steger, Christian] Graz Univ Technol, Inst Tech Informat, Graz, Austria.
   [Neffe, Ulrich] NXP Semicond Austria GmbH, Gratkorn, Austria.
C3 Graz University of Technology; NXP Semiconductors
RP Gressl, L (corresponding author), Graz Univ Technol, Inst Tech Informat, Graz, Austria.
EM lukas.gressl@tugraz.at; steger@tugraz.at; ulrich.neffe@nxp.com
OI Steger, Christian/0000-0002-4441-266X; Gressl, Lukas/0000-0002-0306-4363
FU Austrian Research Promotion Agency (FFG) within the project UBSmart
   [859475]
FX Project partners are NXP Semiconductors Austria GmbH and the Technical
   University of Graz. This work was supported by the Austrian Research
   Promotion Agency (FFG) within the project UBSmart (project number:
   859475).
CR Al-Mhiqani MN, 2018, INT J ADV COMPUT SC, V9, P499
   [Anonymous], 2012, COMMON CRITERIA IN 2, DOI [10.1016/S0168-3659(03)00201-3, DOI 10.1016/S0168-3659(03)00201-3]
   [Anonymous], 2002, Computer and Communications Security, DOI [DOI 10.1145/586110.586140, 10.1145/586110.586140]
   [Anonymous], 2014, P SOFTW ENG WORKSH
   Feng N, 2014, INFORM SCIENCES, V256, P57, DOI 10.1016/j.ins.2013.02.036
   Frigault Marcel, 2008, 2008 IEEE 32nd International Computer Software and Applications Conference (COMPSAC), P698, DOI 10.1109/COMPSAC.2008.88
   Graf S., 2014, 2014 Design, Automation Test in Europe Conference Exhibition, P1
   Gressl L, 2019, PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), DOI 10.1109/fdl.2019.8876944
   Gressl Lukas, 2019, P 14 INT C SYST ICON
   Guo Haipeng, 2002, PAP WKSHP REAL TIM D, V1
   Hasan M, 2018, DES AUT TEST EUROPE, P225, DOI 10.23919/DATE.2018.8342007
   Heckerman D, 1996, IEEE T SYST MAN CY A, V26, P826, DOI 10.1109/3468.541341
   Hernan S, 2006, MSDN MAG, V21, P68
   Jiang K, 2013, DES AUT TEST EUROPE, P1765
   Jürjens J, 2005, PROC INT CONF SOFTW, P322
   Kang E, 2016, 2016 IEEE CYBERSECURITY DEVELOPMENT (IEEE SECDEV 2016), P30, DOI [10.1109/SecDev.2016.22, 10.1109/SecDev.2016.017]
   Knerr Bastian, 2008, THESIS VIENNA U TECH
   Li LW, 2017, MODELSWARD: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT, P302, DOI 10.5220/0006119603020311
   Lin C.-W., 2017, SECURITY AWARE DESIG
   Lin CT, 2017, 2017 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING, P524, DOI 10.1109/DESEC.2017.8073874
   Lin CW, 2015, IEEE EMBED SYST LETT, V7, P11, DOI 10.1109/LES.2014.2354011
   Lin CW, 2014, ICCAD-IEEE ACM INT, P24, DOI 10.1109/ICCAD.2014.7001325
   Lin YC, 2005, ASIA S PACIF DES AUT, P376
   Lukasiewycz M, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2831232
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Pagliari L, 2017, IEEE INT C ENG COMP, P142, DOI 10.1109/ICECCS.2017.22
   Poolsappasit N, 2012, IEEE T DEPEND SECURE, V9, P61, DOI 10.1109/TDSC.2011.34
   Rosvall K, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P719, DOI 10.1109/DSD.2018.00011
   Rosvall K, 2014, DES AUT TEST EUROPE
   Rosvall Kathrin, 2017, P 9 WORKSH RAP SIM P, DOI [10.1145/3023973.3023977, DOI 10.1145/3023973.3023977]
   Schätz B, 2015, DES AUT CON, DOI 10.1145/2744769.2747912
   Shandilya V, 2014, J COMPUT NETW COMMUN, V2014, DOI 10.1155/2014/818957
   Stierand I, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P371, DOI 10.1109/ISSREW.2014.29
   Sun XY, 2018, IEEE T INF FOREN SEC, V13, P2506, DOI 10.1109/TIFS.2018.2821095
   Xie Y, 2019, IEEE T IND INFORM, V15, P1094, DOI 10.1109/TII.2018.2851939
   Yong Xie, 2015, IEEE/CAA Journal of Automatica Sinica, V2, P422
   Zheng BW, 2016, IEEE T COMPUT AID D, V35, P699, DOI 10.1109/TCAD.2016.2523937
NR 37
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 32
DI 10.1145/3430372
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400006
DA 2024-07-18
ER

PT J
AU Ungureanu, G
   De Medeiros, JEG
   Sundström, T
   Söderquist, I
   Åhlander, A
   Sander, I
AF Ungureanu, George
   De Medeiros, Jose Edil Guimaraes
   Sundstrom, Timmy
   Soderquist, Ingemar
   Ahlander, Anders
   Sander, Ingo
TI ForSyDe-Atom: Taming Complexity in Cyber Physical System Design with
   Layers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical systems; system design language; models of computation;
   design methodology; modeling; simulation; validation; synthesis
ID FRAMEWORK; MODELS
AB We present ForSyDe-Atom, a formal framework intended as an entry point for disciplined design of complex cyber-physical systems. This framework provides a set of rules for combining several domain-specific languages as structured, enclosing layers to orthogonalize the many aspects of system behavior, yet study their interaction in tandem. We define four layers: one for capturing timed interactions in heterogeneous systems, one for structured parallelism, one for modeling uncertainty, and one for describing component properties. This framework enables a systematic exploitation of design properties in a design flow by facilitating the stepwise projection of certain layers of interest, the isolated analysis and refinement on projections, and the seamless reconstruction of a system model by virtue of orthogonalization. We demonstrate the capabilities of this approach by providing a compact yet expressive model of an active electronically scanned array antenna and signal processing chain, simulate it, validate its conformity with the design specifications, refine it, synthesize a sub-system to VHDL and sequential code, and co-simulate the generated artifacts.
C1 [Ungureanu, George; Sander, Ingo] KTH Royal Inst Technol, Sch Elect Engn & Comp Sci, Div Elect & Embedded Syst, Kistagangen 16, Kista, Sweden.
   [De Medeiros, Jose Edil Guimaraes] Univ Brasilia, Fac Tecnol, Dept Engn Elect, Campus Univ Darcy Ribeiro Ed, Brasilia, DF, Brazil.
   [Sundstrom, Timmy; Soderquist, Ingemar] Saab AB, Business Area Aeronaut, SE-58188 Linkoping, Sweden.
   [Ahlander, Anders] Saab AB, Business Area Surveillance, SE-41289 Gothenburg, Sweden.
C3 Royal Institute of Technology; Universidade de Brasilia; Saab Group;
   Saab Group
RP Ungureanu, G (corresponding author), KTH Royal Inst Technol, Sch Elect Engn & Comp Sci, Div Elect & Embedded Syst, Kistagangen 16, Kista, Sweden.
EM ugeorge@kth.se; j.edil@ene.unb.br; timmy.sundstrom1@saabgroup.com;
   ingeniar.soderquist@saabgroup.com; anders.ahlander@saabgroup.com;
   ingo@kth.se
RI Medeiros, José/ABC-5546-2020; Ungureanu, George/KIJ-9307-2024;
   UNGUREANU, George/JEP-3348-2023
OI Medeiros, José/0000-0001-6529-0780; Ungureanu,
   George/0000-0003-1666-1316; 
FU Swedish Governmental Agency for Innovation Systems, NFFP7 project
   [201704892]
FX This research was partially funded by the Swedish Governmental Agency
   for Innovation Systems, NFFP7 project #201704892: Correct by
   construction design methodology (CORRECT).
CR Acosta A., 2007, THESIS
   [Anonymous], 1996, ARP4761 SAE INT
   [Anonymous], 2010, SAE International Std. SAE ARP4754A
   [Anonymous], 2007, THESIS
   [Anonymous], 1974, PROC IFIP C 74
   Attarzadeh-Niaki SH, 2016, SIMUL-T SOC MOD SIM, V92, P771, DOI 10.1177/0037549716659753
   BACKUS J, 1978, COMMUN ACM, V21, P613, DOI 10.1145/359576.359579
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Benveniste A, 2018, FOUND TRENDS ELECTRO, V12, pI, DOI 10.1561/1000000053
   Bourke T., P 16 INT C HYBR SYST, P113
   BOX GEP, 1958, ANN MATH STAT, V29, P610, DOI 10.1214/aoms/1177706645
   Claessen K, 2000, ACM SIGPLAN NOTICES, V35, P268, DOI 10.1145/357766.351266
   Colaço JL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P4
   Cole M., 1989, DEV CHILDREN
   de Medeiros JEG, 2018, DES AUT TEST EUROPE, P861, DOI 10.23919/DATE.2018.8342126
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   Edwards Stephen A., 2018, Principles of Modeling - Essays Dedicated to Edward A. Lee on the Occasion of His 60th Birthday. Lecture Notes in Computer Science (LNCS 10760), P240, DOI 10.1007/978-3-319-95246-8_14
   Ernstsson August, 2018, International Journal of Parallel Programming, V46, P62, DOI 10.1007/s10766-017-0490-5
   Fischer J., 2003, PATTERNS SKELETONS P
   Forget Julien, 2010, P ACM S APPL COMPUTI, P527
   Hughes J, 2007, LECT NOTES COMPUT SC, V4354, P1
   Hutton G., 2016, PROGRAMMING HASKELL
   Jakobsen Mikkel Koefoed, 2013, THESIS
   Jantsch Axel., 2004, MODELING EMBEDDED SY
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   LANDIN PJ, 1966, COMMUN ACM, V9, P157, DOI 10.1145/365230.365257
   Lee Edward A., 2017, ACM Transactions on Cyber-Physical Systems, V1, DOI 10.1145/2912149
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Lee E, 2018, INT CONF SIGN PROCES, P17, DOI 10.1109/ICSP.2018.8652330
   Lohstroh Marten, 2019, CYBER PHYS SYSTEMS M, P59
   Mcbride C, 2008, J FUNCT PROGRAM, V18, P1, DOI 10.1017/S0956796807006326
   Niaki S. H. A., 2011, P FOR SPEC DES LANG, P1
   Nuzzo P., 2019, P 2019 INT S PHYS DE
   Papoulis A., 1965, PROBABILITY RANDOM V
   Pierce Benjamin C., 2002, TYPES PROGRAMMING LA, V1st
   Procter A, 2015, ACM SIGPLAN NOTICES, V50, DOI 10.1145/2670529.2754970
   Raymond P, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/753821
   Reekie H. J., 1995, THESIS
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Sander I., 2017, HDB HARDWARESOFTWARE, P99, DOI [10.1007/978-94-017-7267-9_5, DOI 10.1007/978-94-017-7267-9_5]
   Sifakis J, 2012, FOUND TRENDS ELECTRO, V6, P293, DOI 10.1561/1000000034
   Skillicorn David., 2005, Foundations of Parallel Programming
   Stimson G.W., 2014, Introduction to Airborne Radar, V3rd
   Ungureanu G, 2019, PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), DOI 10.1109/fdl.2019.8876905
   Ungureanu G, 2018, DES AUT TEST EUROPE, P277, DOI 10.23919/DATE.2018.8342019
   Ungureanu G, 2017, DES AUT TEST EUROPE, P1715, DOI 10.23919/DATE.2017.7927270
   Ungureanu George, 2019, TECHNICAL REPORT, DOI [10.13140/RG.2.2.21573.81126, DOI 10.13140/RG.2.2.21573.81126]
NR 47
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 10
DI 10.1145/3424667
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100002
OA Bronze
DA 2024-07-18
ER

PT J
AU Ma, CL
   Shen, ZY
   Han, L
   Shao, ZL
AF Ma, Chenlin
   Shen, Zhaoyan
   Han, Lei
   Shao, Zili
TI RMW-F: A Design of RMW-Free Cache Using Built-in NAND-Flash for SMR
   Storage
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Shingled magnetic recording; flash memory; cache management
AB Shingled Magnetic Recording (SMR) disks have been proposed as a high-density, non-volatile media and precede traditional hard disk drives in both storing capacity and cost. However, the intrinsic characteristics of SMR disks raise a major performance challenge named read-modify-write operations (RMWs) that are time-consuming and can significantly degrade the overall system performance. Current designs of SMR disks usually adopt a persistent cache to alleviate the negative effect brought by RMWs and the cache is used as a first-level cache to buffer all the incoming writes of the whole SMR storage system. In this paper, we propose to change the functionality of the cache, that is, the cache will no longer serve as a first-level cache like previous. Incoming data are distinguished according to their different write-back behavior and those data which will incur RMWs will be left in our built-in NAND flash cache called RMW-free Cache (RMW-F) to eliminate the need of RMWs. Besides, RMW-F improves the cleaning efficiency by a model that takes both write-back cost and data popularity into considerations. Our experimental results show that RMW-F can achieve both system performance and cleaning efficiency improvements.
C1 [Ma, Chenlin] Shenzhen Univ, RM1304,13-F,Technol Bldg,Nanhai Ave 3688, Shenzhen, Peoples R China.
   [Shen, Zhaoyan] Shandong Univ, RM 414,4-F,N3 Bldg,Binhai Rd 72, Qingdao, Shandong, Peoples R China.
   [Han, Lei] Hong Kong Polytech Univ, Hung Hum, RM515,5-F,Q Bldg, Hong Kong, Peoples R China.
   [Shao, Zili] Chinese Univ Hong Kong, Shatin, RM 909,9-F,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
C3 Shenzhen University; Shandong University; Hong Kong Polytechnic
   University; Chinese University of Hong Kong
RP Shao, ZL (corresponding author), Chinese Univ Hong Kong, Shatin, RM 909,9-F,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
EM cspolyumcl@163.com; shenzhaoyan@sdu.edu.cn; bonben@126.com;
   zilishao@cuhk.edu.hk
RI Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [GRF 15222315, GRF 15273616, GRF 15206617, GRF 15224918]; Chinese
   University of Hong Kong [4055096]; NSFC-Shandong Joint Fund [U1806203]
FX The work described in this paper is partially supported by the grants
   from the Research Grants Council of the Hong Kong Special Administrative
   Region, China (GRF 15222315, GRF 15273616, GRF 15206617, GRF 15224918),
   Direct Grant for Research, The Chinese University of Hong Kong (Project
   No. 4055096), and the NSFC-Shandong Joint Fund (U1806203).
CR Aghayev A., 2015, P C FIL STOR TECHN, P1
   Aghayev A, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P105
   Amer A, 2010, IEEE S MASS STOR SYS
   [Anonymous], 2017, Adv. Neural Inf. Process.Syst.
   [Anonymous], 2017, IEEE ACM T NETWORKIN
   Cassuto Y., 2010, Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST), P1, DOI DOI 10.1109/MSST.2010.5496971
   Chen Wang, 2017, Mechanics of Advanced Materials and Modern Processes, V3, DOI 10.1186/s40759-017-0030-4
   Chung-I Lin, 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P321, DOI 10.1109/MASCOTS.2012.44
   Dunn Mary, 2014, SNIA STOR DEV C TUT, P1
   Hall D, 2012, IEEE T MAGN, V48, P1777, DOI 10.1109/TMAG.2011.2179528
   He WP, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P121
   Huang SF, 2017, APPL NEUROPSYCH-ADUL, V24, P493, DOI 10.1080/23279095.2016.1204301
   Jin C, 2014, IEEE S MASS STOR SYS
   Jones S. N., 2016, ACM T STORAGE TOS, P1
   Le Moal D, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), P425, DOI 10.1109/ICCE.2012.6161799
   Le QM, 2015, I S MOD ANAL SIM COM, P228, DOI 10.1109/MASCOTS.2015.42
   Liu WF, 2019, IEEE T CYBERNETICS, V49, P2927, DOI 10.1109/TCYB.2018.2833843
   Liu WG, 2019, J COMPUT SCI TECH-CH, V34, P61, DOI 10.1007/s11390-019-1899-7
   Liu WG, 2018, INT CONF ADV CLOUD B, P24, DOI 10.1109/CBD.2018.00014
   Liu WG, 2014, INT C CLOUD COMP BIG, P175, DOI 10.1109/CCBD.2014.17
   Luo D, 2016, IEEE T PARALL DISTR, V27, P1017, DOI 10.1109/TPDS.2015.2425402
   Macko P., 2017, MASS STORAGE SYSTEMS, P1
   MANZANARES A, 2016, HOTSTORAGE, P1, DOI DOI 10.1109/ICEEE.2016.7751220
   Mhalagi Swanand., 2018, Systems Conference (SysCon), 2018 Annual IEEE International, P1
   Microsemi Corporation, 2012, FSL1403 STON BROOK U, P1
   Niu JP, 2017, IEEE INT CONF CON AU, P713, DOI 10.1109/ICCA.2017.8003147
   Patanaanake T., 2016, MSST, P1
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
   Saxena Mohit, 2012, ACM EUR C COMP SYST, P1
   Shen ZY, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P391
   StorageReview Enterprise Lab, 2019, SEAG ARCH HDD REV 8T
   Suzuto R., 2017, 2017 IEEE International Magnetics Conference (INTERMAG), DOI 10.1109/INTMAG.2017.8007590
   Wan Jiguang, 2012, CLUSTER, P1
   Wang Y., 2017, ACM Transactions on Embedded Computing Systems (TECS), V16, P1, DOI [DOI 10.1145/3126554, 10.1145/3126554]
   Wang Y, 2016, I SYMPOS LOW POWER E, P290, DOI 10.1145/2934583.2934638
   Wu F., 2016, HOUSING STUDIES, P1
   Wu FG, 2017, IEEE T COMPUT, V66, P1932, DOI 10.1109/TC.2017.2713360
   Xiao WJ, 2016, PR IEEE COMP DESIGN, P64, DOI 10.1109/ICCD.2016.7753262
   Xie X, 2018, IEEE T CYBERNETICS, P1
   Yang MC, 2017, ICCAD-IEEE ACM INT, P17, DOI 10.1109/ICCAD.2017.8203755
   Yi Wang, 2018, IEEE T COMPUT AID D, P234
NR 41
TC 1
Z9 1
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 65
DI 10.1145/3358210
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700021
DA 2024-07-18
ER

PT J
AU Mohanty, RP
   Gamaarachchi, H
   Lambert, A
   Parameswaran, S
AF Mohanty, Ram Prasad
   Gamaarachchi, Hasindu
   Lambert, Andrew
   Parameswaran, Sri
TI SWARAM: Portable Energy and Cost Efficient Embedded System for Genomic
   Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Genome; alignment; variant calling; genetic analysis; embedded system;
   ARM; DNA analysis; energy efficient system; portable genome analysis
ID FORMAT
AB Treatment of patients using high-quality precision medicine requires a thorough understanding of the genetic composition of a patient. Ideally, the identification of unique variations in an individual's genome is needed for specifying the necessary treatment. Variant calling workflow is a pipeline of tools, integrating state of the art software systems aimed at alignment, sorting and variant calling for the whole genome sequencing (WGS) data. This pipeline is utilized for identifying unique variations in an individual's genome (compared to a reference genome). Currently, such a workflow is implemented on high-performance computers (with additional GPUs or FPGAs) or in cloud computers. Such systems are large, have a high cost, and rely on the internet for genome data transfer which makes the system unusable in remote locations unequipped with internet connectivity. It further raises privacy concerns due to processing being carried out in a different facility.
   To overcome such limitations, in this paper, for the first time, we present a cost-efficient, offline, scalable, portable, and energy-efficient computing system named SWARAM for variant calling workflow processing. The system uses novel architecture and algorithms to match against partial reference genomes to exploit smaller memory sizes which are typically available in tiny processing systems. Extensive tests on a standard benchmark data-set (NA12878 Illumina platinum genome) confirm that the time consumed for the data transfer and completing variant calling workflow on SWARAM was competitive to that of a 32-core Intel Xeon server with similar accuracy, but costs less than a fifth, and consumes less than 40% of the energy of the server system. The original scripts and code we developed for executing the variant calling workflow on SWARAM are available in the associated Github repository https://github.com/Rammohanty/swaram.
C1 [Mohanty, Ram Prasad; Lambert, Andrew] Univ New South Wales, Canberra, ACT 2612, Australia.
   [Gamaarachchi, Hasindu; Parameswaran, Sri] Univ New South Wales, Sydney, NSW 2052, Australia.
C3 University of New South Wales Sydney; University of New South Wales
   Sydney
RP Mohanty, RP (corresponding author), Univ New South Wales, Canberra, ACT 2612, Australia.
EM r.mohanty@unsw.edu.au; hasindu@unsw.edu.au; a-lambert@adfa.edu.au;
   sri.parameswaran@unsw.edu.au
RI Gamaarachchi, Hasindu/AAQ-9979-2021; Mohanty, Ram/AAF-9541-2019;
   Parameswaran, Srikanth/J-3824-2016
OI Gamaarachchi, Hasindu/0000-0002-9034-9905; Mohanty,
   Ram/0000-0002-5113-5429; Parameswaran, Sri/0000-0003-0435-9080; Lambert,
   Andrew/0000-0003-0390-4446
CR [Anonymous], 2019, SWARAM REPOSITORY
   [Anonymous], 2008, 1000 GENOMES PROJECT
   Arram J., 2016, IEEE ACM T COMPUT BI, P1
   Benkrid K, 2009, IEEE T VLSI SYST, V17, P561, DOI 10.1109/TVLSI.2008.2005314
   Brodin P, 2002, INFECT IMMUN, V70, P5568, DOI 10.1128/IAI.70.10.5568-5578.2002
   Chen ND, 2015, INT J ANAL CHEM, V2015, DOI 10.1155/2015/713410
   Chen SL, 2016, PROCEDIA COMPUT SCI, V80, P2438, DOI 10.1016/j.procs.2016.05.544
   Cleary JG, 2015, BIORXIV, DOI DOI 10.1101/023754
   Collins FS, 2003, NATURE, V422, P835, DOI 10.1038/nature01626
   D'Agostino D, 2019, FUTURE GENER COMP SY, V90, P79, DOI 10.1016/j.future.2018.07.036
   Danecek P, 2011, BIOINFORMATICS, V27, P2156, DOI 10.1093/bioinformatics/btr330
   DePristo MA, 2011, NAT GENET, V43, P491, DOI 10.1038/ng.806
   Erlich Y., 2014, ROUTES BREACHING PRO
   GAIB, 2018, NA12878 GAIB
   Gire SK, 2014, SCIENCE, V345, P1369, DOI 10.1126/science.1259657
   Gnanasambandapillai V, 2018, ASIA S PACIF DES AUT, P52, DOI 10.1109/ASPDAC.2018.8297282
   Guo YH, 2015, Sci Rep, V5, P1, DOI DOI 10.HTTP://DX.D0I.0RG/10.1038/SREP14283
   Herzeel C., 2013, TECHNICAL REPORT
   Houtgast Ernst Joachim, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P130, DOI 10.1007/978-3-319-30695-7_10
   Huang ST, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P275, DOI 10.1145/3020078.3021749
   Illumina, 2016, MINISEQ SYST
   Illumina Cambridge Ltd, 2018, NA12878 ILL CAMBR LT
   Ivkovic J., 2016, P 6 INT C TECHN INF, P439
   Kelly BJ, 2015, GENOME BIOL, V16, DOI 10.1186/s13059-014-0577-x
   Klus Petr, 2012, BMC Res Notes, V5, P27, DOI 10.1186/1756-0500-5-27
   Li H, 2010, BRIEF BIOINFORM, V11, P473, DOI 10.1093/bib/bbq015
   Li H, 2009, BIOINFORMATICS, V25, P1754, DOI 10.1093/bioinformatics/btp324
   Liao Y, 2013, NUCLEIC ACIDS RES, V41, DOI 10.1093/nar/gkt214
   Liu CM, 2012, BIOINFORMATICS, V28, P878, DOI 10.1093/bioinformatics/bts061
   Luo RB, 2014, PEERJ, V2, DOI 10.7717/peerj.421
   O'Driscoll A, 2013, J BIOMED INFORM, V46, P774, DOI 10.1016/j.jbi.2013.07.001
   Olson CB, 2012, ANN IEEE SYM FIELD P, P161, DOI 10.1109/FCCM.2012.36
   Pabinger S, 2014, BRIEF BIOINFORM, V15, P256, DOI 10.1093/bib/bbs086
   Popic V, 2017, NAT COMMUN, V8, DOI 10.1038/ncomms15311
   Poplin R., 2018, BIORXIV, DOI DOI 10.1101/201178
   Rimmer A, 2014, NAT GENET, V46, P912, DOI 10.1038/ng.3036
   Sandmann S, 2017, SCI REP-UK, V7, DOI 10.1038/srep43169
   Schatz M., 2009, BIOINFORMATICS, V25, P11
   Schatz MC, 2007, BMC BIOINFORMATICS, V8, DOI 10.1186/1471-2105-8-474
   Schatz MC, 2010, NAT BIOTECHNOL, V28, P691, DOI 10.1038/nbt0710-691
   Stephens ZD, 2015, PLOS BIOL, V13, DOI 10.1371/journal.pbio.1002195
   Tsai EA, 2016, J PERS MED, V6, DOI 10.3390/jpm6010012
   World Health Organization, 2015, WHO: Ebola situation report 11 march 2015.
   Yang MQ, 2009, BMC GENOMICS, V10, DOI 10.1186/1471-2164-10-S1-I1
NR 44
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 61
DI 10.1145/3358211
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700017
DA 2024-07-18
ER

PT J
AU Wang, Y
   Zarei, M
   Bonakdarpour, B
   Pajic, M
AF Wang, Yu
   Zarei, Mojtaba
   Bonakdarpour, Borzoo
   Pajic, Miroslav
TI Statistical Verification of Hyperproperties for Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Cyber-physical systems; hyperproperties; statistical model checking;
   embedded control software
AB Many important properties of cyber-physical systems (CPS) are defined upon the relationship between multiple executions simultaneously in continuous time. Examples include probabilistic fairness and sensitivity to modeling errors (i.e., parameters changes) for real-valued signals. These requirements can only be specified by hyperproperties. In this article, we focus on verifying probabilistic hyperproperties for CPS. To cover a wide range of modeling formalisms, we first propose a general model of probabilistic uncertain systems (PUSs) that unify commonly studied CPS models such as continuous-time Markov chains (CTMCs) and probabilistically parametrized Hybrid I/O Automata (P(2)HIOA). To formally specify hyperproperties, we propose a new temporal logic, hyper probabilistic signal temporal logic (HyperPSTL) that serves as a hyper and probabilistic version of the conventional signal temporal logic (STL). Considering the complexity of real-world systems that can be captured as PUSs, we adopt a statistical model checking (SMC) approach for their verification. We develop a new SMC technique based on the direct computation of significance levels of statistical assertions for HyperPSTL specifications, which requires no a priori knowledge on the indifference margin. Then, we introduce SMC algorithms for HyperPSTL specifications on the joint probabilistic distribution of multiple paths, as well as specifications with nested probabilistic operators quantifying different paths, which cannot be handled by existing SMC algorithms. Finally, we show the effectiveness of our SMC algorithms on CPS benchmarks with varying levels of complexity, including the Toyota Powertrain Control System.
C1 [Wang, Yu; Zarei, Mojtaba; Pajic, Miroslav] Duke Univ, 100 Sci Dr,Hudson Hall Rm 220, Durham, NC 27708 USA.
   [Bonakdarpour, Borzoo] Iowa State Univ, 207 Atanasoff Hall, Ames, IA 50011 USA.
C3 Duke University; Iowa State University
RP Wang, Y (corresponding author), Duke Univ, 100 Sci Dr,Hudson Hall Rm 220, Durham, NC 27708 USA.
EM yu.wang094@duke.edu; mojtaba.zarei@duke.edu; borzoo@iastate.edu;
   miroslav.pajic@duke.edu
RI Wang, Yu/T-2675-2019
OI Wang, Yu/0000-0002-0431-1039; Pajic, Miroslav/0000-0002-5357-0117
FU ONR [N00014-17-1-2504]; AFOSR [FA9550-19-1-0169]; NSF [SaTC-1813388,
   CNS-1652544]
FX This work is sponsored in part by the ONR under agreements
   N00014-17-1-2504, AFOSR under award number FA9550-19-1-0169, as well as
   the NSF CNS-1652544 and NSF SaTC-1813388 grants.
CR Abbas Houssam, 2014, 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE), P155, DOI 10.1109/MEMCOD.2014.6961854
   Abrahám E, 2018, LECT NOTES COMPUT SC, V11024, P20, DOI 10.1007/978-3-319-99154-2_2
   [Anonymous], SIMEVENTS
   [Anonymous], HYPERPSTL CAS STUD
   [Anonymous], 2014, 1 INT WORKSH APPL VE
   [Anonymous], 2017, C SIA SIM NUM HAL IN
   [Anonymous], ARXIV190204111
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Bolch G., 2006, Queueing Networks and Markov Chains: Modeling and Performance Evaluation with Computer Science Applications, VSecond
   Brown LD, 2001, STAT SCI, V16, P101, DOI 10.1214/ss/1009213286
   Clarkson MR, 2008, CSF 2008: 21ST IEEE COMPUTER SECURITY FOUNDATIONS SYMPOSIUM, PROCEEDINGS, P51, DOI 10.1109/CSF.2008.7
   Clopper CJ, 1934, BIOMETRIKA, V26, P404, DOI 10.1093/biomet/26.4.404
   D'Argenio PR, 2017, LECT NOTES COMPUT SC, V10201, P83, DOI 10.1007/978-3-662-54434-1_4
   Duggirala PS, 2015, LECT NOTES COMPUT SC, V9206, P536, DOI 10.1007/978-3-319-21690-4_37
   Eryilmaz A, 2006, IEEE J SEL AREA COMM, V24, P1514, DOI 10.1109/JSAC.2006.879361
   Georgiadis Leonidas, 2006, Foundations and Trends in Networking, V1, P1, DOI 10.1561/1300000001
   GILLESPIE DT, 1976, J COMPUT PHYS, V22, P403, DOI 10.1016/0021-9991(76)90041-3
   Hansson H., 1994, Formal Aspects of Computing, V6, P512, DOI 10.1007/BF01211866
   Henzinger TA, 2000, NATO ADV SCI I F-COM, V170, P265
   Hogg RV., 2005, Introduction to mathematical statistics
   Jin X., 2014, P 17 INT C HYBR SYST, P253
   Larsen KG, 2016, LECT NOTES COMPUT SC, V9952, P3, DOI 10.1007/978-3-319-47166-2_1
   Legay A, 2015, INT J SOFTW TOOLS TE, V17, P369, DOI 10.1007/s10009-015-0384-z
   Lynch N, 2003, INFORM COMPUT, V185, P105, DOI 10.1016/S0890-5401(03)00067-1
   Roohi N, 2017, PROCEEDINGS OF THE 20TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK) (HSCC' 17), P65, DOI 10.1145/3049797.3049804
   Sadigh D., 2016, ROB SCI SYST C
   Sen K, 2005, LECT NOTES COMPUT SC, V3576, P266
   Sen K, 2005, INT CONF QUANT EVAL, P251, DOI 10.1109/QEST.2005.42
   Sproston J, 2000, LECT NOTES COMPUT SC, V1926, P31
   Tang Y, 2015, IEEE T COMPUT, V64, P1254, DOI 10.1109/TC.2014.2315637
   Dinh VN, 2017, PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV), P104, DOI 10.1109/ICDV.2017.8188648
   Wang Y, 2018, IFAC PAPERSONLINE, V51, P85, DOI 10.1016/j.ifacol.2018.08.015
   Wang Y, 2016, IEEE DECIS CONTR P, P3012, DOI 10.1109/CDC.2016.7798719
   Zhang LJ, 2010, LECT NOTES COMPUT SC, V6174, P196, DOI 10.1007/978-3-642-14295-6_21
   Zuliani P, 2015, INT J SOFTW TOOLS TE, V17, P527, DOI 10.1007/s10009-014-0343-0
NR 35
TC 24
Z9 25
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 92
DI 10.1145/3358232
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700048
OA Bronze
DA 2024-07-18
ER

PT J
AU Gottscho, M
   Alam, I
   Schoeny, C
   Dolecek, L
   Gupta, P
AF Gottscho, Mark
   Alam, Irina
   Schoeny, Clayton
   Dolecek, Lara
   Gupta, Puneet
TI Low-Cost Memory Fault Tolerance for IoT Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Scratchpad memory; fault tolerance; ECC; IoT; defects; soft errors;
   approximate computing
AB IoT devices need reliable hardware at low cost. It is challenging to efficiently cope with both hard and soft faults in embedded scratchpad memories. To address this problem, we propose a two-step approach: FaultLink and Software-Defined Error-Localizing Codes (SDELC). FaultLink avoids hard faults found during testing by generating a custom-tailored application binary image for each individual chip. During software deployment-time, FaultLink optimally packs small sections of program code and data into fault-free segments of the memory address space and generates a custom linker script for a lazy-linking procedure. During run-time, SDELC deals with unpredictable soft faults via novel and inexpensive Ultra-Lightweight Error-Localizing Codes (UL-ELCs). These require fewer parity bits than single-error-correcting Hamming codes. Yet our UL-ELCs are more powerful than basic single-error-detecting parity: they localize single-bit errors to a specific chunk of a codeword. SDELC then heuristically recovers from these localized errors using a small embedded C library that exploits observable side information (SI) about the application's memory contents. SI can be in the form of redundant data (value locality), legal/illegal instructions, etc. Our combined FaultLink+SDELC approach improves min-VDD by up to 440 mV and correctly recovers from up to 90% (70%) of random single-bit soft faults in data (instructions) with just three parity bits per 32-bit word.
C1 [Gottscho, Mark; Alam, Irina; Schoeny, Clayton; Dolecek, Lara; Gupta, Puneet] Univ Calif Los Angeles, Elect Engn Dept, 420 Westwood Plaza, Los Angeles, CA 90095 USA.
   [Gottscho, Mark] Google, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
C3 University of California System; University of California Los Angeles;
   Google Incorporated
RP Gottscho, M (corresponding author), Univ Calif Los Angeles, Elect Engn Dept, 420 Westwood Plaza, Los Angeles, CA 90095 USA.; Gottscho, M (corresponding author), Google, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
EM mgottscho@ucla.edu; irina1@ucla.edu; cschoeny@ucla.edu;
   dolecek@ee.ucla.edu; puneet@ee.ucla.edu
RI Alam, Irina/ABC-9152-2020
OI Gupta, Puneet/0000-0002-6188-1134
FU USA Qualcomm Innovation Fellowship; UCLA; USA National Science
   Foundation [CCF-1029030, CCF-1150212]
FX The authors thank the anonymous CASES' 17 program committee and
   reviewers for their detailed and constructive feedback. This work was
   supported by the 2016 USA Qualcomm Innovation Fellowship, the 2016 UCLA
   Dissertation Year Fellowship, and USA National Science Foundation grants
   CCF-1029030 (Variability Expedition) and CCF-1150212 (CAREER). The
   authors thank Dr. Fred Sala and Saptadeep Pal at UCLA for helpful
   discussions and Dr. Greg Wright from Qualcomm Research for his feedback
   and guidance of this work.
CR Agarwal A., 2005, IEEE T VERY LARGE SC, V13, P1
   AICHELMANN FJ, 1984, IBM J RES DEV, V28, P177, DOI 10.1147/rd.282.0177
   Alameldeen A.R., 2004, Frequent pattern compression: A significancebased compression scheme for l2 caches
   Alameldeen Alaa R., 2011, P ACM IEEE INT S COM
   Angel D.Luis, 2011, DESIGN AUTOMATION TE
   Angel D.Luis, 2012, DESIGN AUTOMATION TE
   [Anonymous], 1995, 1995 TOOL INTERFACE
   [Anonymous], TECHNICAL REPORT
   Ansari Amin, 2011, P IEEE INT S HIGH PE
   Ansari Amin, 2009, P ACM IEEE INT S MIC
   BanaiyanMofrad Abbas, 2011, P ACM IEEE INT C COM
   Banakar Rajeshwari, 2002, P ACM IEEE INT S HAR
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Chao Yan, 2016, P IEEE IFIP INT C DE
   Dell T. J., 1997, Technical Report, V11, P1
   Dutt Nikil, 2014, P ACM IEEE DES AUT C
   Farbeh Hamed, 2012, P EUR DEP COMP C EDC
   Fujiwara Eiji, 1993, P INT S FAULT TOL CO
   Gottscho M, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2792982
   Gottscho M, 2015, IEEE T COMPUT, V64, P1483, DOI 10.1109/TC.2014.2329675
   Gottscho Mark, 2016, P IEEE IFIP INT C DE
   Gupta P, 2013, IEEE T COMPUT AID D, V32, P8, DOI 10.1109/TCAD.2012.2223467
   Guthaus M. R., 2001, P IEEE INT WORKSH WO
   Hamdioui Said, 2004, INT WORKSH MEM TECHN
   Hamdioui Said, 2002, INT WORKSH MEM TECHN
   Kim NS, 2004, IEEE T VLSI SYST, V12, P167, DOI 10.1109/TVLSI.2003.821550
   Lai Liangzhen, 2015, THESIS
   Li F., 2005, P IEEE ACM INT C COM
   Li Man-Lap, 2008, P ACM INT C ARCH SUP
   Lipasti Mikko H., 1996, P ACM INT C ARCH SUP
   Liu Song, 2011, P ACM INT C ARCH SUP
   Lu Shih-Lien, 2013, INTEL TECHNOLOGY J, V17, P1
   Luo Yixin, 2014, P IEEE IFIP INT C DE
   Mahmood T, 2015, IEEE T COMPUT, V64, P1694, DOI 10.1109/TC.2014.2339813
   Manoochehri Mehrtash, 2011, P ACM IEEE INT S COM
   Mavropoulos M, 2015, DES AUT TEST EUROPE, P417
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Mittal Sparsh, 2016, COMPUT SURV, V48, P4, DOI DOI 10.1145/2893356
   Monazzah Amir Mahdi Hosseini, 2013, P IEEE IFIP INT C DE
   Mutyam M, 2007, DES AUT TEST EUROPE, P1152
   Panda P.R., 1999, MEMORY ISSUES EMBEDD
   Pekhimenko Gennady, 2012, P ACM INT C PAR ARCH
   Powell Michael, 2000, P IEEE INT S LOW POW
   Qureshi Moinuddin K., 2013, P IEEE IFIP INT C DE
   Ranjan Ashish, 2015, P ACM IEEE DES AUT C
   Sabry Mohamed M., 2014, ACM T EMBED COMPUT S, V13, p4s
   Sampson Adrian, 2011, P ACM C PROGR LANG D
   Sampson Adrian, 2013, P IEEE ACM INT S MIC
   Sayadi Hossein, 2014, P IEEE INT S DEF FAU
   Schilling MarkF., 2012, MATH MAG, V85, P141, DOI DOI 10.4169/MATH.MAG.85.2.141
   SCHUSTER SE, 1978, IEEE J SOLID-ST CIRC, V13, P698, DOI 10.1109/JSSC.1978.1051122
   Serge Lamikhov-Center, 2016, ELFIO C LIB READ GEN
   Shirvani Philip P., 1999, P VLSI TEST S
   Shoushtari M, 2015, IEEE EMBED SYST LETT, V7, P19, DOI 10.1109/LES.2015.2393860
   Song Jiguo, 2016, P IEEE IFIP INT C DE
   van Rein R., 2016, BADRAM LINUX KERNEL
   Volpato DP, 2010, IEEE COMP SOC ANN, P127, DOI 10.1109/ISVLSI.2010.66
   Wang JJ, 2011, IEEE T VLSI SYST, V19, P2120, DOI 10.1109/TVLSI.2010.2071890
   Wanner L, 2013, IEEE T VLSI SYST, V21, P1000, DOI 10.1109/TVLSI.2012.2203325
   Wanner Lucas, 2015, GRUYTER INFORM TECHN, V57, P3
   Waterman Andrew., 2014, The RISC-V Instruction Set Manual, Volume I: User-Level ISA, VI
   Wilkerson Chris, 2008, P ACM IEEE INT S COM
   WOLF JK, 1965, INFORM CONTROL, V8, P163, DOI 10.1016/S0019-9958(65)90066-5
   WOLF JK, 1963, IEEE T INFORM THEORY, V9, P113, DOI 10.1109/TIT.1963.1057813
   Xu Jun, 2002, WORKSH EV ARCH SYST
   Yang J, 2000, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2000.898076
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
NR 67
TC 7
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 128
DI 10.1145/3126534
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800011
DA 2024-07-18
ER

PT J
AU Lee, JW
   Chwa, HS
   Phan, LTX
   Shin, I
   Lee, I
AF Lee, Jaewoo
   Chwa, Hoon Sung
   Phan, Linh T. X.
   Shin, Insik
   Lee, Insup
TI MC-ADAPT: Adaptive Task Dropping in Mixed-Criticality Scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time scheduling; mixed criticality systems; processor speedup
   factor
ID ONE PROCESSOR
AB Recent embedded systems are becoming integrated systems with components of different criticality. To tackle this, mixed-criticality systems aim to provide different levels of timing assurance to components of different criticality levels while achieving efficient resource utilization. Many approaches have been proposed to execute more lower-criticality tasks without affecting the timeliness of higher-criticality tasks. Those previous approaches however have at least one of the two limitations; i) they penalize all lower-criticality tasks at once upon a certain situation, or ii) they make the decision how to penalize lower-criticality tasks at design time. As a consequence, they under-utilize resources by imposing an excessive penalty on low-criticality tasks. Unlike those existing studies, we present a novel framework, called MC-ADAPT, that aims to minimally penalize lower-criticality tasks by fully reflecting the dynamically changing system behavior into adaptive decision making. Towards this, we propose a new scheduling algorithm and develop its runtime schedulability analysis capable of capturing the dynamic system state. Our proposed algorithm adaptively determines which task to drop based on the runtime analysis. To determine the quality of task dropping solution, we propose the speedup factor for task dropping while the conventional use of the speedup factor only evaluates MC scheduling algorithms in terms of the worst-case schedulability. We apply the speedup factor for a newly-defined task dropping problem that evaluates task dropping solution under different runtime scheduling scenarios. We derive that MC-ADAPT has a speedup factor of 1.619 for task drop. This implies that MC-ADAPT can behave the same as the optimal scheduling algorithm with optimal task dropping strategy does under any runtime scenario if the system is sped up by a factor of 1.619.
C1 [Lee, Jaewoo; Phan, Linh T. X.; Lee, Insup] Univ Penn, Dept Comp & Informat Sci, 3330 Walnut St, Philadelphia, PA 19104 USA.
   [Chwa, Hoon Sung] Univ Michigan, Dept Elect Engn & Comp Sci, 2260 Hayward St, Ann Arbor, MI 48109 USA.
   [Shin, Insik] Korea Adv Inst Sci & Technol, Sch Comp, 291 Daehak Ro, Daejeon 34141, South Korea.
C3 University of Pennsylvania; University of Michigan System; University of
   Michigan; Korea Advanced Institute of Science & Technology (KAIST)
RP Shin, I (corresponding author), Korea Adv Inst Sci & Technol, Sch Comp, 291 Daehak Ro, Daejeon 34141, South Korea.
EM jaewoo@cis.upenn.edu; hchwa@umich.edu; linhphan@cis.upenn.edu;
   insik.shin@cs.kaist.ac.kr; lee@cis.upenn.edu
RI Shin, Insik/C-1706-2011; Lee, Jaewoo/AAM-8628-2020
OI Lee, Jaewoo/0000-0001-5887-2184
FU NSF [CNS-1329984]; ONR [N00014-16-1-2195]; Global Research Laboratory
   Program [2013K1A1A2A02078326]; BSRP through NRF
   [NRF-2015R1D1A1A01058713]; DGIST Research and Development Program (CPS
   Global Center); IITP (Resilient Cyber-Physical Systems Research) -
   Ministry of Science, ICT & Future Planning [2014-0-00065]; Defense
   Acquisition Program Administration (DAPA); Agency for Defense
   Development (ADD); Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1329984] Funding Source: National Science
   Foundation
FX This work was a joint work among University of Pennsylvania, University
   of Michigan, and KAIST. The work was supported in part by NSF
   CNS-1329984, ONR N00014-16-1-2195, Global Research Laboratory Program
   (2013K1A1A2A02078326) and BSRP (NRF-2015R1D1A1A01058713) through NRF,
   and the DGIST Research and Development Program (CPS Global Center) and
   IITP (2014-0-00065, Resilient Cyber-Physical Systems Research) funded by
   the Ministry of Science, ICT & Future Planning.; The work was also
   conducted at High-Speed Vehicle Research Center of KAIST with the
   support of Defense Acquisition Program Administration (DAPA) and Agency
   for Defense Development (ADD).
CR [Anonymous], 2013, P 1 WORKSH MIX CRIT
   AUTOSAR, 2005, AUTOMOTIVE OP SYST A
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bate L, 2015, EUROMICRO, P259, DOI 10.1109/ECRTS.2015.30
   Burns Alan., 2016, MIXED CRITICALITY SY
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Gu XZ, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P47, DOI [10.1109/RTSS.2016.15, 10.1109/RTSS.2016.014]
   Gu XZ, 2015, EUROMICRO, P13, DOI 10.1109/ECRTS.2015.9
   Huang Pengcheng, 2013, P 2013 IEEE 18 C EM, P1, DOI [DOI 10.1155/2013/376123, 10.1109/ETFA.2013.6647967, DOI 10.1109/ETFA.2013.6647967]
   Jan Mathieu, 2013, WORKSH MIX CRIT SYST
   Kalyanasundaram B, 2000, J ACM, V47, P617, DOI 10.1145/347476.347479
   Liu D, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P35, DOI [10.1109/RTSS.2016.10, 10.1109/RTSS.2016.013]
   Nan Guan, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P13, DOI 10.1109/RTSS.2011.10
   PRISAZNUK PJ, 1992, PROC NAECON IEEE NAT, P39, DOI 10.1109/NAECON.1992.220669
   Ren JK, 2015, EUROMICRO, P25, DOI 10.1109/ECRTS.2015.10
   Santy F, 2012, EUROMICRO, P155, DOI 10.1109/ECRTS.2012.39
   Su H, 2013, DES AUT TEST EUROPE, P147
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 21
TC 22
Z9 24
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 163
DI 10.1145/3126498
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800046
DA 2024-07-18
ER

PT J
AU Piccolboni, L
   Menon, A
   Pravadelli, G
AF Piccolboni, Luca
   Menon, Alessandro
   Pravadelli, Graziano
TI Efficient Control-Flow Subgraph Matching for Detecting Hardware Trojans
   in RTL Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware trojan detection; RTL models; control-flowsub-graph matching
AB Only few solutions for Hardware Trojan (HT) detection work at Register-Transfer Level (RTL), thus delaying the identification of possible security issues at lower abstraction levels of the design process. In addition, the most of existing approaches work only for specific kinds of HTs. To overcome these limitations, we present a verification approach that detects different types of HTs in RTL models by exploiting an efficient control-flow subgraph matching algorithm. The prototypes of HTs that can be detected are modelled in a library by using Control-Flow Graphs (CFGs) that can be parametrised and extended to cover several variants of Trojan patterns. Experimental results show that our approach is effective and efficient in comparison with other state-of-the-art solutions.
C1 [Piccolboni, Luca] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
   [Piccolboni, Luca; Menon, Alessandro; Pravadelli, Graziano] Univ Verona, Dept Comp Sci, Verona, Italy.
C3 Columbia University; University of Verona
RP Piccolboni, L (corresponding author), Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
EM piccolboni@cs.columbia.edu; alessandro.menon@studenti.univr.it;
   graziano.pravadelli@univr.it
RI Pravadelli, Graziano/AAC-1637-2019; Piccolboni, Luca/W-1003-2019
OI Pravadelli, Graziano/0000-0002-7833-1673; Piccolboni,
   Luca/0000-0003-0094-4960
CR [Anonymous], 2008, IEEE SPECTRUM
   [Anonymous], P ACM SIGSAC C COMP
   Bhunia S., 2014, P IEEE
   Bombieri N, 2010, EURASIP J EMBED SYST, DOI 10.1155/2010/436328
   Bonnici V., 2016, ACM IEEE T COMPUTATI
   Cimatti A., 2013, P ACM INT C TOOLS AL
   Guo X., 2015, P ACM IEEE ANN DES A
   Haider S. K., 2014, CRYPTOLOGY EPRINT AR
   Hasan SR, 2016, PROCEEDINGS OF THE 2016 IEEE ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST 2016)
   Hicks M., 2010, P ACM IEEE S SEC PRI
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Kim L. W., 2015, IEEE T RELIABILITY
   Love E., 2012, PROOF CARRYING HARDW
   McIntyre D., 2010, P IEEE INT ON LIN TE
   Mitra S., 2015, IEEE SPECTRUM
   Polian I., 2016, P C TRUSTW MAN UT SE
   Rajendran J., 2016, P ACM IEEE INT C VLS
   Rajendran J, 2015, DES AUT CON, DOI 10.1145/2744769.2744823
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Salmani H., 2013, P IEEE INT C COMP DE
   Skorobogatov S., 2012, P ACM INT C CRYPT HA
   Sturton C., 2011, P ACM IEEE S SEC PRI
   Tehranipoor M., 2010, IEEE DESIGN TEST COM
   Waksman A., 2011, P ACM IEEE S SEC PRI
   Waksman A., 2010, P ACM IEEE S SEC PRI
   Wei S., 2012, P ACM IEEE ANN DES A
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Zhang J., 2013, P IEEE INT S HARDW O
   Zhang J., 2013, P ACM IEEE ANN DES A
   Zhang J., 2014, P ACM SIGSAC C COMP
NR 30
TC 12
Z9 13
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 137
DI 10.1145/3126552
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800020
DA 2024-07-18
ER

PT J
AU Rouxel, B
   Derrien, S
   Puaut, I
AF Rouxel, Benjamin
   Derrien, Steven
   Puaut, Isabelle
TI Tightening Contention Delays While Scheduling Parallel Applications on
   Multi-core Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time system; contention-aware scheduling
ID SYSTEMS; COMMUNICATION; RESOURCES
AB Multi-core systems are increasingly interesting candidates for executing parallel real-time applications, in avionic, space or automotive industries, as they provide both computing capabilities and power efficiency. However, ensuring that timing constraints are met on such platforms is challenging, because some hardware resources are shared between cores.
   Assuming worst-case contentions when analyzing the schedulability of applications may result in systems mistakenly declared unschedulable, although the worst-case level of contentions can never occur in practice. In this paper, we present two contention-aware scheduling strategies that produce a time-triggered schedule of the application's tasks. Based on knowledge of the application's structure, our scheduling strategies precisely estimate the effective contentions, in order to minimize the overall makespan of the schedule. An Integer Linear Programming (ILP) solution of the scheduling problem is presented, as well as a heuristic solution that generates schedules very close to ones of the ILP (5% longer on average), with a much lower time complexity. Our heuristic improves by 19% the overall makespan of the resulting schedules compared to a worst-case contention baseline.
C1 [Rouxel, Benjamin; Derrien, Steven; Puaut, Isabelle] Univ Rennes 1, IRISA, Campus Beaulieu, F-35000 Rennes, France.
C3 Universite de Rennes
RP Rouxel, B (corresponding author), Univ Rennes 1, IRISA, Campus Beaulieu, F-35000 Rennes, France.
EM benjamin.rouxel@irisa.fr; steven.derrien@irisa.fr;
   isabelle.puaut@irisa.fr
FU ARGO - European Commission under Horizon Research and Innovation Action
   [688131]; H2020 - Industrial Leadership [688131] Funding Source: H2020 -
   Industrial Leadership
FX This work was partially supported by ARGO (http://www.argo-project.eu/),
   funded by the European Commission under Horizon 2020 Research and
   Innovation Action, Grant Agreement Number 688131.
CR Alhammad A., 2014, P DES AUT TEST EUR C, P1, DOI [10.7873/DATE.2014.042, DOI 10.7873/DATE.2014.042]
   [Anonymous], 1996, APPROXIMATION ALGORI
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Brown G.G., 2007, INFORMS T ED, V7, P153, DOI [10.1287/ited.7.2.153., DOI 10.1287/ITED.7.2.153]
   Choi Y, 2009, INT SYM CODE GENER, P210, DOI 10.1109/CGO.2009.27
   Dasari D, 2016, REAL-TIME SYST, V52, P272, DOI 10.1007/s11241-015-9229-9
   Dasari D, 2012, IEEE I C EMBED SOFTW, P1450, DOI 10.1109/HPCC.2012.212
   Davis RI, 2011, ACM COMPUTING SURVEY
   de Dinechin BenoitDupont., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1, DOI [10.7873/DATE.2014.110, DOI 10.7873/DATE.2014.110]
   Derrien S., 2017, DES AUT TEST EUR C E
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fernandez Gabriel, 2014, CONTENTION MULTICORE
   Giannopoulou G, 2016, REAL-TIME SYST, V52, P399, DOI 10.1007/s11241-015-9227-y
   Gordon MI, 2002, ACM SIGPLAN NOTICES, V37, P291, DOI 10.1145/605432.605428
   Griva I., 2008, Linear and Nonlinear Optimization
   Hamza Rihani, 2016, P 24 INT C REAL TIM
   Jarrett CE, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P3, DOI 10.1145/2834848.2834874
   Kelter T., 2013, 13 INT WORKSHOP WORS, V30, P1
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Negrean M, 2009, DES AUT TEST EUROPE, P524
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Schliecker S, 2010, DES AUT TEST EUROPE, P759
   Schoeberl Martin, 2015, TECH REP
   TAYLOR RN, 1983, ACTA INFORM, V19, P57, DOI 10.1007/BF00263928
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   WARSHALL S, 1962, J ACM, V9, P11, DOI 10.1145/321105.321107
   Yun H, 2015, EUROMICRO, P184, DOI 10.1109/ECRTS.2015.24
NR 27
TC 35
Z9 35
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 164
DI 10.1145/3126496
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800047
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Singh, AK
   Prakash, A
   Basireddy, KR
   Merrett, GV
   Al-Hashimi, BM
AF Singh, Amit Kumar
   Prakash, Alok
   Basireddy, Karunakar Reddy
   Merrett, Geoff V.
   Al-Hashimi, Bashir M.
TI Energy-Efficient Run-Time Mapping and Thread Partitioning of Concurrent
   OpenCL Applications on CPU-GPU MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Heterogeneous MPSoC; OpenCL applications; Run-time management;
   Performance; Energy consumption
ID FRAMEWORK
AB Heterogeneous Multi-Processor Systems-on-Chips (MPSoCs) containing CPU and GPU cores are typically required to execute applications concurrently. However, as will be shown in this paper, existing approaches are not well suited for concurrent applications as they are developed either by considering only a single application or they do not exploit both CPU and GPU cores at the same time. In this paper, we propose an energy-efficient run-time mapping and thread partitioning approach for executing concurrent OpenCL applications on both GPU and GPU cores while satisfying performance requirements. Depending upon the performance requirements, for each concurrently executing application, the mapping process finds the appropriate number of CPU cores and operating frequencies of CPU and GPU cores, and the partitioning process identifies an efficient partitioning of the applications' threads between CPU and GPU cores. We validate the proposed approach experimentally on the Odroid-XU3 hardware platform with various mixes of applications from the Polybench benchmark suite. Additionally, a case-study is performed with a real-world application SLAM-Bench. Results show an average energy saving of 32% compared to existing approaches while still satisfying the performance requirements.
C1 [Singh, Amit Kumar; Basireddy, Karunakar Reddy; Merrett, Geoff V.; Al-Hashimi, Bashir M.] Univ Southampton, Sch Elect & Comp Sci, Southampton SO17 1BJ, Hants, England.
   [Prakash, Alok] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore.
C3 University of Southampton; Nanyang Technological University
RP Singh, AK (corresponding author), Univ Southampton, Sch Elect & Comp Sci, Southampton SO17 1BJ, Hants, England.
RI Singh, Amit Kumar/L-3409-2016; Prakash, Alok/AAO-4508-2020
OI Singh, Amit Kumar/0000-0002-1571-3455; Prakash, Alok/0000-0001-8257-2974
FU EPSRC [EP/L000563/1]; PRiME Programme [EP/K034448/1]; EPSRC
   [EP/K034448/1, EP/L000563/1] Funding Source: UKRI
FX This work was supported in parts by the EPSRC Grant EP/L000563/1 and the
   PRiME Programme Grant EP/K034448/1 (www.prime-project.org). Experimental
   data used in this paper can be found at DOI:
   https://doi.org/10.5258/SOTON/D0164.
CR Aalsaud A, 2016, I SYMPOS LOW POWER E, P368, DOI 10.1145/2934583.2934612
   [Anonymous], 2015, QUALCOMM ADRENO 530
   [Anonymous], [No title captured]
   [Anonymous], 2017, FREEOCL MULTIPLATFOR
   [Anonymous], 2013, ARM MALI T628
   [Anonymous], 2016, ARM MALI 71
   [Anonymous], 2014, 2014 21st International conference on high performance computing (HiPC)
   Bagneres L., EURO PAR 14, P222
   Basireddy K. R., 2017, C DES AUT TEST EUR D, P1
   Chandramohan K, 2014, ACM SIGPLAN NOTICES, V49, P73, DOI [10.1145/2597809.2597822, 10.1145/2666357.2597822]
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   Del Sozzo E, 2016, DES AUT TEST EUROPE, P531
   Donyanavard B., 2016, Proc. of the Intl. Conf. on Hardware/Software Codesign and Sys. Syn, P27
   Grasso I, 2014, INT PARALL DISTRIB P, DOI 10.1109/IPDPS.2014.24
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Greenhalgh P., 2011, ARM White paper, P1
   Grewe D, 2014, LECT NOTES COMPUT SC, V8664, P87, DOI 10.1007/978-3-319-09967-5_5
   Grewe D, 2011, LECT NOTES COMPUT SC, V6601, P286, DOI 10.1007/978-3-642-19861-8_16
   Honig Timo, 2014, TRIOS
   Jo G., 2014, Proceedings of the Workshop on Programming Models for SIMD/Vector Processing, P33
   Karami A, 2015, J SUPERCOMPUT, V71, P2900, DOI 10.1007/s11227-014-1338-z
   Kim DHK, 2015, 2015 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS CPSNA 2015, P78, DOI 10.1109/CPSNA.2015.23
   Ma J, 2016, IEEE T COMPUT, V65, P367, DOI 10.1109/TC.2015.2419655
   Nardi L, 2015, IEEE INT CONF ROBOT, P5783, DOI 10.1109/ICRA.2015.7140009
   Pandit P., 2014, P ANN IEEEACM INT S, DOI [10.1145/2544137.2544163, DOI 10.1145/2544137.2544163]
   Paul I, 2014, SCI PROGRAMMING-NETH, V22, P93, DOI [10.1155/2014/210762, 10.3233/SPR-140380]
   POURMOHSENI B, 2017, AUT TEST EUROPE, P1135
   Prakash A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P208, DOI 10.1109/ICCD.2015.7357105
   Singh A., 2013, National Symposium on Nematode: A Friend and Foe to Agri-horticultural Crops, P1, DOI 10.1109/WMNC.2013.6549059
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Singh Amit Kumar, 2017, J LOW POWER ELECT JO, P26
   Van Craeynest K, 2012, CONF PROC INT SYMP C, P213, DOI 10.1109/ISCA.2012.6237019
   Wang H, 2014, INT CONFER PARA, P331, DOI 10.1145/2628071.2628096
   Wang H, 2012, INT CONFER PARA, P401
   You YP, 2015, ACM SIGPLAN NOTICES, V50, P161, DOI [10.1145/2688500.2688505, 10.1145/2858788.2688505]
NR 35
TC 26
Z9 28
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 147
DI 10.1145/3126548
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800030
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Liu, Z
   Pöppelmann, T
   Oder, T
   Seo, H
   Roy, SS
   Güneysu, T
   Grossschädl, J
   Kim, H
   Verbauwhede, I
AF Liu, Zhe
   Poeppelmann, Thomas
   Oder, Tobias
   Seo, Hwajeong
   Roy, Sujoy Sinha
   Gueneysu, Tim
   Grossschaedl, Johann
   Kim, Howon
   Verbauwhede, Ingrid
TI High-Performance Ideal Lattice-Based Cryptography on 8-Bit AVR
   Microcontrollers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Ideal lattices; NTT; RLWE; BLISS; ATxmega
AB Over recent years lattice-based cryptography has received much attention due to versatile average-case problems like Ring-LWE or Ring-SIS that appear to be intractable by quantum computers. In this work, we evaluate and compare implementations of Ring-LWE encryption and the bimodal lattice signature scheme (BLISS) on an 8-bit Atmel ATxmega128 microcontroller. Our implementation of Ring-LWE encryption provides comprehensive protection against timing side-channels and takes 24.9ms for encryption and 6.7ms for decryption. To compute a BLISS signature, our software takes 317ms and 86ms for verification. These results underline the feasibility of lattice-based cryptography on constrained devices.
C1 [Liu, Zhe] Univ Waterloo, Inst Quantum Comp, Waterloo, ON, Canada.
   [Liu, Zhe] Univ Waterloo, Dept Combinator & Optimizat, Waterloo, ON, Canada.
   [Poeppelmann, Thomas] Infineon Technol AG, Campeon 1-12, D-85579 Neubiberg, Germany.
   [Oder, Tobias] Ruhr Univ Bochum, Univ Str 150, D-44801 Bochum, Germany.
   [Seo, Hwajeong] Hansung Univ, Dept IT, Seoul, South Korea.
   [Roy, Sujoy Sinha; Verbauwhede, Ingrid] Katholieke Univ Leuven, Leuven, Belgium.
   [Gueneysu, Tim] Univ Bremen, Bibliothekstr 1, D-28359 Bremen, Germany.
   [Gueneysu, Tim] DFKI, Bibliothekstr 1, D-28359 Bremen, Germany.
   [Grossschaedl, Johann] Univ Luxembourg, Luxembourg, Luxembourg.
   [Kim, Howon] Pusan Natl Univ, Sch Comp Sci & Engn, San 30, Busan, South Korea.
   [Liu, Zhe; Grossschaedl, Johann] Maison Nombre,6,Ave Fonte, L-4364 Esch Sur Alzette, Luxembourg.
   [Roy, Sujoy Sinha; Verbauwhede, Ingrid] KU Leuven ESAT COSIC, Kasteelpk Arenberg 10, B-3001 Leuven Heverlee, Belgium.
   [Roy, Sujoy Sinha; Verbauwhede, Ingrid] IMEC, Kasteelpk Arenberg 10, B-3001 Leuven Heverlee, Belgium.
   [Seo, Hwajeong] Hansung Univ, 631,Yeongu Gwan,116 Samseongyoro 16Gil, Seoul, South Korea.
C3 University of Waterloo; University of Waterloo; Infineon Technologies;
   Ruhr University Bochum; Hansung University; KU Leuven; University of
   Bremen; German Research Center for Artificial Intelligence (DFKI);
   University of Luxembourg; Pusan National University; KU Leuven; IMEC;
   Hansung University
RP Liu, Z (corresponding author), Univ Waterloo, Inst Quantum Comp, Waterloo, ON, Canada.; Liu, Z (corresponding author), Univ Waterloo, Dept Combinator & Optimizat, Waterloo, ON, Canada.; Liu, Z (corresponding author), Maison Nombre,6,Ave Fonte, L-4364 Esch Sur Alzette, Luxembourg.
EM sduliuzhe@gmail.com; thomas.Poeppelmann@infineon.com;
   to-bias.oder@rub.de; hwajeong84@gmail.com;
   sujoy.sinharoy@esat.kuleuven.be; tim.gueneysu@uni-bremen.de;
   johann.groszschaedl@uni.lu; howonkim@pusan.ac.kr;
   ingrid.verbauwhede@esat.kuleuven.be
RI Verbauwhede, Ingrid/W-8616-2019; Güneysu, Tim/AAF-9041-2020; seo,
   hwajeong/AAG-9052-2019; LIU, zhe/HGD-6875-2022
OI Verbauwhede, Ingrid/0000-0002-0879-076X; Güneysu,
   Tim/0000-0002-3293-4989; 
FU European Unions Horizon program [645622 PQCRYPTO, 644729 SAFEcrypto];
   NSERC CREATE Training Program in Building a Workforce for the
   Cryptographic Infrastructure of the 21st Century (CryptoWorks21); Public
   Works and Government Services Canada; Hansung University
FX This work has been partially supported by European Unions Horizon 2020
   program under projects No. 645622 PQCRYPTO and No. 644729 SAFEcrypto.
   Zhe Liu is supported by the NSERC CREATE Training Program in Building a
   Workforce for the Cryptographic Infrastructure of the 21st Century
   (CryptoWorks21), and Public Works and Government Services Canada. The
   research of Hwajeong Seo was financially supported by Hansung
   University.
CR Alkim Erdem, 2016, Security, Privacy and Applied Cryptography Engineering. 6th International Conference, SPACE 2016. Proceedings: LNCS 10076, P332, DOI 10.1007/978-3-319-49445-6_19
   Alkim E, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P327
   [Anonymous], LATTICE CRYPTOGRAPHY
   [Anonymous], EFFICIENCY PROVABLY
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], WASHINGTON POST
   [Anonymous], SEALING LEAK CLASSIC
   [Anonymous], PRACTICAL LATTICE BA
   [Anonymous], P 1 INT WORKSH SEC I
   [Anonymous], THESIS
   [Anonymous], 1976, Algorithms and Complexity: New Directions and Recent Results
   [Anonymous], COMMUNICATION
   [Anonymous], WORKSH CYB POSTQ WOR
   [Anonymous], 2015, NSA SUIT B CRYPT
   [Anonymous], 2014, IACR CRYPTOL EPRINT
   [Anonymous], 1994, PROC 35 ANN S FDN CO, DOI DOI 10.1109/SFCS.1994.365700
   [Anonymous], DESIGN HARDWARE BUIL
   [Anonymous], 383 IACR CRYPT
   [Anonymous], ENHANCED LATTICE BAS
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], 2014, 2014591 CRYPT EPRINT
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], FAST FOURIER TRANSFO
   [Anonymous], 2001, Prime numbers, a computational perspective
   Balasch Josep, 2012, Smart Card Research and Advanced Applications. 11th International Conference (CARDIS 2012). Revised Selected Papers, P158, DOI 10.1007/978-3-642-37288-9_11
   BARRETT P, 1987, LECT NOTES COMPUT SC, V263, P311
   Bertoni G., 2012, Tech. Rep.
   Blahut Richard E., 2010, FAST ALGORITHMS SIGN
   Bos J, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1006, DOI 10.1145/2976749.2978425
   Bos JW, 2015, P IEEE S SECUR PRIV, P553, DOI 10.1109/SP.2015.40
   Chen DD, 2015, IEEE T CIRCUITS-I, V62, P157, DOI 10.1109/TCSI.2014.2350431
   Chu E, 2000, COMP MATH SERIES, P3
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   CRANDALL R, 1994, MATH COMPUT, V62, P305, DOI 10.2307/2153411
   Devroye L., 1986, Non-Uniform Random Variate Generation
   Ducas L, 2014, LECT NOTES COMPUT SC, V8874, P22, DOI 10.1007/978-3-662-45608-8_2
   Ducas L, 2013, LECT NOTES COMPUT SC, V8042, P40, DOI 10.1007/978-3-642-40041-4_3
   Düll M, 2015, DESIGN CODE CRYPTOGR, V77, P493, DOI 10.1007/s10623-015-0087-1
   Gentleman W. M., 1966, P AFIPS FALL JOINT C, P563, DOI DOI 10.1145/1464291.1464352
   Güneysu T, 2013, LECT NOTES COMPUT SC, V7932, P67, DOI 10.1007/978-3-642-38616-9_5
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Heyse S, 2013, LECT NOTES COMPUT SC, V8086, P273, DOI 10.1007/978-3-642-40349-1_16
   Hirschhorn PS, 2009, LECT NOTES COMPUT SC, V5536, P437, DOI 10.1007/978-3-642-01957-9_27
   Hoffstein J., 1998, Algorithmic Number Theory. Third International Symposium, ANTS-III. Proceedings, P267, DOI 10.1007/BFb0054868
   Hoffstein J, 2014, LECT NOTES COMPUT SC, V8479, P476, DOI 10.1007/978-3-319-07536-5_28
   Hutter Michael, 2013, Progress in Cryptology - AFRICACRYPT 2013. 6th International Conference on Crytology in Africa. Proceedings, P156, DOI 10.1007/978-3-642-38553-7_9
   Lindner R, 2011, LECT NOTES COMPUT SC, V6558, P319, DOI 10.1007/978-3-642-19074-2_21
   Liu Z, 2015, LECT NOTES COMPUT SC, V9293, P663, DOI 10.1007/978-3-662-48324-4_33
   Longa P, 2016, LECT NOTES COMPUT SC, V10052, P124, DOI 10.1007/978-3-319-48965-0_8
   Lynbashevsky V, 2010, LECT NOTES COMPUT SC, V6110, P1, DOI 10.1145/2535925
   Lyubashevsky V, 2012, LECT NOTES COMPUT SC, V7237, P738, DOI 10.1007/978-3-642-29011-4_43
   Mingjie Liu, 2013, Topics in Cryptology - CT-RSA 2013. The Cryptographers Track at the RSA Conference 2013. Proceedings, P293, DOI 10.1007/978-3-642-36095-4_19
   Oder, 2014, DAC, P1
   Peikert C, 2010, LECT NOTES COMPUT SC, V6223, P80, DOI 10.1007/978-3-642-14623-7_5
   Pöppelmann T, 2015, LECT NOTES COMPUT SC, V9230, P346, DOI 10.1007/978-3-319-22174-8_19
   Pöppelmann T, 2014, LECT NOTES COMPUT SC, V8282, P68, DOI 10.1007/978-3-662-43414-7_4
   Pöppelmann T, 2014, IEEE INT SYMP CIRC S, P2796, DOI 10.1109/ISCAS.2014.6865754
   Roy SS, 2014, LECT NOTES COMPUT SC, V8731, P371, DOI 10.1007/978-3-662-44709-3_21
   Saarinen M.-J. O, 2015, IACR CRYPTOLOGY EPRI, V2015, P953
   Shi Bai, 2014, Topics in Cryptology - CT-RSA 2014. The Cryptographers Track at the RSA Conference 2014. Proceedings: LNCS 8366, P28, DOI 10.1007/978-3-319-04852-9_2
   Stehlé D, 2011, LECT NOTES COMPUT SC, V6632, P27, DOI 10.1007/978-3-642-20465-4_4
   Winkler F, 1996, Polynomial Algorithms in Computer Algebra
NR 64
TC 17
Z9 18
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 117
DI 10.1145/3092951
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000027
OA Green Published
DA 2024-07-18
ER

PT J
AU Mozaffari-Kermani, M
   Azarderakhsh, R
   Aghaie, A
AF Mozaffari-Kermani, Mehran
   Azarderakhsh, Reza
   Aghaie, Anita
TI Fault Detection Architectures for Post-Quantum Cryptographic Stateless
   Hash-Based Secure Signatures Benchmarked on ASIC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Application-specific integrated circuit (ASIC); secure hash-based
   signatures; reliability
ID ERROR-DETECTION; SCHEME
AB Symmetric-key cryptography can resist the potential post-quantum attacks expected with the not-so-faraway advent of quantum computing power. Hash-based, code-based, lattice-based, and multivariate-quadratic equations are all other potential candidates, the merit of which is that they are believed to resist both classical and quantum computers, and applying "Shor's algorithm"-the quantum-computer discrete-logarithm algorithm that breaks classical schemes-to them is infeasible. In this article, we propose, assess, and benchmark reliable constructions for stateless hash-based signatures. Such architectures are believed to be one of the prominent post-quantum schemes, offering security proofs relative to plausible properties of the hash function; however, it is well known that their confidentiality does not guarantee reliable architectures in the presence natural and malicious faults. We propose and benchmark fault diagnosis methods for this post-quantum cryptography variant through case studies for hash functions and present the simulations and implementations results (through application-specific integrated circuit evaluations) to show the applicability of the presented schemes. The proposed approaches make such hash-based constructions more reliable against natural faults and help protecting them against malicious faults and can be tailored based on the resources available and for different reliability objectives.
C1 [Mozaffari-Kermani, Mehran; Aghaie, Anita] Rochester Inst Technol, Elect & Microelect Dept, Rochester, NY 14610 USA.
   [Azarderakhsh, Reza] Rochester Inst Technol, Rochester, NY 14623 USA.
   [Azarderakhsh, Reza] Florida Atlantic Univ, Dept Comp & Elect Engn & Comp Sci, Boca Raton, FL 33431 USA.
   [Azarderakhsh, Reza] Florida Atlantic Univ, Boca Raton, FL 33431 USA.
C3 Rochester Institute of Technology; Rochester Institute of Technology;
   State University System of Florida; Florida Atlantic University; State
   University System of Florida; Florida Atlantic University
RP Mozaffari-Kermani, M (corresponding author), Rochester Inst Technol, Elect & Microelect Dept, Rochester, NY 14610 USA.
EM m.mozaffari@rit.edu; razarderakhsh@fau.edu; aa6964@rit.edu
RI Aghaie, Anita/HJP-1198-2023; Mozaffari Kermani, Mehran/IAR-5293-2023
OI Aghaie, Anita/0000-0003-2470-3408; Mozaffari Kermani,
   Mehran/0000-0003-4513-3109
FU Texas Instruments faculty award
FX This work was supported by the Texas Instruments faculty award granted
   to the authors.
CR Akbar MA, 2014, IEEE T CIRCUITS-I, V61, P2212, DOI 10.1109/TCSI.2013.2295930
   Ali SS, 2013, J CRYPTOGR ENG, V3, P73, DOI 10.1007/s13389-012-0046-y
   [Anonymous], 1997, ADV CRYPTOLOGY EUROC
   [Anonymous], INT FINANCIAL LAW RE
   Aumasson J.-P., 2010, BLAKE HASH FUNCTION
   Bayat-Sarmadi S, 2007, IEEE T VLSI SYST, V15, P413, DOI 10.1109/TVLSI.2007.893659
   Bayat-Sarmadi S, 2014, IEEE T COMPUT AID D, V33, P1105, DOI 10.1109/TCAD.2014.2307002
   Bernstein D. J., 2008, CHACHA VARIANT SALSA
   Bernstein DJ, 2015, LECT NOTES COMPUT SC, V9056, P368, DOI 10.1007/978-3-662-46800-5_15
   Bernstein Daniel J., 2009, Post-quantum cryptography, P1, DOI [10.1007/978-3-540-88702-71, 10.1007/978-3-540-88702-7, DOI 10.1007/978-3-540-88702-71, DOI 10.1007/978-3-540-88702-7, 10.1007/978-3-540-88702-7_1, DOI 10.1007/978-3-540-88702-7_1]
   Bernstein DJ., 2021, DNS RANDOM LIB INTER
   Bogdanov A, 2013, IEEE T COMPUT, V62, P2041, DOI 10.1109/TC.2012.196
   Buchmann J, 2011, LECT NOTES COMPUT SC, V7071, P117, DOI 10.1007/978-3-642-25405-5_8
   Ding JT, 2005, LECT NOTES COMPUT SC, V3531, P164
   Fenn S, 1998, J ELECTRON TEST, V13, P29, DOI 10.1023/A:1008333132366
   Goldreich Oded, 2004, Foundations of cryptography: Basic applications, V2
   Grover L. K., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P212, DOI 10.1145/237814.237866
   Guneysu T., 2012, PRACTICAL LATT UNPUB
   Guo XF, 2015, J CRYPTOGR ENG, V5, P153, DOI 10.1007/s13389-014-0092-8
   Guo XF, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P118, DOI 10.1109/HST.2014.6855581
   Guo XF, 2014, J ELECTRON TEST, V30, P725, DOI 10.1007/s10836-014-5494-0
   Guo XF, 2013, IEEE T COMPUT AID D, V32, P1595, DOI 10.1109/TCAD.2013.2263037
   Hlsing A., 2013, Security Engineering and Intelligence Informatics, VVolume 8128, P194, DOI [10.1007/978-3-642-40588-414, DOI 10.1007/978-3-642-40588-414]
   Kermani MM, 2006, INT SYM DEFEC FAU TO, P572, DOI 10.1109/DFT.2006.50
   Lamport L., 1979, CSL98 SRI INT, V238
   Maistri P, 2008, IEEE T COMPUT, V57, P1528, DOI 10.1109/TC.2008.149
   Malkin TG, 2006, LECT NOTES COMPUT SC, V4236, P159
   MERKLE RC, 1990, LECT NOTES COMPUT SC, V435, P218, DOI 10.1007/0-387-34805-0_21
   Mozaffari-Kermani Mehran, 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P80, DOI 10.1109/FDTC.2011.11
   Mozaffari-Kermani M, 2007, WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P47
   Mozaffari-Kermani M, 2015, IEEE T VLSI SYST, V23, P2804, DOI 10.1109/TVLSI.2014.2382715
   Mozaffari-Kermani M, 2014, IEEE EMBED SYST LETT, V6, P89, DOI 10.1109/LES.2014.2365099
   Mozaffari-Kermani M, 2013, IEEE T IND ELECTRON, V60, P5925, DOI 10.1109/TIE.2012.2228144
   Mozaffari-Kermani M, 2011, IEEE T VLSI SYST, V19, P85, DOI 10.1109/TVLSI.2009.2031651
   Mozaffari-Kermani M, 2010, IEEE T COMPUT, V59, P608, DOI 10.1109/TC.2010.33
   Natale G, 2009, J ELECTRON TEST, V25, P269, DOI 10.1007/s10836-009-5106-6
   Overbeck R., 2009, Postquantum cryptography, P95, DOI [DOI 10.1007/978-3-540-88702-7_4, 10.1007/978-3-540-88702-74]
   Peikert C., 2014, LATTICE CRYPTO UNPUB
   Shor PW, 1997, SIAM J COMPUT, V26, P1484, DOI 10.1137/S0036144598347011
   Song F, 2014, LECT NOTES COMPUT SC, V8772, P246, DOI 10.1007/978-3-319-11659-4_15
   Tunstall M, 2011, LECT NOTES COMPUT SC, V6633, P224, DOI 10.1007/978-3-642-21040-2_15
   Yen CH, 2006, IEEE T COMPUT, V55, P720, DOI 10.1109/TC.2006.90
NR 42
TC 12
Z9 12
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 59
DI 10.1145/2930664
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900032
DA 2024-07-18
ER

PT J
AU Marz, S
   Vander Zanden, B
AF Marz, Stephen
   Vander Zanden, Brad
TI Reducing Power Consumption and Latency in Mobile Devices Using an Event
   Stream Model
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Graphical user interfaces; kernel event stream model; mobile devices;
   power conservation; push model; reduced latency
AB Most consumer-based mobile devices use asynchronous events to awaken apps. Currently, event handling is implemented in either an application or an application framework such as Java's virtual machine (VM) or Microsoft's. NET, and it uses a "polling loop" that periodically queries an event queue to determine if an event has occurred. These loops must awaken the process, check for an event, and then put the process back to sleep many times per second. This constant arousal prevents the CPU from being put into a deep sleep state, which increases power consumption. Additionally, the process cannot check for events while it sleeps, and this delay in handling events increases latency, which is the time that elapses between when an event occurs and when the application responds to the event. We call this model of event handling a "pull" model because it needs to query hardware devices or software queues in order to "pull" events from them. Recent advances in input devices support direct, informative interrupts to the kernel when an event occurs. This allows us to develop a much more efficient event-handling model called the "Event Stream Model" (ESM). This model is a push model that allows a process to sleep as long as no event occurs but then immediately awakens a process when an event occurs. This model eliminates the polling loop, thus eliminating latency-inducing sleep between polls and reducing unnecessary power consumption. To work properly, the ESM model must be implemented in the kernel rather than in the application. In this article, we describe how we implemented the ESM model in Android operating system (OS). Our results show that with the event stream model, power consumption is reduced by up to 23.8% in certain circumstances, and latency is reduced by an average of 13.6ms.
C1 [Marz, Stephen; Vander Zanden, Brad] Univ Tennessee, Dept Elect Engn & Comp Sci, Min Kao Bldg,1520 Middle Dr, Knoxville, TN 37996 USA.
C3 University of Tennessee System; University of Tennessee Knoxville
RP Marz, S (corresponding author), Univ Tennessee, Dept Elect Engn & Comp Sci, Min Kao Bldg,1520 Middle Dr, Knoxville, TN 37996 USA.
EM smarz1@vols.utk.edu; bvz@eecs.utk.edu
OI Marz, Stephen/0000-0002-7487-9156
CR Alagöz I, 2014, LECT NOTES COMPUT SC, V8376, P207, DOI 10.1007/978-3-319-05359-2_15
   [Anonymous], 2010, INT C COMP ARCH ISCA
   [Anonymous], 2012, P USENIX ANN TECH C
   [Anonymous], IEEE Trans. Neural Netw. Learn. Syst.
   ARM, 2013, ARM GEN INT CONTR
   Arpinen T, 2012, J SYST ARCHITECT, V58, P209, DOI 10.1016/j.sysarc.2011.01.003
   Bhadauria Major, 2008, P 5 C COMP FRONT CF, P119
   Carroll A., 2010, USENIX annual technical conference, P271
   Chee Siang Wong, 2008, Operating Systems Review, V42, P34, DOI 10.1145/1400097.1400102
   Chen J, 2002, LECT NOTES COMPUT SC, V2495, P359
   Chen X, 2014, INT SYMP WIREL, P70, DOI 10.1109/WPMC.2014.7014793
   Cugola G., 2015, P 9 ACM INT C DISTRI, P10, DOI DOI 10.1145/2675743.2771834
   Desai A, 2013, ACM SIGPLAN NOTICES, V48, P321, DOI 10.1145/2499370.2462184
   Gomez A, 2015, DES AUT TEST EUROPE, P269
   HeeMan Park, 2008, Proceedings of the 5th International Conference on Soft Computing as Transdisciplinary Science and Technology 2008. In Memory of Professor Yasuhiko Dote, P620
   Holtsnider B.Jaffe., 2012, IT manager's handbook: Getting your new job done
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   Jindal Abhilash., 2013, P 8 ACM EUROPEAN C C, P253
   Kerrisk Michael, 2015, POSIX SIGNALS MANUAL
   Khan UA, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2529992
   Kim M, 2007, P 5 INT WORKSH JAV T, P3
   Kim M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814544
   Kroah-Hartman Greg, 2007, EVERYTHING YOU NEVER
   Lemon Jonathan, 2013, KQUEUE FREEBSD SYSTE
   MARTIN TL, 2003, ACM T EMBED COMPUT S, V2, P255
   Neves Carlos Rafael Gimenes das, 2011, P 10 SIGPLAN S NEW I, P177
   Oquist Gustav, 2007, P 6 INT C MOBILE UBI, P176, DOI DOI 10.1145/1329469.1329493
   Pabla Chandandeep Singh, 2009, LINUX J, V184, P82
   Rodrigues R, 2014, I CONF VLSI DESIGN, P204, DOI 10.1109/VLSID.2014.42
   Rossi Frederic, 2003, LINUX J, V2003, p[111, 7]
   Salah K, 2011, COMPUT ELECTR ENG, V37, P1090, DOI 10.1016/j.compeleceng.2011.07.001
   Shayesteh Anahita, 2006, P 2006 INT C COMP AR, P345
   Shih HC, 2012, COMPUT NETW, V56, P548, DOI 10.1016/j.comnet.2011.10.005
   Singh Arneet, 2014, GOOGLE INTRO ART AND
   Stewart Bruce, 2011, IS YOUR ANDROID APP
   Strebelow Ronald, 2012, Multicore Software Engineering, Performance, and Tools. Proceedings International Conference (MSEPT 2012), P54, DOI 10.1007/978-3-642-31202-1_6
   Vekris Panagiotis., 2012, P 2012 USENIX C POWE, P3
   Wang CK, 2013, I SYMPOS LOW POWER E, P120, DOI 10.1109/ISLPED.2013.6629277
   Zhan Qingbo, 2011, P 2011 1 INT WORKSH, P5
NR 39
TC 4
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 11
DI 10.1145/2964203
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900011
DA 2024-07-18
ER

PT J
AU Hilal, AR
   Basir, O
AF Hilal, Allaa R.
   Basir, Otman
TI A Collaborative Energy-Aware Sensor Management System Using Team Theory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Pervasive Systems; Wireless Networks; Energy-Aware Computing;
   Belief-Desire-Intention Model; Distributed Reasoning; Joint Intention
   Theory; Team-Theoretic; Sensor management; wireless sensor network;
   power-aware algorithms
ID NETWORKS; FRAMEWORK; TRACKING
AB With limited battery supply, power is a scarce commodity in wireless sensor networks. Thus, to prolong the lifetime of the network, it is imperative that the sensor resources are managed effectively. This task is particularly challenging in heterogeneous sensor networks for which decisions and compromises regarding sensing strategies are to be made under time and resource constraints. In such networks, a sensor has to reason about its current state to take actions that are deemed appropriate with respect to its mission, its energy reserve, and the survivability of the overall network. Sensor Management controls and coordinates the use of the sensory suites in a manner that maximizes the success rate of the system in achieving its missions. This article focuses on formulating and developing an autonomous energy-aware sensor management system that strives to achieve network objectives while maximizing its lifetime. A team-theoretic formulation based on the Belief-Desire-Intention (BDI) model and the Joint Intention theory is proposed as a mechanism for effective and energy-aware collaborative decision-making. The proposed system models the collective behavior of the sensor nodes using the Joint Intention theory to enhance sensors' collaboration and success rate. Moreover, the BDI modeling of the sensor operation and reasoning allows a sensor node to adapt to the environment dynamics, situation-criticality level, and availability of its own resources. The simulation scenario selected in this work is the surveillance of the Waterloo International Airport. Various experiments are conducted to investigate the effect of varying the network size, number of threats, threat agility, environment dynamism, as well as tracking quality and energy consumption, on the performance of the proposed system. The experimental results demonstrate the merits of the proposed approach compared to the state-of-the-art centralized approach adapted from Atia et al. [2011] and the localized approach in Hilal and Basir [2015] in terms of energy consumption, adaptability, and network lifetime. The results show that the proposed approach has 12x less energy consumption than that of the popular centralized approach.
C1 [Hilal, Allaa R.; Basir, Otman] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Hilal, AR (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
EM ahilal@uwaterloo.ca; obasir@uwaterloo.ca
RI Basir, Otman/ISU-4477-2023
OI Basir, Otman/0000-0002-6454-0538
CR Akselrod D, 2007, IEEE SYS MAN CYBERN, P590
   Akselrod D., 2010, SENSOR NETWORKS THEO
   Anastasi G, 2009, AD HOC NETW, V7, P537, DOI 10.1016/j.adhoc.2008.06.003
   [Anonymous], 2011 INT C COMP MAN
   Atia G., 2011, INF THEOR APPL WORKS, V99, P1
   Bratman Michael., 1987, Intention, Plans, and
   Brooks Christopher H., 2003, AUTON AGENT MULTI-AG, V7, P145
   Conti M, 2014, IEEE COMMUN MAG, V52, P85, DOI 10.1109/MCOM.2014.6710069
   Cortez RA, 2008, IEEE ROBOT AUTOM MAG, V15, P85, DOI 10.1109/MRA.2008.928590
   Frew Eric W., 2009, IFAC WORKSH NETW ROB
   Fuemmeler JA, 2011, IEEE T SIGNAL PROCES, V59, P4354, DOI 10.1109/TSP.2011.2159496
   Fuemmeler JA, 2010, IEEE T SIGNAL PROCES, V58, P3742, DOI 10.1109/TSP.2010.2046896
   Gandhi Charu, 2014, INT COMP NETW INF P, V243, P111
   Hai-Ying Zhou, 2011, Wireless Sensor Network, V3, P18, DOI 10.4236/wsn.2011.31003
   Hilal A. R., 2011, 2011 International Conference on Networking, Sensing and Control (ICNSC 2011), P492, DOI 10.1109/ICNSC.2011.5874929
   Hilal Allaa, 2013, THESIS
   Hilal AR, 2011, ANN IEEE SYST CONF, P361
   Hilal AR, 2015, IEEE SYST J, V9, P529, DOI 10.1109/JSYST.2014.2334071
   Hilal AR, 2008, IEEE IPCCC, P378, DOI 10.1109/PCCC.2008.4745104
   Hilal Allaa R., 2013, PERVASIVE SURVEILLAN, P199
   Infineon, 2015, DAT INF TDA5250
   Jenkins KL, 2011, P AMER CONTR CONF, P4934
   JENNINGS NR, 1995, ARTIF INTELL, V75, P195, DOI 10.1016/0004-3702(94)00020-2
   Jia J, 2009, COMPUT MATH APPL, V57, P1767, DOI 10.1016/j.camwa.2008.10.037
   Kastella K, 1997, IEEE T SYST MAN CY A, V27, P112, DOI 10.1109/3468.553230
   Kolba M. P., 2009, P SPIE DETECTION SEN, P1
   Kolba MP, 2007, IEEE T SIGNAL PROCES, V55, P2731, DOI 10.1109/TSP.2007.893905
   Kolba MP, 2011, IEEE T SYST MAN CY A, V41, P105, DOI 10.1109/TSMCA.2010.2058098
   Kolba Mark P., 2007, P SPIE INT SOC OPT E, P1
   Kreucher C, 2005, INT CONF ACOUST SPEE, P885
   Kreucher Chris, 2006, DIGIT SIGNAL PROCESS, V16, P546
   Kreucher CM, 2007, P IEEE, V95, P978, DOI 10.1109/JPROC.2007.893247
   Kreucher CM, 2005, PROC SPIE, V5820, P141, DOI 10.1117/12.608436
   Krishnamurthy V, 2007, IEEE T SIGNAL PROCES, V55, P4938, DOI 10.1109/TSP.2007.897908
   Léchevin N, 2009, IEEE T CONTR SYST T, V17, P505, DOI 10.1109/TCST.2008.2000980
   Li M, 2009, IEEE ACM T NETWORK, V17, P1256, DOI 10.1109/TNET.2008.2006818
   Li Y, 2009, DIGIT SIGNAL PROCESS, V19, P978, DOI 10.1016/j.dsp.2007.05.004
   Liao WH, 2009, IEEE T SYST MAN CY A, V39, P782, DOI 10.1109/TSMCA.2009.2014168
   Miller SA, 2009, EURASIP J ADV SIG PR, DOI 10.1155/2009/724597
   Misra Sudip, 2010, IEEE Transactions on Network and Service Management, V7, P107, DOI 10.1109/TNSM.2010.06.I9P0319
   Nazir B., 2011, Electronics, Communications and Photonics Conference (SIECPC), P1
   Pokahr A, 2005, LECT NOTES ARTIF INT, V3550, P82, DOI 10.1007/11550648_8
   Pokahr Alexander, 2008, JADEX RES PROJECT
   Prashanth L, 2014, COMSNETS, P1
   Qu Q, 2010, IEEE T WIREL COMMUN, V9, P3120, DOI 10.1109/TWC.2010.090210.091119
   Rajasegarar S., 2010, Proceedings of the 2010 Sixth International Conference on Intelligent Sensors, Sensor Networks and Information Processing (ISSNIP 2010), P211, DOI 10.1109/ISSNIP.2010.5706776
   RAO AS, 1991, PRINCIPLES OF KNOWLEDGE REPRESENTATION AND REASONING, P473
   Rault T, 2014, COMPUT NETW, V67, P104, DOI 10.1016/j.comnet.2014.03.027
   Razzaque MA, 2014, SENSORS-BASEL, V14, P2822, DOI 10.3390/s140202822
   Ryan A, 2010, ROBOT AUTON SYST, V58, P574, DOI 10.1016/j.robot.2010.01.001
   Saleh S, 2013, T EMERGING TELECOMMU
   Shajari Mehdi, 2004, PST, P181
   Tian H., 2006, ACM Trans. Sensor Networks, V2, P1, DOI DOI 10.1145/1138127.1138128
   Tung KC, 2010, LECT NOTES ARTIF INT, V6423, P387, DOI 10.1007/978-3-642-16696-9_42
   Wang Q, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P142, DOI 10.1109/SAHCN.2007.4292826
   Williams JL, 2007, IEEE T SIGNAL PROCES, V55, P4300, DOI 10.1109/TSP.2007.896099
   Wooldridge M., 1996, Distributed Software Agents and Applications. 6th European Workshop on Modelling Autonomous Agents in Multi-Agent World, MAAMAW'94. Proceedings, P40
   Wooldridge M., 1994, Temporal Logic. First International Conference, ICTL '94 Proceedings, P317, DOI 10.1007/BFb0013996
   Xu YQ, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON MOBILE DATA MANAGEMENT, P346
   Zalta Edward N., 1995, TECHNICAL REPORT
   Zhao Fen., 2004, MORGAN KAUFMANN SERI
NR 61
TC 6
Z9 6
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 52
DI 10.1145/2910574
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700013
DA 2024-07-18
ER

PT J
AU Zeng, J
   Yang, LT
   Ma, JH
AF Zeng, Jing
   Yang, Laurence T.
   Ma, Jianhua
TI A System-Level Modeling and Design for Cyber-Physical-Social Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Cyber-physical-social systems; IoT;
   pervasive computing; system-level design; multi-objective optimization
AB The design of cyber-physical-social systems (CPSS) is a novel and challenging research field due that it emphasizes the deep fusion of cyberspace, physical space, and social space. In this article, we extend our previously proposed system-level design framework [Zeng et al. 2015] to tailor it to the needs of social scenario of multiple users. A hierarchical Petri net-based model and social flow are presented to extend the control flow and formally describe the social interactions of multiple users, respectively. By using the extended model, the system-level optimization for CPSS can be achieved by the improved design flow. Specifically, object emplacement and user satisfaction are further extended into the social environment. Also maximal power estimation algorithm is improved, leveraging the extended intermediate representation model. Finally, we use a smart office case to demonstrate the feasibility and effectiveness of our improved design approach for multiple users.
C1 [Zeng, Jing] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Luoyu Rd 1037, Wuhan, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Math Stat & Comp Sci, Antigonish, NS B2G 2W5, Canada.
   [Ma, Jianhua] Hosei Univ, 3-7-2 Kajino Cho, Koganei, Tokyo 1848584, Japan.
C3 Huazhong University of Science & Technology; Saint Francis Xavier
   University - Canada; Hosei University
RP Zeng, J (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Luoyu Rd 1037, Wuhan, Peoples R China.
EM jerryzengjing@gmail.com; ltyang@gmail.com; jianhua@hosei.ac.jp
RI zeng, jing/JDW-4350-2023; Laurence T. Yang, FCAE/AAA-1898-2019
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Zeng,
   Jing/0009-0000-4100-5869
FU Grants-in-Aid for Scientific Research [26330350] Funding Source: KAKEN
CR Anliker U, 2004, IEEE T COMPUT, V53, P1017, DOI 10.1109/TC.2004.36
   [Anonymous], 2011, SIMULATION MONTE CAR
   [Anonymous], 2010, Proceedings of the 8th ACM Conference on Designing Interactive Systems, DOI DOI 10.1145/1858171.1858175
   Becker C, 2005, PERS UBIQUIT COMPUT, V9, P20, DOI 10.1007/s00779-004-0270-2
   Bischoff U, 2007, LECT NOTES COMPUT SC, V4794, P230
   Campbell AT, 2008, IEEE INTERNET COMPUT, V12, P12, DOI 10.1109/MIC.2008.90
   Capulli F, 2006, 2006 3rd International Symposium on Wireless Communication Systems, Vols 1-2, P621, DOI 10.1109/ISWCS.2006.4362375
   Chao Qian, 2013, 2013 IEEE International Conference on Green Computing and Communications (GreenCom) and IEEE Internet of Things (iThings) and IEEE Cyber, Physical and Social Computing (CPSCom), P71, DOI 10.1109/GreenCom-iThings-CPSCom.2013.37
   Coello C. A. C., 2007, EVOLUTIONARY ALGORIT, V5
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Fehling F., 1993, Advances in Petri Nets 1993, P148
   Grun Peter, 1996, P 22 EUROMICRO C, P185
   Hewitt C., 1973, PROC 3 INT JOINT C A, P235, DOI 10.1145/359545.359563
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Leonardi F, 2011, ACM IEEE INT CONF CY, P215, DOI 10.1109/ICCPS.2011.23
   Malik A, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362344
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Naik U, 2014, WIRELESS PERS COMMUN, V79, P1003, DOI 10.1007/s11277-014-1914-9
   Ortega RB, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P437, DOI 10.1109/ICCAD.1998.742910
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Ramchandani C., 1974, THESIS
   Ranganathan A, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Workshops, P194, DOI 10.1109/PERCOMW.2005.85
   Rebola Claudia B., 2012, Social Robotics. 4th International Conference (ICSR 2012). Proceedings, P188, DOI 10.1007/978-3-642-34103-8_19
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   Sheth A, 2013, IEEE INTELL SYST, V28, P78, DOI 10.1109/MIS.2013.20
   Smirnov A, 2015, PROC CIRP, V30, P329, DOI 10.1016/j.procir.2015.02.089
   Wang FY, 2010, IEEE INTELL SYST, V25, P85, DOI 10.1109/MIS.2010.104
   XU YQ, 2013, P IEEE 10 INT C HIGH, P2135, DOI DOI 10.1109/HPCC.AND.EUC.2013.306
   Zeng J., 2015, IEEE T EMERGING TOPI
   Zhou Pengfei, 2012, MOBISYS, P379, DOI DOI 10.1145/2307636.2307671
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
NR 31
TC 30
Z9 31
U1 1
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 35
DI 10.1145/2834119
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500016
DA 2024-07-18
ER

PT J
AU Sun, JH
   Guan, N
   Wang, Y
   Deng, QX
   Zeng, P
   Yi, W
AF Sun, Jinghao
   Guan, Nan
   Wang, Yang
   Deng, Qingxu
   Zeng, Peng
   Yi, Wang
TI Feasibility of Fork-Join Real-Time Task Graph Models: Hardness and
   Algorithms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Fork-join; digraph-based task;
   EDF-schedulability; tractability
AB In the formal analysis of real-time systems, modeling of branching codes and modeling of intratask parallelism structures are two of the most important research topics. These two real-time properties are combined, resulting in the fork-join real-time task (FJRT) model, which extends the digraph-based task model with forking and joining semantics. We prove that the EDF schedulability problem on a preemptive uniprocessor for the FJRT model is coNP-hard in the strong sense, even if the utilization of the task system is bounded by a constant strictly less than 1. Then, we show that the problem becomes tractable with some slight structural restrictions on parallel sections, for which we propose an exact schedulability test with pseudo-polynomial time complexity. Our results thus establish a borderline between the tractable and intractable FJRT models.
C1 [Sun, Jinghao; Guan, Nan; Wang, Yang; Deng, Qingxu] Northeastern Univ, Sch Informat Sci & Engn, Shenyang, Peoples R China.
   [Zeng, Peng] Chinese Acad Sci, Shenyang Inst Automat, Lab Networked Control Syst, Beijing 100864, Peoples R China.
   [Yi, Wang] Uppsala Univ, Dept Informat Technol, Uppsala, Sweden.
C3 Northeastern University - China; Chinese Academy of Sciences; Shenyang
   Institute of Automation, CAS; Uppsala University
RP Guan, N (corresponding author), Northeastern Univ, Sch Informat Sci & Engn, Shenyang, Peoples R China.
EM jhsun@mail.dlut.edu.cn; guannan@ise.neu.edu.cn; 1510406@stu.neu.edu.cn;
   Dengqx@mail.neu.edu.cn; zp@sia.cn; yi@it.uu.se
RI Zeng, Peng/ABD-4844-2021; Cao, Yang/HGD-6463-2022
OI Guan, Nan/0000-0003-3775-911X; ceng, peng/0000-0001-7863-3260
FU Natural Science Foundation of China [61300194, 61300022, 61472072];
   National Basic Pre-research Program of China [2014CB360509]; Opening
   Project of Key Laboratory of Networked Control Systems of Chinese
   Academy of Sciences
FX This work is supported by the Natural Science Foundation of China, under
   grant no. 61300194, grant no. 61300022, and grant no. 61472072, the
   National Basic Pre-research Program of China 2014CB360509, and the
   Opening Project of Key Laboratory of Networked Control Systems of
   Chinese Academy of Sciences.
CR Angermann A., 2007, MATLAB SIMULINK STAT
   [Anonymous], P ACM SIGBED REV
   AXER P, 2013, 2013 25 EUR C REAL T, P215, DOI DOI 10.1109/ECRTS.2013.31
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P3, DOI 10.1109/ECRTS.2008.27
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Baruah S, 2010, REAL TIM SYST SYMP P, P173, DOI 10.1109/RTSS.2010.19
   Baruah S, 2010, IEEE INT CONF EMBED, P195, DOI 10.1109/RTCSA.2010.25
   Baruah Sanjoy, 2005, 26 IEEE INT REAL TIM
   Baruah SK, 2003, REAL-TIME SYST, V24, P93, DOI 10.1023/A:1021711220939
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Chwa Hoon Sung, 2013, 2013 25 EUR C REAL T, P24
   Cook S. A., 1971, Proceedings of the 3rd annual ACM symposium on theory of computing, P151
   Ejsing-Duun Daniel, 2013, CONCURRENT REAL TIME, P1
   Ferry D, 2013, IEEE REAL TIME, P261, DOI 10.1109/RTAS.2013.6531098
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Mok Lau, 1983, THESIS MIT CAMBRIDGE, V1
   Nelissen G, 2012, EUROMICRO, P321, DOI 10.1109/ECRTS.2012.37
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
   Saifullah A., 2012, WUCSE201214
   STIGGE M, 2011, 2011 17 IEEE REAL TI, P71, DOI DOI 10.1109/RTAS.2011.15
   Stigge M, 2013, REAL TIM SYST SYMP P, P340, DOI 10.1109/RTSS.2013.41
NR 26
TC 10
Z9 12
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 14
DI 10.1145/2809780
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000014
DA 2024-07-18
ER

PT J
AU De Groote, R
   Hölzenspies, PKE
   Kuper, J
   Smit, GJM
AF De Groote, Robert
   Holzenspies, Philip K. E.
   Kuper, Jan
   Smit, Gerard J. M.
TI Incremental Analysis of Cyclo-Static Synchronous Dataflow Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Analysis; dataflow graphs; cyclo-static synchronous
AB In this article, we present a mathematical characterisation of admissible schedules of cyclo-static dataflow (CSDF) graphs. We demonstrate how algebra ic manipulation of this characterization is related to unfolding CSDF actors and how this manipulation allows CSDF graphs to be transformed into MRSDF graphs that are equivalent, in the sense that they admit the same set of schedules. The presented transformation allows the rich set of existing analysis techniques for MRSDF graphs to be applied to CSDF graphs and generalizes the well-known transformations from CSDF and MRSDF into HSDF. Moreover, it gives rise to an incremental approach to the analysis of CSDF graphs, where approximate analyses are combined with exact transformations. We show the applicability of this incremental approach by demonstrating its effectiveness on the problem of optimizing buffer sizes under a throughput constraint.
C1 [De Groote, Robert; Kuper, Jan; Smit, Gerard J. M.] Univ Twente, Fac EEMCS, NL-7500 AE Enschede, Netherlands.
   [Holzenspies, Philip K. E.] Facebook, Menlo Pk, CA 94025 USA.
C3 University of Twente; Facebook Inc
RP De Groote, R (corresponding author), Univ Twente, Fac EEMCS, POB 217, NL-7500 AE Enschede, Netherlands.
EM robert.degroote@utwente.nl; drphil@fb.com; j.kuper@utwente.nl;
   g.j.m.smit@utwente.nl
FU EU project SENSATION [318490]; EU project POLOA [610686]
FX This research is partly supported by EU projects SENSATION
   (FP7-ICT-2011-8, grant agreement no. 318490) and POLOA (FP7-ICT-2013-10,
   grant agreement no. 610686).
CR [Anonymous], THESIS
   [Anonymous], 1995, ASILOMAR C SIGNALS S
   [Anonymous], 2006, Application of Concurrency to System Design
   Benazouz M., 2013, INT WORKSHOP SOFTWAR, P3
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Cohen G., 1992, SYNCHRONIZATION LINE
   Dasdan A, 2004, ACM T DES AUTOMAT EL, V9, P385, DOI 10.1145/1027084.1027085
   de Groote R., 2014, P 17 INT WORKSH SOFT, P11, DOI [10.1145/2609248.2609249, DOI 10.1145/2609248.2609249]
   de Groote R, 2013, P ACM IEEE INT CONF, P35
   de Groote R, 2012, EUROMICRO CONF PROC, P29, DOI 10.1109/SEAA.2012.20
   de Groote Robert, 2014, P 14 INT C IN PRESS
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Geilen M, 2009, DES AUT CON, P911
   Ghamarian AH, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P68
   Ha S., 2013, HDB SIGNAL PROCESSIN, P1083
   Hausmans JPHM, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P185
   HEIDERGOTT B, 2006, MAX PLUS WORK MODELI
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Moonen A, 2007, I S MOD ANAL SIM COM, P238
   REITER R, 1968, J ACM, V15, P590, DOI 10.1145/321479.321485
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
NR 26
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 68
DI 10.1145/2792981
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Howe, J
   Pöppelmann, T
   O'Neill, M
   O'Sullivan, E
   Güneysu, T
AF Howe, James
   Poeppelmann, Thomas
   O'Neill, Maire
   O'Sullivan, Elizabeth
   Gueneysu, Tim
TI Practical Lattice-Based Digital Signature Schemes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Security; Theory; Digital signatures; lattices;
   post-quantum cryptography
ID FAST FOURIER-TRANSFORM; FIAT-SHAMIR; RING-LWE; NTRU; MULTIPLICATION;
   CRYPTOGRAPHY; ALGORITHMS; TRAPDOORS; SECURE
AB Digital signatures are an important primitive for building secure systems and are used in most real-world security protocols. However, almost all popular signature schemes are either based on the factoring assumption (RSA) or the hardness of the discrete logarithm problem (DSA/ECDSA). In the case of classical cryptanalytic advances or progress on the development of quantum computers, the hardness of these closely related problems might be seriously weakened. A potential alternative approach is the construction of signature schemes based on the hardness of certain lattice problems that are assumed to be intractable by quantum computers. Due to significant research advancements in recent years, lattice-based schemes have now become practical and appear to be a very viable alternative to number-theoretic cryptography. In this article, we focus on recent developments and the current state of the art in lattice-based digital signatures and provide a comprehensive survey discussing signature schemes with respect to practicality. Additionally, we discuss future research areas that are essential for the continued development of lattice-based cryptography.
C1 [Howe, James; O'Neill, Maire; O'Sullivan, Elizabeth] Queens Univ Belfast, Ctr Secure Informat Technol, Queens Rd, Belfast BT3 9DT, Antrim, North Ireland.
   [Poeppelmann, Thomas; Gueneysu, Tim] Ruhr Univ Bochum, Horst Gortz Inst IT Secur, Bochum, Germany.
C3 Queens University Belfast; Ruhr University Bochum
RP Howe, J (corresponding author), Queens Univ Belfast, Ctr Secure Informat Technol, Queens Rd, Belfast BT3 9DT, Antrim, North Ireland.
EM jhowe02@qub.ac.uk; thomas.poeppelmann@rub.de; m.oneill@ecit.qub.ac.uk;
   e.osullivan@qub.ac.uk; gueneysu@crypto.rub.de
RI Güneysu, Tim/AAF-9041-2020
OI Güneysu, Tim/0000-0002-3293-4989; Howe, James/0000-0002-6498-3099
FU European Union [644729]; German Research Foundation (DFG); DFG Research
   Training Group [GRK 1817/1]; H2020 - Industrial Leadership [644729]
   Funding Source: H2020 - Industrial Leadership; EPSRC [EP/J006238/1,
   EP/N508664/1, EP/H049606/1, EP/K004379/1, EP/G034303/1] Funding Source:
   UKRI
FX This work was partially funded by the European Union H2020 SAFEcrypto
   project (grant no. 644729), the German Research Foundation (DFG), and
   DFG Research Training Group GRK 1817/1.
CR Abdalla M, 2002, LECT NOTES COMPUT SC, V2332, P418
   Abdalla M, 2012, LECT NOTES COMPUT SC, V7237, P572, DOI 10.1007/978-3-642-29011-4_34
   Agrawal S, 2010, LECT NOTES COMPUT SC, V6110, P553
   Ajtai M., 2001, P 33 ANN ACM S THEOR, P601, DOI DOI 10.1145/380752.380857
   Alwen J, 2011, THEOR COMPUT SYST, V48, P535, DOI 10.1007/s00224-010-9278-3
   [Anonymous], 1996, P STOC 96 PHILADELPH
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], 1993, ACM CCS 1993, DOI DOI 10.1145/168588.168596
   [Anonymous], TCC
   [Anonymous], 2014, IACR Cryptology ePrint Archive
   [Anonymous], 2009, FULLY HOMOMORPHIC EN, DOI 10.1145/1536414.1536440
   [Anonymous], 1989, ADV CRYPTOLOGY CRYPT, DOI DOI 10.1007/0-387-34805-0'22
   [Anonymous], 2013, Proc. International 3D Systems Integration Conference
   [Anonymous], 2014, IACR CRYPTOL EPRINT
   [Anonymous], 2013, IACR CRYPTOL EPRINT
   [Anonymous], FAST FOURIER TRANSFO
   [Anonymous], MATH PUBLIC KEY CRYP
   [Anonymous], EL C COMP COMPL ECCC
   [Anonymous], P SAC BURN BC CAN AU
   [Anonymous], DESIGNS CODES CRYPTO
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], 2014, IACR CRYPTOL EPRINT
   Aysu A, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P81, DOI 10.1109/HST.2013.6581570
   Blahut Richard E., 2010, FAST ALGORITHMS SIGN
   Boneh D, 2013, LECT NOTES COMPUT SC, V8043, P361, DOI 10.1007/978-3-642-40084-1_21
   Boyen X, 2013, LECT NOTES COMPUT SC, V7785, P122, DOI 10.1007/978-3-642-36594-2_8
   Boyen X, 2010, LECT NOTES COMPUT SC, V6056, P499
   Brakerski Z, 2013, STOC'13: PROCEEDINGS OF THE 2013 ACM SYMPOSIUM ON THEORY OF COMPUTING, P575
   Buchmann J, 2014, LECT NOTES COMPUT SC, V8282, P402
   Buchmann J, 2009, COMPUTING, V85, P105, DOI 10.1007/s00607-009-0042-y
   Camenisch Jan, 2012, Security and Cryptography for Networks. Proceedings of the 8th International Conference (SCN 2012), P57, DOI 10.1007/978-3-642-32928-9_4
   Chen DD, 2015, IEEE T CIRCUITS-I, V62, P157, DOI 10.1109/TCSI.2014.2350431
   Cheng Losing., 2005, IEEE Conference Electrical and Computer Engineering, P1300
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Cormen Thomas H, 2009, Introduction to Algorithms, V3rd
   Dagdelen Ö, 2013, LECT NOTES COMPUT SC, V8270, P62, DOI 10.1007/978-3-642-42045-0_4
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Dinur I, 2003, COMBINATORICA, V23, P205, DOI 10.1007/s00493-003-0019-y
   Driessen B, 2008, WISEC'08: PROCEEDINGS OF THE FIRST ACM CONFERENCE ON WIRELESS NETWORK SECURITY, P30
   Ducas L, 2014, LECT NOTES COMPUT SC, V8874, P22, DOI 10.1007/978-3-662-45608-8_2
   Ducas L, 2014, LECT NOTES COMPUT SC, V8616, P335, DOI 10.1007/978-3-662-44371-2_19
   Ducas L, 2013, LECT NOTES COMPUT SC, V8042, P40, DOI 10.1007/978-3-642-40041-4_3
   Ducas L, 2012, LECT NOTES COMPUT SC, V7658, P415, DOI 10.1007/978-3-642-34961-4_26
   Dwarakanath NC, 2014, APPL ALGEBR ENG COMM, V25, P159, DOI 10.1007/s00200-014-0218-3
   Emeliyanenko P, 2009, LECT NOTES COMPUT SC, V5737, P134, DOI 10.1007/978-3-642-03644-6_11
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Gentry C., 2001, International Conference on the Theory and Application of Cryptology and Information Security, P1
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Gentry C, 2009, ACM S THEORY COMPUT, P169, DOI 10.1145/1536414.1536440
   Göttert N, 2012, LECT NOTES COMPUT SC, V7428, P512, DOI 10.1007/978-3-642-33027-8_30
   GOLDWASSER S, 1988, SIAM J COMPUT, V17, P281, DOI 10.1137/0217017
   Gordon SD, 2010, LECT NOTES COMPUT SC, V6477, P395, DOI 10.1007/978-3-642-17373-8_23
   Güneysu T, 2013, LECT NOTES COMPUT SC, V7932, P67, DOI 10.1007/978-3-642-38616-9_5
   Güneysu T, 2012, LECT NOTES COMPUT SC, V7428, P530, DOI 10.1007/978-3-642-33027-8_31
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Györfi T, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P305, DOI 10.1109/DSD.2013.136
   HELFRICH B, 1985, THEOR COMPUT SCI, V41, P125, DOI 10.1016/0304-3975(85)90067-2
   Hoffstein J., 1998, Algorithmic Number Theory. Third International Symposium, ANTS-III. Proceedings, P267, DOI 10.1007/BFb0054868
   Hoffstein J, 2003, LECT NOTES COMPUT SC, V2612, P122
   Hoffstein J, 2001, LECT NOTES COMPUT SC, V2045, P211
   Kamal Abdel Alim, 2009, 2009 21st International Conference on Microelectronics (ICM 2009), P209, DOI 10.1109/ICM.2009.5418649
   Karatsuba A., 1963, Soviet physics doklady, V7, P595
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Laguillaumie F, 2013, LECT NOTES COMPUT SC, V8270, P41, DOI 10.1007/978-3-642-42045-0_3
   Lindner R, 2011, LECT NOTES COMPUT SC, V6558, P319, DOI 10.1007/978-3-642-19074-2_21
   Lyubashevsky V., 2010, EUROCRYPT
   Lyubashevsky V, 2008, LECT NOTES COMPUT SC, V5086, P54
   Lyubashevsky V, 2013, LECT NOTES COMPUT SC, V7881, P35, DOI 10.1007/978-3-642-38348-9_3
   Lyubashevsky V, 2012, LECT NOTES COMPUT SC, V7237, P738, DOI 10.1007/978-3-642-29011-4_43
   Lyubashevsky V, 2009, LECT NOTES COMPUT SC, V5912, P598, DOI 10.1007/978-3-642-10366-7_35
   Lyubashevsky V, 2009, LECT NOTES COMPUT SC, V5677, P577, DOI 10.1007/978-3-642-03356-8_34
   MCCLELLAN JH, 1976, IEEE T ACOUST SPEECH, V24, P216, DOI 10.1109/TASSP.1976.1162806
   Melchor CA, 2014, LECT NOTES COMPUT SC, V8772, P1, DOI 10.1007/978-3-319-11659-4_1
   Micciancio D, 2004, ANN IEEE SYMP FOUND, P372, DOI 10.1109/FOCS.2004.72
   Micciancio D, 2007, COMPUT COMPLEX, V16, P365, DOI 10.1007/s00037-007-0234-9
   Micciancio D, 2007, SIAM J COMPUT, V37, P267, DOI 10.1137/S0097539705447360
   Micciancio D, 2013, LECT NOTES COMPUT SC, V8042, P21, DOI 10.1007/978-3-642-40041-4_2
   Micciancio D, 2011, LECT NOTES COMPUT SC, V6841, P465, DOI 10.1007/978-3-642-22792-9_26
   Micciancio D, 2012, LECT NOTES COMPUT SC, V7237, P700, DOI 10.1007/978-3-642-29011-4_41
   Micciancio D, 2008, PROCEEDINGS OF THE NINETEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P84
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Moenck R.T., 1976, P 3 ACM S SYMBOLIC A, P136, DOI DOI 10.1145/800205.806332
   Nguyen PQ, 2009, J CRYPTOL, V22, P139, DOI 10.1007/s00145-008-9031-0
   Oder, 2014, DAC, P1
   PEASE MC, 1968, J ACM, V15, P252, DOI 10.1145/321450.321457
   Peikert C, 2010, LECT NOTES COMPUT SC, V6223, P80, DOI 10.1007/978-3-642-14623-7_5
   Peikert Chris, 2008, ELECT C COMPUT COMPL, V15, P100
   Pöppelmann T, 2014, LECT NOTES COMPUT SC, V8282, P68, DOI 10.1007/978-3-662-43414-7_4
   Pöppelmann T, 2014, LECT NOTES COMPUT SC, V8731, P353, DOI 10.1007/978-3-662-44709-3_20
   Pöppelmann T, 2014, IEEE INT SYMP CIRC S, P2796, DOI 10.1109/ISCAS.2014.6865754
   POLLARD JM, 1971, MATH COMPUT, V25, P365
   Poppelmann Thomas, 2012, Progress in Cryptology - LATINCRYPT 2012. Proceedings of the 2nd International Conference on Cryptology and Information Security in Latin America, P139, DOI 10.1007/978-3-642-33481-8_8
   Regev O, 2009, J ACM, V56, DOI 10.1145/1568318.1568324
   Roy SS, 2014, LECT NOTES COMPUT SC, V8731, P371, DOI 10.1007/978-3-662-44709-3_21
   Shi Bai, 2014, Topics in Cryptology - CT-RSA 2014. The Cryptographers Track at the RSA Conference 2014. Proceedings: LNCS 8366, P28, DOI 10.1007/978-3-319-04852-9_2
   Shor PW, 1997, SIAM J COMPUT, V26, P1484, DOI 10.1137/S0036144598347011
   Winkler F, 1996, Polynomial Algorithms in Computer Algebra
NR 99
TC 33
Z9 36
U1 4
U2 32
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 41
DI 10.1145/2724713
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800003
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Malik, A
   Gregg, D
AF Malik, Avinash
   Gregg, David
TI Heuristics on Reachability Trees for Bicriteria Scheduling of Stream
   Graphs on Heterogeneous Multiprocessor Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stream Processing; Partitioning; Scheduling; Reachability; Heuristics;
   Optimization; stream graphs; data parallelism; task parallelism
ID EXECUTION; PROGRAMS
AB In this article, we partition and schedule Synchronous Dataflow (SDF) graphs onto heterogeneous execution architectures in such a way as to minimize energy consumption and maximize throughput. Partitioning and scheduling SDF graphs onto homogeneous architectures is a well-known NP-hard problem. The heterogeneity of the execution architecture makes our problem exponentially challenging to solve. We model the problem as a weighted sum and solve it using novel state space exploration inspired from the theory of parallel automata. The resultant heuristic algorithm results in good scheduling when implemented in an existing stream framework.
C1 [Malik, Avinash] Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand.
   [Gregg, David] Trinity Coll Dublin, Dept Comp Sci & Stat, Dublin, Ireland.
C3 University of Auckland; Trinity College Dublin
RP Malik, A (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand.
EM avinash.malik@auckland.ac.nz; d.gregg@cs.tcd.ie
CR [Anonymous], P 28 IEEE REAL TIM S
   [Anonymous], P INT C COMP ARCH SY
   Aydin H, 2003, P 17 INT PAR DISTR P, P113
   Benoit A., 2010, Proceedings of the 22nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2010), P79, DOI 10.1109/SBAC-PAD.2010.19
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Burch J. R., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P428, DOI 10.1109/LICS.1990.113767
   Clarke Edmund M., 2001, Model Checking
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Donald J., 2006, IEEE Computer Architecture Letters, V5, P53, DOI 10.1109/L-CA.2006.14
   Farhad SM, 2011, ACM SIGPLAN NOTICES, V46, P357, DOI 10.1145/1961296.1950406
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Griebl M, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P106, DOI 10.1109/PACT.1998.727179
   Gu ZH, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P353, DOI 10.1109/RTSS.2007.51
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Jha NK, 2005, IEE P-COMPUT DIG T, V152, P344, DOI 10.1049/ip-cdt:20045067
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Kudlur M, 2008, ACM SIGPLAN NOTICES, V43, P114, DOI 10.1145/1379022.1375596
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Malik A., 2012, TECHNICAL REPORT
   Malik A, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2512435
   Marcon C, 2005, ASIA S PACIF DES AUT, P33, DOI 10.1145/1120725.1120738
   Mudge TrevorN., 2000, Proceedings of the 7th International Conference on High Performance Computing, HiPC '00, P215
   Murali S, 2006, DES AUT TEST EUROPE, P116
   NAGAR A, 1995, EUR J OPER RES, V81, P88, DOI 10.1016/0377-2217(93)E0140-S
   SARKAR V., 1989, THESIS STANFORD U
   Satish N, 2007, DES AUT TEST EUROPE, P57
   SIH GC, 1993, IEEE T PARALL DISTR, V4, P625, DOI 10.1109/71.242160
   Singh A. K., 2013, DES AUT CON, P1
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Trifunovic K, 2009, INT CONFER PARA, P327, DOI 10.1109/PACT.2009.18
   Udupa A, 2009, INT SYM CODE GENER, P200, DOI 10.1109/CGO.2009.20
NR 35
TC 0
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 23
DI 10.1145/2638553
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800004
DA 2024-07-18
ER

PT J
AU Zhou, B
   Xiao, K
   Chen, DZ
   Hu, XS
AF Zhou, Bo
   Xiao, Kai
   Chen, Danny Z.
   Hu, X. Sharon
TI GPU-Optimized Volume Ray Tracing for Massive Numbers of Rays in
   Radiotherapy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Graphics processing unit; ray tracing;
   application specific design; application acceleration
ID DOSE CALCULATION; IMPLEMENTATION; CONVOLUTION; IMRT
AB Ray tracing within a uniform grid volume is a fundamental process invoked frequently by many applications, especially radiation-dose calculation methods in radiotherapy. However, the conflicting features between the GPU memory architecture and the memory-accessing patterns of volume ray tracing lead to inefficient usage of GPU memory bandwidth and waste of capability of modern GPUs. To improve the ray tracing performance on GPU, we propose a lookup-table-based ray tracing method which is specially optimized towards the GPU memory system for processing a massive number of rays. The proposed method is based on a key observation that many of these applications normally involves a massive number of rays, but their ray tracing may not need to follow a specific execution order. Therefore, we divide the 3D space into many regions (called pyramids) and group together the rays falling into the same pyramid. For each ray group, the volume is rotated and resampled for their raytracing. This divide-and-rotate strategy allows the memory access of the ray tracing process to adopt a table-lookup approach and leads to better memory coalescing on GPU. Our proposed method was thoroughly evaluated in four volume setups with randomly-generated rays. The collapsed-cone convolution/superposition (CCCS) dose calculation method is also implemented with/without the proposed approach to verify the feasibility of our method. Compared with the direct GPU implementation of the popular 3DDDA algorithm, our method provides a speedup in the range of 1.91-2.94X for the volume settings we used. Major performance factors, including ray origins, volume size, and pyramid size, are also analyzed. The proposed technique was also found to be able to give a speedup of 1.61-2.17X over the original GPU implementation of the CCCS algorithm. Our experiment results indicate that the proposed approach is capable of offering better coalesced memory access which eventually boosts the raytracing performance on GPU. Moreover, our approach is conceptually simple and can be readily included into various applications.
C1 [Zhou, Bo] Univ Maryland, Sch Med, Dept Radiat Oncol, College Pk, MD 20742 USA.
   [Zhou, Bo] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
   [Xiao, Kai; Chen, Danny Z.; Hu, X. Sharon] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
C3 University System of Maryland; University of Maryland College Park;
   Fudan University; University of Notre Dame
RP Zhou, B (corresponding author), Univ Maryland, Sch Med, Dept Radiat Oncol, College Pk, MD 20742 USA.
EM allen.bo.zhou@gmail.com
RI ray, jay/GYV-3810-2022; Hu, Xiaobo/B-9367-2018
OI Hu, Xiaobo/0000-0002-6636-9738
FU NIH [R01-CA117997-01A2, CCF-0916606]
FX This work is supported in part by NIH Grant R01-CA117997-01A2 and
   CCF-0916606.
CR AHNESJO A, 1989, MED PHYS, V16, P577, DOI 10.1118/1.596360
   Ahnesjo A, 1997, PROCEEDINGS OF THE XIITH INTERNATIONAL CONFERENCE ON THE USE OF COMPUTERS IN RADIATION THERAPY, P114
   Ahnesjö A, 1999, PHYS MED BIOL, V44, pR99, DOI 10.1088/0031-9155/44/11/201
   Ahunbay E, 2007, INT J RADIAT ONCOL, V69, pS23, DOI 10.1016/j.ijrobp.2007.07.040
   Amanatides John, 1987, P EUROGRAPHICS, P3
   [Anonymous], 2008, P ACM SIGGRAPH AS CO
   Cameron C, 2005, PHYS MED BIOL, V50, P4317, DOI 10.1088/0031-9155/50/18/006
   Chen QA, 2011, MED PHYS, V38, P1150, DOI 10.1118/1.3551996
   de Greef M, 2009, MED PHYS, V36, P4095, DOI 10.1118/1.3190156
   ENGEL K, 2004, SIGGRAPH 2004 COURS
   Ernst M, 2007, RT07: IEEE/EG SYMPOSIUM ON INTERACTIVE RAY TRACING 2007, P73, DOI 10.1109/RT.2007.4342593
   Feng YM, 2006, MED PHYS, V33, P4490, DOI 10.1118/1.2374675
   Hissoiny S, 2009, MED PHYS, V36, P1998, DOI 10.1118/1.3120286
   Jacques R., 2008, P HIGH PERF MED IM C
   Jia X, 2010, PHYS MED BIOL, V55, P3077, DOI 10.1088/0031-9155/55/11/006
   Kniss J, 2001, IEEE VISUAL, P255, DOI 10.1109/VISUAL.2001.964519
   Mohan R, 2005, INT J RADIAT ONCOL, V61, P1258, DOI 10.1016/j.ijrobp.2004.11.033
   Morley RK, 2006, PROC GRAPH INTERF, P179
   Parker S, 1999, IEEE T VIS COMPUT GR, V5, P238, DOI 10.1109/2945.795215
   Parker SG, 2010, ACM T GRAPHIC, V29, DOI 10.1145/1778765.1778803
   Purcell TJ, 2002, ACM T GRAPHIC, V21, P703, DOI 10.1145/566570.566640
   Reckwerdt PJ., 1992, MED PHYS, V19
   Reshetov A, 2006, RT 06: IEEE Symposium on Interactive Ray Tracing 2006, Proceedings, P57
   Shepard DM, 2007, MED PHYS, V34, P464, DOI 10.1118/1.2409239
   SPACKMAN J, 1991, COMPUT GRAPH, V15, P185, DOI 10.1016/0097-8493(91)90072-P
   Wald I, 2005, IEEE T VIS COMPUT GR, V11, P562, DOI 10.1109/TVCG.2005.79
   Wald I., 2007, UUSCI2007012 U UT CO
   Wald I, 2007, ACM T GRAPHIC, V26, DOI 10.1145/1186644.1186650
   Wald I, 2006, ACM T GRAPHIC, V25, P485, DOI 10.1145/1141911.1141913
   Zhou B., 2011, P 9 IEEE S APPL SPEC, P42
   Zhou B, 2010, MED PHYS, V37, P5593, DOI 10.1118/1.3490083
NR 31
TC 1
Z9 2
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 42
DI 10.1145/2539036.2539038
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000002
DA 2024-07-18
ER

PT J
AU Stamoulias, I
   Manolakos, ES
AF Stamoulias, Ioannis
   Manolakos, Elias S.
TI Parallel Architectures for the kNN Classifier - Design of Soft IP Cores
   and FPGA Implementations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Architectures; classification; embedded systems design; VLSI
   array architectures; soft IP cores; k-nearest-neighbor classifier
AB We designed a variety of k-nearest-neighbor parallel architectures for FPGAs in the form of parameterizable soft IP cores. We show that they can be used to solve large classification problems with thousands of training vectors, or thousands of vector dimensions using a single FPGA, and achieve very high throughput. They can be used to flexibly synthesize architectures that also cover: 1NN classification (vector quantization), multishot queries (with different k), LOOCV cross-validation, and compare favorably to GPU implementations. To the best of our knowledge this is the first attempt to design flexible IP cores for the popular kNN classifier.
C1 [Stamoulias, Ioannis; Manolakos, Elias S.] Univ Athens, Dept Informat & Telecommun, Athens 15784, Greece.
C3 National & Kapodistrian University of Athens
RP Manolakos, ES (corresponding author), Univ Athens, Dept Informat & Telecommun, Athens 15784, Greece.
EM eliasm@di.uoa.gr
RI Manolakos, Elias/AAM-4957-2021; Stamoulias, Ioannis/JMR-2662-2023
OI Manolakos, Elias/0000-0001-6376-0419; Stamoulias,
   Ioannis/0000-0002-0893-1219
CR [Anonymous], P IEEE WORLD C COMP
   [Anonymous], XILINX USER GUIDE
   [Anonymous], XILINX POWER TOOLS T
   [Anonymous], INT TEST EVAL ASS J
   [Anonymous], US GUID 10 1
   [Anonymous], HEART DAT
   [Anonymous], P IEEE INT C AC SPEE
   Bennett KP., 1992, OPTIMIZATION METHODS, V1, P23, DOI [10.1080/10556789208805504, DOI 10.1080/10556789208805504, 10.1080/10556789208805504.25]
   Duda R., 1973, Pattern Classification and Scene Analysis
   Garcia Vincent, 2008, 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPR Workshops), P1, DOI 10.1109/CVPRW.2008.4563100
   Jin QW, 2009, I C FIELD PROG LOGIC, P73, DOI 10.1109/FPL.2009.5272549
   Jones D. H., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P119, DOI 10.1109/FPL.2010.32
   Kestur S, 2010, IEEE COMP SOC ANN, P288, DOI 10.1109/ISVLSI.2010.84
   Kung S. Y., 1988, VLSI array processors
   Kurgan LA, 2001, ARTIF INTELL MED, V23, P149, DOI 10.1016/S0933-3657(01)00082-3
   Kwai DM, 2001, J VLSI SIG PROC SYST, V28, P235, DOI 10.1023/A:1011169625653
   Liu JH, 2007, INT J COMPUT SCI NET, V7, P67
   MANGASARIAN OL, 1990, SIAM PROC S, P22
   Manolakos E. S., 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P4133, DOI 10.1109/ISCAS.2010.5537602
   Manolakos I, 2007, INT CONF ACOUST SPEE, P61
   Tahir MA, 2005, EURASIP J APPL SIG P, V2005, P2241, DOI 10.1155/ASP.2005.2241
   WOLBERG WH, 1990, P NATL ACAD SCI USA, V87, P9193, DOI 10.1073/pnas.87.23.9193
   Yeh YJ, 2007, LECT NOTES COMPUT SC, V4522, P512
   Yirng-An Chen, 1992, IEEE Transactions on Computers, V41, P103, DOI 10.1109/12.123385
NR 24
TC 21
Z9 23
U1 1
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 22
DI 10.1145/2514641.2514649
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300008
DA 2024-07-18
ER

PT J
AU Bathen, LAD
   Ahn, Y
   Pasricha, S
   Dutt, ND
AF Bathen, Luis Angel D.
   Ahn, Yongjin
   Pasricha, Sudeep
   Dutt, Nikil D.
TI MultiMaKe: Chip-Multiprocessor Driven Memory-Aware Kernel Pipelining
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Data reuse; estimation;
   multiprocessors; pipelining; scheduling; scratchpad memory; streaming
   applications; task mapping
ID OPTIMIZATION; MULTIMEDIA; TASK
AB The increasing demand for low-power and high-performance multimedia embedded systems has motivated the need for effective solutions to satisfy application bandwidth and latency requirements under a tight power budget. As technology scales, it is imperative that applications are optimized to take full advantage of the underlying resources and meet both power and performance requirements. We propose MultiMaKe, an application mapping design flow capable of discovering and enabling parallelism opportunities via code transformations, efficiently distributing the computational load across resources, and minimizing unnecessary data transfers. Our approach decomposes the application's tasks into smaller units of computations called kernels, which are distributed and pipelined across the different processing resources. We exploit the ideas of inter-kernel data reuse to minimize unnecessary data transfers between kernels, early execution edges to drive performance, and kernel pipelining to increase system throughput. Our experimental results on JPEG and JPEG2000 show up to 97% off-chip memory access reduction, and up to 80% execution time reduction over standard mapping and task-level pipelining approaches.
C1 [Bathen, Luis Angel D.; Ahn, Yongjin; Dutt, Nikil D.] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
C3 University of California System; University of California Irvine;
   Colorado State University
RP Bathen, LAD (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM lbathen@uci.edu
RI Pasricha, Sudeep/AAJ-9463-2020
OI Pasricha, Sudeep/0000-0002-0846-0066
FU UCI/Eugene Cota-Robles Fellowship; National Science Foundation
   [0723955]; Korea Research Foundation - Korean Government [KRF-2007-357];
   Division Of Graduate Education; Direct For Education and Human Resources
   [0723955] Funding Source: National Science Foundation
FX This research was partially supported by the UCI/Eugene Cota-Robles
   Fellowship and National Science Foundation Grant No. 0723955 and
   partially supported by the Korea Research Foundation Grant funded by the
   Korean Government (KRF-2007-357).
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   Ahn YJ, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297683
   [Anonymous], P 10 INT S HARDW SOF
   [Anonymous], 1996, WORKSH RES MAN S PAR
   [Anonymous], 2000, Loop Tiling for Parallelism
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bakshi S, 1997, DES AUT CON, P713, DOI 10.1145/266021.266349
   BANERJEE S, 1995, IEEE T SIGNAL PROCES, V43, P1468, DOI 10.1109/78.388859
   Bathen LAD, 2009, 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, P45, DOI 10.1109/ESTMED.2009.5336815
   Bathen LAD, 2008, EMB SYST REAL TIME M, P89, DOI 10.1109/ESTMED.2008.4697003
   Brockmeyer E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1070
   Chatha KS, 1998, HARDW SOFTW CODES, P139, DOI 10.1109/HSC.1998.666251
   Cho D, 2008, ACM SIGPLAN NOTICES, V43, P41, DOI 10.1145/1379023.1375664
   Chong J, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, P1874
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Han KH, 2002, IEEE T EVOLUT COMPUT, V6, P580, DOI 10.1109/TEVC.2002.804320
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   Issenin I, 2005, DES AUT TEST EUROPE, P808, DOI 10.1109/DATE.2005.157
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   Issenin I, 2006, DES AUT CON, P49, DOI 10.1109/DAC.2006.229175
   JPEG 2000 image coding system, 2000, 154441 ISOIEC
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Ko D.-I., 2006, P CODES ISSS, P52
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Olukotun K, 1996, ACM SIGPLAN NOTICES, V31, P2, DOI 10.1145/248209.237140
   Panda P. R., 1997, P EUR C DES TEST EDT
   Pugh W., 1991, Proceedings Supercomputing '91 (Cat. No.91CH3058-5), P4, DOI 10.1145/125826.125848
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   Sarkar V., 1987, THESIS U STANFORD
   Shee SengLin., 2006, Hardware/Software Codesign and System Synthesis, P217
   SHEE SL, 2007, P ACM IEEE DES AUT C, P811
   Suhendra V., 2006, CASES, P401
   Szymanek R, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P147, DOI 10.1109/HSC.2001.924666
   Thoziyoor S., 2004, HP LABS CACTI V5 3
   Verma M, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P77, DOI 10.1109/ASPDAC.2003.1194997
   WOLFE M, 1989, PROCEEDINGS : SUPERCOMPUTING 89, P655, DOI 10.1145/76263.76337
   Yang H, 2009, DES AUT TEST EUROPE, P69
   Zhong HT, 2008, INT S HIGH PERF COMP, P267
NR 39
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 59
DI 10.1145/2435227.2435255
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400008
DA 2024-07-18
ER

PT J
AU Tripakis, S
   Bui, D
   Geilen, M
   Rodiers, B
   Lee, EA
AF Tripakis, Stavros
   Bui, Dai
   Geilen, Marc
   Rodiers, Bert
   Lee, Edward A.
TI Compositionality in Synchronous Data Flow: Modular Code Generation from
   Hierarchical SDF Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Languages; Embedded software; hierarchy; synchronous
   data flow; code generation; clustering
ID MODEL
AB Hierarchical SDF models are not compositional: a composite SDF actor cannot be represented as an atomic SDF actor without loss of information that can lead to rate inconsistency or deadlock. Motivated by the need for incremental and modular code generation from hierarchical SDF models, we introduce in this paper DSSF profiles. DSSF (Deterministic SDF with Shared FIFOs) forms a compositional abstraction of composite actors that can be used for modular compilation. We provide algorithms for automatic synthesis of non-monolithic DSSF profiles of composite actors given DSSF profiles of their sub-actors. We show how different trade-offs can be explored when synthesizing such profiles, in terms of compactness (keeping the size of the generated DSSF profile small) versus reusability (maintaining necessary information to preserve rate consistency and deadlock-absence) as well as algorithmic complexity. We show that our method guarantees maximal reusability and report on a prototype implementation.
C1 [Tripakis, Stavros; Bui, Dai; Lee, Edward A.] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Geilen, Marc] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands.
C3 University of California System; University of California Berkeley;
   Eindhoven University of Technology
RP Tripakis, S (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
EM stavros@eecs.berkeley.edu; daib@eecs.berkeley.edu; m.c.w.geilen@tue.nl;
   bert.rodiers@gmail.com; eal@eecs.berkeley.edu
RI Lee, Edward/AAU-4604-2021
OI Lee, Edward/0000-0002-5663-0584; Geilen, Marc/0000-0002-2629-3249;
   Tripakis, Stavros/0000-0002-1777-493X
FU Center for Hybrid and Embedded Software Systems (CHESS) at UC Berkeley;
   National Science Foundation (NSF) [CCR-0225610, 0720882, 0931843]; U.S.
   Army Research Office (ARO) [W911NF-07-2-0019]; U.S. Air Force Office of
   Scientific Research (MURI) [FA9550-06-0312]; U.S. Air Force Office of
   Scientific Research (AF-TRUST) [FA9550-06-1-0244]; Air Force Research
   Lab (AFRL); Multiscale Systems Center (MuSyC); Direct For Computer &
   Info Scie & Enginr [1035672] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems [1035672] Funding
   Source: National Science Foundation
FX This work was supported in part by the Center for Hybrid and Embedded
   Software Systems (CHESS) at UC Berkeley, which receives support from the
   National Science Foundation (NSF awards #CCR-0225610 (ITR), #0720882
   (CSR-EHS: PRET) and #0931843 (ActionWebs)), the U.S. Army Research
   Office (ARO #W911NF-07-2-0019), the U.S. Air Force Office of Scientific
   Research (MURI #FA9550-06-0312 and AF-TRUST #FA9550-06-1-0244), the Air
   Force Research Lab (AFRL), the Multiscale Systems Center (MuSyC) and the
   following companies: Bosch, National Instruments, Thales, and Toyota.
CR [Anonymous], M9536 UCBERL EECS DE
   Arbab F, 2005, SCI COMPUT PROGRAM, V55, P3, DOI 10.1016/j.scico.2004.05.010
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Bliudze Simon., 2007, Proceedings of the 7th ACM/IEEE International Conference on Embedded Software, EMSOFT '07, P11, DOI DOI 10.1145/1289927.1289935
   BROCK JD, 1981, LECT NOTES COMPUT SC, V107, P252
   DE ALFARO L., 2001, P SIGSOPT S FDN SOFT
   DE ALFARO L., 2001, LNCS, V2211
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Falk Joachim., 2008, Proceedings of the 8th ACM/IEEE International Conference on Embedded Software, EMSOFT '08, P189
   GEILEN M., 2009, P DES AUT C DAC 09
   JONSSON B, 1994, DISTRIB COMPUT, V7, P197, DOI 10.1007/BF02280834
   KAHN G, 1974, IFIP 74 C N HOLL AMS
   KOPETZ H., 1999, P 4 INT S AUT DEC SY, P1
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LUBLINERMAN R., 2008, P 14 IEEE REAL TIM E
   Lublinerman R, 2009, ACM SIGPLAN NOTICES, V44, P78, DOI 10.1145/1594834.1480893
   Lublinerman Roberto., 2008, P C DESIGN AUTOMATIO, P1504, DOI DOI 10.1145/1403375.1403736
   Lynch Nancy A., 1987, PODC, P137
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Stark E. W., 1995, Fundamenta Informaticae, V22, P167
   Thies W., 2002, LNCS, V2304
NR 22
TC 32
Z9 35
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 83
DI 10.1145/2442116.2442133
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900017
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Boucheneb, H
   Barkaoui, K
AF Boucheneb, Hanifa
   Barkaoui, Kamel
TI Reducing Interleaving Semantics Redundancy in Reachability Analysis of
   Time Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Enumerative analysis; time Petri nets; state space
   explosion; interleaving semantics; reachability analysis
ID MODEL CHECKING; STATE-SPACE
AB The main problem of verification techniques based on exploration of (reachable) state space is the state explosion problem. In timed models, abstract states reached by different interleavings of the same set of transitions are, in general, different and their union is not necessarily an abstract state. To attenuate this state explosion, it would be interesting to reduce the redundancy caused by the interleaving semantics by agglomerating all these abstract states whenever their union is an abstract state.
   This article considers the time Petri net model and establishes some sufficient conditions that ensure that this union is an abstract state. In addition, it proposes a procedure to compute this union without computing beforehand intermediate abstract states. Finally, it shows how to use this result to improve the reachability analysis.
C1 [Boucheneb, Hanifa] Ecole Polytech Montreal, Dept Comp Engn, Lab VeriForm, Montreal, PQ, Canada.
C3 Universite de Montreal; Polytechnique Montreal
RP Boucheneb, H (corresponding author), Ecole Polytech Montreal, Dept Comp Engn, Lab VeriForm, Montreal, PQ, Canada.
EM hanifa.boucheneb@polymtl.ca
RI Barkaoui, Kamel/AAL-2108-2020; Barkaoui, Kamel/AAA-7090-2021
FU National Science Foundation [CNS-0435060, CCR-0325197, EN-CS-0329609]
FX This work is supported by the National Science Foundation, under grant
   CNS-0435060, grant CCR-0325197 and grant EN-CS-0329609.
CR Behrmann G, 2006, INT J SOFTW TOOLS TE, V8, P3
   Ben Salah R, 2006, LECT NOTES COMPUT SC, V4137, P465
   Bengtsson J., 2002, THESIS UPPSALA U
   Berthomieu B, 1991, IEEE T SOFTWARE ENG, V17, P3
   Berthomieu B, 2003, LECT NOTES COMPUTER, V2619
   Berthomieu B, 2007, LECT NOTES COMPUTER, V4762
   Boucheneb H, 2009, ELECT WORKSHOPS COMP
   Boucheneb H, 2006, J THEOR COMPUT SCI, V353, P1
   Boucheneb H, 2009, ELECTRON NOTES THEOR, V239, P155, DOI 10.1016/j.entcs.2009.05.037
   Boucheneb H, 2009, J LOGIC COMPUT, V19, P1509, DOI 10.1093/logcom/exp036
   Boucheneb H, 2008, FUND INFORM, V88, P469
   Fass D, 2009, THESIS U SAARLANDES
   Gardey G, 2003, LECT NOTES COMPUT SC, V2791, P246
   Hadjidj R, 2008, INT J SOFTW TOOLS TE, V2, P167
   Merlin P. M., 1974, A study of the recoverability of computing systems
   Murata T, 1989, P IEEE, V77, P4
   PENCZEK W, 2001, LNCS, V2075, P323
   PENCZEK W, 2004, LECT NOTES COMPUTER, V3099
   Pradubsuwun D, 2005, IEICE T INF SYST, P7
   Ribet P. O, 2002, LECT NOTES COMPUTER, V2529
   Yoneda T, 1997, FORM METHOD SYST DES, V11, P187, DOI 10.1023/A:1008682131325
   Yoneda T., 1998, IEICE T INF SYST, V3, P1
NR 22
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 7
DI 10.1145/2406336.2406343
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100007
DA 2024-07-18
ER

PT J
AU Khalgui, M
AF Khalgui, Mohamed
TI Distributed Reconfigurations of Autonomous IEC61499 Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Theory; Verification; IEC61499; function block;
   automatic reconfiguration; multiagent; inter-agents communication
   protocol; XML; implementation
AB The article deals with Distributed Multiagent Reconfigurable Embedded Control Systems following the International Industrial Standard IEC61499 in which a Function Block (Abbreviated by FB) is an event-triggered software component owning data and a control system is a network of distributed blocks. We define a multiagent embedded architecture in which a Reconfiguration Agent is affected to each device of the execution environment to apply local reconfigurations, and a Coordination Agent is proposed for coordination between devices in order to guarantee safe and coherent distributed reconfigurations. A Communication Protocol is proposed to handle such coordination by using well-defined Coordination Matrices. A prototype is developed to simulate the whole architecture when faults occur or system's optimizations are applied. We specify Reconfiguration Agents to be modeled by nested state machines, and the Coordination Agent according to the formalism Net Condition/Event Systems (Abbreviated by NCES) which is an extension of Petri nets. To allow correct and coherent distributed reconfigurations, we check all possible interactions between controllers by verifying that whenever a reconfiguration is applied in a device, the Coordination Agent and other concerned devices react as described in user requirements. We propose finally XML-based implementations of both Coordination and Reconfiguration Agents according the the technology IEC61499. The article's contributions are applied to two Benchmark Production Systems available in our research laboratory.
C1 [Khalgui, Mohamed] Univ Halle Wittenberg, Halle, Germany.
C3 Martin Luther University Halle Wittenberg
RP Khalgui, M (corresponding author), Xidian Univ, Xian, Peoples R China.
EM khalgui.mohamed@gmail.com
OI KHALGUI, Mohamed/0000-0001-6311-3588; Al-Sugheir,
   Mohamed/0000-0002-8193-933X
FU Alexander Von Humboldt Foundation [TUNI127196STP]; Natural Science
   Foundation of China [60773001]; Basic Science Research Fund in Xidian
   University; National Research Foundation for the Doctoral Program of
   Higher Education; Ministry of Education, P.R. China [20090203110009]
FX This research was done in the Research Laboratory of Prof. Dr.
   Hans-Michael Hanisch at Martin Luther University in Germany. It is
   supported by the Alexander Von Humboldt Foundation under the reference
   TUNI127196STP. It is also supported in part by the Natural Science
   Foundation of China under Grant 60773001, Basic Science Research Fund in
   Xidian University, the National Research Foundation for the Doctoral
   Program of Higher Education, the Ministry of Education, P.R. China,
   under Grant No. 20090203110009.
CR Angelov C, 2005, LECT NOTES COMPUT SC, V3824, P152
   [Anonymous], 2003, IEC61499
   [Anonymous], 2001, MODELLING CONTROL SY
   Baruah Sanjoy., 2004, Handbook of Scheduling: Algorithms, Models, and Performance analyses
   Brennan R. W, 2001, LECT NOTES COMPUTER, V2322
   Crnkovic I., 2002, BUILDING RELIABLE CO
   Du YY, 2009, IEEE T SYST MAN CY A, V39, P299, DOI 10.1109/TSMCA.2008.2010751
   Khalgui M, 2008, P 3 INT S IND EMB SY
   Khalgui M, 2008, P INT C EM TECHN FAC
   Khalgui M, 2007, EUR J AUTOM SYST, V41, P6
   Khalgui M., 2009, BEHAV MODELING EMBED
   Rausch M., 1995, S EM TECHN FACT AUT, V1, P592
   Rooker M. N., 2007, P 3 INT C IND APPL H
   Safi Y.-A, 2007, P 3 INT C IND APPL H
   Thramboulidis K, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P193, DOI 10.1109/ISORC.2004.1300345
   VYATKIN V, 2007, IEC61499 FUNCTION BL
   Vyatkin V, 2009, IEEE T SYST MAN CY C, V39, P17, DOI 10.1109/TSMCC.2008.2005785
NR 17
TC 0
Z9 0
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 18
DI 10.1145/2406336.2406354
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100018
DA 2024-07-18
ER

PT J
AU Girodias, B
   Iugan, LG
   Bouchebaba, Y
   Nicolescu, G
   Abouhamid, E
   Langevin, M
   Paulin, P
AF Girodias, Bruno
   Iugan, Luiza Gheorghe
   Bouchebaba, Youcef
   Nicolescu, Gabriela
   Abouhamid, El Mostapha
   Langevin, Michel
   Paulin, Pierre
TI Integrating Memory Optimization with Mapping Algorithms for
   Multi-Processors System-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Data locality; compiler
   transformations; data cache; embedded systems; memory; optimizations;
   multiprocessors system on chip; multimedia
ID COMMUNICATION; PARALLEL; TRANSFORMATIONS; COMPILER
AB Due to their great ability to parallelize at a very high integration level, Multi-Processors Systems-on-Chip (MPSoCs) are good candidates for systems and applications such as multimedia. Memory is becoming a key player for significant improvements in these applications (power, performance and area). The large amount of data manipulated by these applications requires high-capacity computing and memory. Lately, new programming models have been introduced. This leads to the need of new optimization and mapping techniques suitable for embedded systems and their programming models. This article presents novel approaches for combining memory optimization with mapping of data-driven applications while considering anti-dependence conflicts. Two different approaches are studied and integrated with existing mapping algorithms. The first approach (based on heuristic algorithms) keeps the graph transformation for memory optimization stage from the mapping stage and enables their combination in a design flow. The second approach (based on evolutionary algorithms) combines these two stages and integrates them in a unique stage. Some significant improvements are obtained for memory gain, communication load and physical links.
C1 [Girodias, Bruno; Iugan, Luiza Gheorghe; Nicolescu, Gabriela] Ecole Polytech Montreal, Montreal, PQ, Canada.
   [Abouhamid, El Mostapha] Univ Montreal, Montreal, PQ H3C 3J7, Canada.
C3 Universite de Montreal; Polytechnique Montreal; Universite de Montreal
RP Girodias, B (corresponding author), Ecole Polytech Montreal, Montreal, PQ, Canada.
EM Bruno.girodias@polymtl.ca
CR ANDY D. P., 2008, P 8 INT WORKSH EMB C
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   BASTOUL C., 2004, IMPROVING DATA LOCAL
   Bondhugula U., 2009, PLUTO - An automatic parallelizer and locality optimizer for multicores
   CARR S, 1994, SOFTWARE PRACT EXPER, V24, P51, DOI 10.1002/spe.4380240104
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Chandraiah P, 2008, IEEE T COMPUT AID D, V27, P1078, DOI 10.1109/TCAD.2008.923244
   Chen GY, 2008, DES AUT CON, P620
   CIERNIAK M, 1995, SIGPLAN NOTICES, V30, P205, DOI 10.1145/223428.207145
   Coppola M., 2004, P INT S SYST ON CHIP, V15
   Darte A., 1999, 1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425), P149, DOI 10.1109/PACT.1999.807510
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fraboulet A, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P95, DOI 10.1109/ISSS.2001.957920
   Girodias B, 2006, P IEEE RAP SYST PROT, P169, DOI 10.1109/RSP.2006.8
   GORDON M, 2006, P 12 INT C ARCH SUPP
   Gordon MI, 2002, ACM SIGPLAN NOTICES, V37, P291, DOI 10.1145/605432.605428
   GREEF E. D., 1998, THESIS KATHOLIEKE U
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   Hu Q, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278363
   Jerraya A., 2005, MULTIPROCESSOR SYSTE
   Kennedy K, 2001, INT J PARALLEL PROG, V29, P463, DOI 10.1023/A:1012241830762
   Konak A, 2006, RELIAB ENG SYST SAFE, V91, P992, DOI 10.1016/j.ress.2005.11.018
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Markus S., 1994, Proceedings of the Third Joint International Conference on Vector and Parallel Processing
   MEYER B. H., 2007, P 5 IEEE ACM INT C H
   Olukotun K, 1996, ACM SIGPLAN NOTICES, V31, P2, DOI 10.1145/248209.237140
   PASRICHA S, 2006, P DES AUT TEST EUR M, P1
   Paulin PG, 2006, IEEE T VLSI SYST, V14, P667, DOI 10.1109/TVLSI.2006.878259
   Ruggiero M, 2008, INT J PARALLEL PROG, V36, P3, DOI 10.1007/s10766-007-0032-7
   SHIH-WEI L., 2006, P INT S COD GEN OPT
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
NR 32
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 64
DI 10.1145/2345770.2345776
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200006
DA 2024-07-18
ER

PT J
AU Chandraiah, P
   Dömer, R
AF Chandraiah, Pramod
   Doemer, Rainer
TI Computer-Aided Recoding to Create Structured and Analyzable System
   Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; System level design; embedded systems; synthesis;
   methodology; recoding
AB In embedded system design, the quality of the input model has a direct bearing on the effectiveness of the system exploration and synthesis tools. Given a well-written system model, tools today are effective in generating working implementations. However, readily available C reference code is not conducive for immediate system synthesis as it lacks needed features for automatic analysis and synthesis. Among others, the lack of proper structure and the presence of intractable pointers in the reference code are factors that seriously hamper the effectiveness of system design tools. To overcome these deficiencies, we aim to automate the conversion of flat C code into a well-structured system model by applying automated source code transformations. We present a set of computer-aided recoding operations that enable the system designer to mitigate pointer problems and quickly create the necessary structural hierarchy so that the design model becomes easily analyzable and synthesizable. Utilizing the designer's knowledge, our interactive recoding transformations aid the designer in efficiently creating well-structured system models for rapid design space exploration and successful synthesis. Our estimated and measured experimental results show significant productivity gains through a substantial reduction of the model creation time.
C1 [Chandraiah, Pramod; Doemer, Rainer] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Chandraiah, P (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM doemer@uci.edu
RI Doemer, Rainer/AAD-6677-2020
OI Doemer, Rainer/0000-0001-9586-4861
FU National Science Foundation (NSF) [0747523]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [0747523]
   Funding Source: National Science Foundation
FX This work has been supported in part by funding from the National
   Science Foundation (NSF) under research grant NSF Award #0747523. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the NSF.
CR [Anonymous], 1994, Program Analysis and Specialization for the C Programming Language
   [Anonymous], ACM T PROGRAM LANG S
   BIRCH J, 2006, PACT 2006, P295
   BUSS M., 2005, P IEEE INT WORKSH SO
   Cesário WO, 2002, IEEE DES TEST COMPUT, V19, P52, DOI 10.1109/MDT.2002.1047744
   CHANDRAIAH P., 2008, T COMPUT AID DES INT
   CHANDRAIAH P., 2007, P INT S HARDW SOFTW
   Chandraiah P, 2005, CECSTR0504 U CAL
   CHANDRAIAH P., 2007, P AS S PAC DES AUT C
   CHANDRAIAH P., 2007, P INT EMB SYST S
   CHANDRAIAH P., 2008, P AS S PAC DES AUT C
   CHANDRAIAH P., 2008, CECSTR0802 U CAL
   CHOI J.-D., 1993, P ACM S PRINC PROGR
   Cockx Johan, 2007, EURASIP J APPL SIG P, P213
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   DOMER R., 2007, LECT NOT GRAD COURS
   FAHNDRICH M, 2000, P C PROGR LANG DES I
   Franke Bjorn, 2003, ACM Trans. Embedded Computing Systems, V2, P132
   Gajski D.D., 1994, Specification and Design of Embedded Systems''
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   Gerstlauer A, 2008, DES AUT CON, P586
   Ghenassia F, 2006, T LEVEL MODELING SYS
   GHIYA R., 1995, INT J PARAL PROGRAM
   Gupta S, 2004, ACM T DES AUTOMAT EL, V9, P441, DOI 10.1145/1027084.1027087
   Haubelt C, 2008, DES AUT CON, P580
   Hind M., 2001, P ACM SIGPLAN SIGSOF
   *ITU, 1999, SPEC DESCR LANG SDL
   Jerraya A, 2005, COMPUTER, V38, P36, DOI 10.1109/MC.2005.231
   LANDI W., 1992, ACM LETT PROGRAM LAN, V1, P4
   MARCHIORO G. F., 1997, P IEEE INT C COMP AI
   MIBENCH, MIBENCH FREE COMMERC
   PIMENTEL A., 2001, IEEE T COMPUT, V34, P1
   SCHIRRMEISTER F, 2001, P IEEE INT VEH EL C
   SEMERIA ' L., 1998, P IEEE ACM INT C COM
   STEENSGAARD B, 1996, P ACM S PRINC PROGR
   van Engelen RA, 2004, INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, PROCEEDINGS, P70, DOI 10.1109/IWIA.2004.10018
   VIM, VIM ADV TEXT ED
   WILSON R. P., 1995, P SIGPLAN C PROGR LA
   ZHANG S., 1996, P ACM SIGSOFT S FDN
NR 39
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 23
DI 10.1145/2180887.2180900
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Weng, N
   Wolf, T
AF Weng, Ning
   Wolf, Tilman
TI Analytic Modeling of Network Processors for Parallel Workload Mapping
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Application profiling; embedded systems;
   multiprocessor scheduling; network processors
ID MEMORY INTERFERENCE; MULTIPROCESSOR; GRAPHS
AB Network processors are heterogeneous system-on-chip multiprocessors that are optimized to perform packet forwarding and processing tasks at Gigabit data rates. To meet the performance demands of increasing link speeds and complex network applications, network processors are implemented with several dozen embedded processor cores and hardware accelerators that run multiple packet processing applications in parallel. The parallel nature of the processing system makes it increasingly difficult for application developers to understand and manage resources and map processing tasks to the hardware. To address this problem, we present a methodology for profiling and analyzing network processor applications, mapping processing tasks to a generalized network processor architecture, and analytically determining the expected throughput performance. The key novelty of this work is not only the adaptation of application analysis and mapping algorithms to heterogeneous network processors, but also that the entire process can be automated and hidden from the application developer. Starting with the analysis of a uniprocessor implementation of the application, the process yields a mapping of the partitioned application that shows best performance for a given network processor system. The simplicity of the proposed randomized mapping algorithm allows the use of this methodology in network processor runtime systems where dynamic reallocation of tasks is necessary but processing power is limited. We present results that show the effectiveness of the analysis and mapping methodology as well as its application to design space exploration.
C1 [Weng, Ning] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
   [Wolf, Tilman] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
C3 Southern Illinois University System; Southern Illinois University;
   University of Massachusetts System; University of Massachusetts Amherst
RP Weng, N (corresponding author), So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
EM nweng@siu.edu; wolf@ecs.umass.edu
RI Wolf, Tilman/B-4782-2019
OI Wolf, Tilman/0000-0003-0449-0441
CR AGARWAL A, 1992, IEEE T PARALL DISTR, V3, P525, DOI 10.1109/71.159037
   [Anonymous], 2004, The Grid: Blueprint for a New Computing Infrastructure. Vol
   AUSTIN TM, 1993, 1163 U WISC COMP SCI
   BAKER F, 1995, 1812 RFC NETW WORK G
   BHANDARKAR DP, 1975, IEEE T COMPUT, V24, P897, DOI 10.1109/T-C.1975.224335
   Daeman Joan., 2000, Smart Card Research and Applications, volume 1820 of Lecture Notes in Computer Science, P288
   Dowdy L. W., 1999, Performance Evaluation Review, V26, P60, DOI 10.1145/309746.309756
   FRANKLIN MA, 2002, P NETW PROC WORKSH C, P63
   FRANKLIN MA, 2003, P NETW PROC WORKSH C, P10
   GOGLIN SD, 2003, INTEL TECHNOLOGY J, V7, P64
   GRASSO, 1984, P IEEE, V131, P10
   GRIES M, 2003, P 2 NETW PROC WORKSH, P75
   HOOGENDOORN CH, 1977, IEEE T COMPUT, V26, P998, DOI 10.1109/TC.1977.1674734
   *INT CORP, 2003, INT IXA SOFTW DEV KI
   Kapasi UJ, 2003, COMPUTER, V36, P54, DOI 10.1109/MC.2003.1220582
   KARP RM, 1991, DISCRETE APPL MATH, V34, P165, DOI 10.1016/0166-218X(91)90086-C
   Kohler E, 2000, ACM T COMPUT SYST, V18, P263, DOI 10.1145/354871.354874
   KOKKU R, 2003, P 2 WORKSH HOT TOP N
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lakamraju V, 2002, IEEE T PARALL DISTR, V13, P1139, DOI 10.1109/TPDS.2002.1058097
   MALLOY BA, 1994, IEEE T PARALL DISTR, V5, P498, DOI 10.1109/71.282560
   Motwani Rajeev, 1995, RANDOMIZED ALGORITHM
   Nilsson S, 1999, IEEE J SEL AREA COMM, V17, P1083, DOI 10.1109/49.772439
   Ramaswamy R, 2005, INT SYM PERFORM ANAL, P226, DOI 10.1109/ISPASS.2005.1430577
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   RAMASWAMY R, 2004, P NETW PROC WORKSH C, P103
   Reijns GL, 1999, J SYST ARCHITECT, V45, P1189, DOI 10.1016/S1383-7621(98)00028-9
   SHAH N, 2003, P NETW PROC WORKSH C, P100
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   *TEJ TECHN, 2003, TEJANP DAT
   THIELE L, 2002, P 1 NETW PROC WORKSH, P30
   VANGEMUND AJC, 1993, P 7 ACM INT C SUP TO, P318
   WEI YC, 1991, IEEE T COMPUT AID D, V10, P911, DOI 10.1109/43.87601
   WOLF T, 2000, P IEEE INT S PERF AN, P154
   WOLF T, 2005, P ACM IEEE S ARCH NE, P71
NR 35
TC 9
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 18
DI 10.1145/1509288.1509290
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500002
DA 2024-07-18
ER

PT J
AU Carta, S
   Alimonda, A
   Pisano, A
   Acquaviva, A
   Benini, L
AF Carta, Salvatore
   Alimonda, Andrea
   Pisano, Alessandro
   Acquaviva, Andrea
   Benini, Luca
TI A control theoretic approach to energy-efficient pipelined computation
   in MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 15-17, 2005
CL Chicago, IL
SP ACM SIGPLAN, ACM SIGBED
DE theory; experimentation; design; MPSoC; parallel systems; DVFS;
   feedback-control techniques
AB In this work, we describe a control theoretic approach to dynamic voltage/frequency scaling (DVFS) in a pipelined MPSoC architecture with soft real-time constraints, aimed at minimizing energy consumption with throughput guarantees. Theoretical analysis and experiments carried out on a cycle-accurate, energy-aware, and multiprocessor simulation platform are provided. We give a dynamic model of the system behavior which allows to synthesize linear and nonlinear feedback control schemes for the run-time adjustment of the core frequencies. We study the characteristics of the proposed techniques in both transient and steady-state conditions. Finally, we compare the proposed feedback approaches and local DVFS policies from an energy consumption viewpoint.
C1 [Carta, Salvatore; Alimonda, Andrea] Univ Cagliari, Dept Math & Comp Sci, I-09124 Cagliari, Italy.
   [Pisano, Alessandro] Univ Cagliari, Dept Elect & Elect Engn, Cagliari, Italy.
   [Acquaviva, Andrea] Univ Urbino, Inst Informat Sci & Technol, I-61029 Urbino, Italy.
   [Benini, Luca] Univ Bologna, Dept Elect Engn & Comp Sci, Bologna, Italy.
C3 University of Cagliari; University of Cagliari; Consiglio Nazionale
   delle Ricerche (CNR); Istituto di Scienza e Tecnologie dell'Informazione
   "Alessandro Faedo" (ISTI-CNR); University of Urbino; University of
   Bologna
RP Carta, S (corresponding author), Univ Cagliari, Dept Math & Comp Sci, I-09124 Cagliari, Italy.
EM salvatore@unica.it; alimonda@sc.unica.it; pisano@diee.unica.it;
   acquaviva@sti.uniurb.it; lbenini@deis.unibo.it
RI Acquaviva, Andrea/E-7584-2012
OI BENINI, LUCA/0000-0001-8068-3806; Pisano, Alessandro/0000-0003-2774-626X
CR Andrei A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P518, DOI 10.1109/DATE.2004.1268898
   ANDREI A, 2004, P INT C COMP AID DES, P326
   Bartolini G, 1999, LECT NOTES CONTR INF, V247, P329
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   FLAUTNER K, 2002, P S OP SYST DES IMPL
   *IEM, ARM INT EN MAN
   Im C, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P34, DOI 10.1109/LPE.2001.945368
   *IMX21, FREESC SEM
   Kwon WC, 2003, DES AUT CON, P125, DOI 10.1109/DAC.2003.1218855
   LEVANT A, 1993, INT J CONTROL, V58, P1247, DOI 10.1080/00207179308923053
   LU Y, 2002, IEEE T COMPUT AID D, V11, P1284
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   Lu ZJ, 2003, PR IEEE COMP DESIGN, P489, DOI 10.1109/ICCD.2003.1240945
   *MPARM, MPARM MULT SIM ENV
   PAZOS N, 2004, P INT GLOB SIGN PROC
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   POUWELSE J, 2001, P MOB COMP C
   Qu G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P560, DOI 10.1109/ICCAD.2001.968707
   Ruggiero M, 2005, PR IEEE COMP DESIGN, P87, DOI 10.1109/ICCD.2005.24
   VANDERWOLF P, 1999, P INT WORKSH HARD SO
   Wu Q, 2005, IEEE MICRO, V25, P52, DOI 10.1109/MM.2005.87
   WU Q, 2004, P 11 INT C ARCH SUPP, P248
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
NR 23
TC 17
Z9 17
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 27
DI 10.1145/1274858.1274865
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LD
UT WOS:000256880600007
DA 2024-07-18
ER

PT J
AU Anderson, J
   Kayraklioglu, E
   Imani, HR
   Shen, C
   Miscuglio, M
   Sorger, VJ
   El-Ghazawi, T
AF Anderson, Jeff
   Kayraklioglu, Engin
   Imani, Hamid Reza
   Shen, Chen
   Miscuglio, Mario
   Sorger, Volker J.
   El-Ghazawi, Tarek
TI Virtualizing a Post-Moore's Law Analog Mesh Processor: The Case of a
   Photonic PDE Accelerator
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Virtualization; domain-specific accelerators; parallel processing;
   scientific computing accelerators; scheduling
AB Innovative processor architectures aim to play a critical role in future sustainment of performance improvements under severe limitations imposed by the end of Moore's Law. The Reconfigurable Optical Computer (ROC) is one such innovative, Post-Moore's Law processor. ROC is designed to solve partial differential equations in one shot as opposed to existing solutions, which are based on costly iterative computations. This is achieved by leveraging physical properties of a mesh of optical components that behave analogously to lumped electrical components. However, virtualization is required to combat shortfalls of the accelerator hardware. Namely, (1) the infeasibility of building large photonic arrays to accommodate arbitrarily large problems and (2) underutilization brought about by mismatches in problem and accelerator mesh sizes due to future advances in manufacturing technology. In this work, we introduce an architecture and methodology for lightweight virtualization of ROC that exploits advantages borne from optical computing technology. Specifically, we apply temporal and spatial virtualization to ROC and then extend the accelerator scheduling tradespace with the introduction of spectral virtualization. Additionally, we investigate multiple resource scheduling strategies for a system-on-chip (SoC)-based PDE acceleration architecture and show that virtual configuration management offers a speedup of approximately 2x. Finally, we show that overhead from virtualization is minimal, and our experimental results showtwo orders of magnitude increased speed as compared to microprocessor execution while keeping errors due to virtualization under 10%.
C1 [Anderson, Jeff; Kayraklioglu, Engin; Imani, Hamid Reza; Shen, Chen; Miscuglio, Mario; Sorger, Volker J.; El-Ghazawi, Tarek] George Washington Univ, 800 22nd St NW, Washington, DC 20052 USA.
C3 George Washington University
RP Anderson, J (corresponding author), George Washington Univ, 800 22nd St NW, Washington, DC 20052 USA.
EM jeffa@gwu.edu; engin@gwu.edu; hamid@gwu.edu; imchucklate@gwu.edu;
   mmiscuglio@gwu.edu; sorger@gwu.edu; tarek@gwu.edu
RI Sorger, Volker J./JPW-9920-2023
OI Imani, Hamid Reza/0000-0002-8938-3284; Kayraklioglu,
   Engin/0000-0002-4966-3812
FU NSF RAISE program [1748294]
FX This work is funded by the NSF RAISE program as award number 1748294
   under the NSF EPMD-ElectroPhotonic Mag Devices, CSR-Computer Systems
   Research, Networking Technology and Systems.
CR Agarwal Anant, 2007, COURSE MAT 6 002 CIR
   Alioto Massimo, 2018, IEEE J EM SEL TOP C, V8, P3
   AnalogDevices, 2020, LTSPICE SIM
   Anderson J, 2020, 2020 INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC 2020), P133, DOI 10.1109/ICRC2020.2020.00008
   Anderson J, 2020, ACM TRANS PARALLEL C, V7, DOI 10.1145/3380944
   Bang S, 2018, MICROMACHINES-BASEL, V9, DOI 10.3390/mi9110560
   Berestycki Henri, 2002, NONLINEAR PDES CONDE
   BERGER MJ, 1984, J COMPUT PHYS, V53, P484, DOI 10.1016/0021-9991(84)90073-1
   Compton K, 2002, IEEE T VLSI SYST, V10, P209, DOI 10.1109/TVLSI.2002.1043324
   CPUID, 2020, HWMONITOR VOL TEMP F
   Dongarra Jack, 2017, CURRENT TRENDS HIGH
   El-Araby E, 2010, LECT NOTES COMPUT SC, V5992, P219, DOI 10.1007/978-3-642-12133-3_21
   El-Ghazawi Tarek, 2009, Patent, Patent No. [US20090187733A1, 20090187733]
   El-Ghazawi Tarek, 1997, P ACMIEEE C SUPERCOM
   El-Ghazawi Tarek, 2019, Patent, Patent No. [US10318680B2, 10318680]
   Engheta N, 2005, PHYS REV LETT, V95, DOI 10.1103/PhysRevLett.95.095504
   Engheta N, 2007, SCIENCE, V317, P1698, DOI 10.1126/science.1133268
   Enzler Rolf, 2003, P INT C FIELD PROGRA
   Fahmy SA, 2015, INT CONF CLOUD COMP, P430, DOI 10.1109/CloudCom.2015.60
   Goldman Rich, 2020, LUMERICAL 2020A RELE
   Gui YL, 2019, SCI REP-UK, V9, DOI 10.1038/s41598-019-47631-5
   Herron IH, 2008, PARTIAL DIFFERENTIAL EQUATIONS IN FLUID DYNAMICS, P1, DOI 10.1017/CBO9780511754654
   Kang H, 2016, INT CONF CLOUD ENG, P202, DOI 10.1109/IC2E.2016.26
   Kayraklioglu Engin, 2020, P INT C COMPUTING FR
   LEE HJ, 2003, ORDINARY PARTIAL DIF
   LIEBMANN G, 1950, BRIT J APPL PHYS, V1, P92, DOI 10.1088/0508-3443/1/4/303
   Liu Leibo, 2019, ACM COMPUT SURV, V52, P6
   Ma ZZ, 2015, NANOPHOTONICS-BERLIN, V4, P198, DOI 10.1515/nanoph-2015-0006
   Mbakoyiannis D, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3180263
   Miscuglio M, 2021, COMMUN PHYS-UK, V4, DOI 10.1038/s42005-021-00683-4
   Moulik S, 2020, ASIA S PACIF DES AUT, P500, DOI 10.1109/ASP-DAC47756.2020.9045240
   Padua David, 2011, LATENCY HIDING, P1006, DOI [10.1007/978-0-387-09766-4_415, DOI 10.1007/978-0-387-09766-4_415]
   Palmer P., 1959, REPORTS MEMORANDA, V312
   Panda Robin, 2021, EXTENDING COURSE GR
   Paschotta Rudiger, 2020, COHERENT BEAM COMBIN
   Peidle J, 2019, SUMMARY RULES ERROR
   Pinuel Luis, 1998, P 6 EUROMICRO WORKSH
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Quarteroni Alfio, 2017, BRIEF SURVEY PARTIAL
   Rabaey Jan, 2020, SPICE PAGE
   Ramezani R, 2021, J SUPERCOMPUT, V77, P597, DOI 10.1007/s11227-020-03281-3
   Reaño C, 2017, INT CONF PARA PROC, P121, DOI 10.1109/ICPPW.2017.29
   Richter Isaac, 2015, P GOVT MICROCIRCUIT
   Rodrigues Arun F., 2010, SAND20108063 SAND NA
   Scalara Stephen, 2001, AFRLIFRSTR2001161
   Schoenberg IJ, 1973, Cardinal spline interpolation
   Selvadurai A. P. S., 2000, PARTIAL DIFFERENTIAL, V1
   Siemers Christian, 2000, P 10 INT WORKSHOP FI, V1
   Sorger Volker J., 2012, NANOPHOTONICS-BERLIN, V1
   Srinivasa Nandagopalan Auviur, 2006, THESIS TEXAS AGR MEC
   Sun HY, 2018, INT PARALL DISTRIB P, P194, DOI 10.1109/IPDPS.2018.00029
   Sun Shuai, 2021, NANOPHOTONICS-BERLIN, V10, P6
   Taher M, 2009, IEEE T COMPUT, V58, P1398, DOI 10.1109/TC.2009.81
   Tait AN, 2015, OPT EXPRESS, V23, P12758, DOI 10.1364/OE.23.012758
   Tang C, 2013, PROC SPIE, V8769, DOI 10.1117/12.2018996
   Thor Labs, 2021, NIR PROD PAG
   Turpin JP, 2014, INT J ANTENN PROPAG, V2014, DOI 10.1155/2014/429837
   Ung Peng-Chhay, 2020, COMSOL BLOG HEAT TRA
   Vaidya P, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/1968502.1968504
   Vaishnav A, 2018, I C FIELD PROG LOGIC, P131, DOI 10.1109/FPL.2018.00031
   Wang Z, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9091461
   Yin Hezhu, 2011, APPL RESISTIVITYTOOL, V2
   Zhao Y, 2008, VISUAL COMPUT, V24, P323, DOI 10.1007/s00371-007-0191-y
   Zhu MC, 2017, Arxiv, DOI arXiv:1710.01878
NR 64
TC 6
Z9 6
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 38
DI 10.1145/3544971
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600019
DA 2024-07-18
ER

PT J
AU Almeida, M
   Laskaridis, S
   Venieris, S
   Leontiadis, I
   Lane, ND
AF Almeida, Mario
   Laskaridis, Stefanos
   Venieris, Stylianos, I
   Leontiadis, Ilias
   Lane, Nicholas D.
TI Dynamic Onloading of Deep Neural Networks from Cloud to Device
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; distributed systems; offloading
ID INFERENCE; EFFICIENT; ENERGY
AB Recently, there has been an explosive growth of mobile and embedded applications using convolutional neural networks (CNNs). To alleviate their excessive computational demands, developers have traditionally resorted to cloud offloading, inducing high infrastructure costs and a strong dependence on networking conditions. On the other end, the emergence of powerful SoCs is gradually enabling on- device execution. Nonetheless, low- and mid-tier platforms still struggle to run state-of-the-art CNNs sufficiently. In this article, we present DynO, a distributed inference framework that combines the best of bothworlds to address several challenges, such as device heterogeneity, varying bandwidth, andmulti-objective requirements. Key components that enable this are its novel CNN-specific data packing method, which exploits the variability of precision needs in different parts of the CNN when onloading computation, and its novel scheduler, which jointly tunes the partition point and transferred data precision at runtime to adapt inference to its execution environment. Quantitative evaluation shows that DynO outperforms the current state of the art, improving throughput by over an order of magnitude over device-only execution and up to 7.9x over competing CNN offloading systems, with up to 60x less data transferred.
C1 [Almeida, Mario; Laskaridis, Stefanos; Venieris, Stylianos, I; Leontiadis, Ilias; Lane, Nicholas D.] Samsung AI Ctr, Cambridge, England.
   [Lane, Nicholas D.] Univ Cambridge, Cambridge, England.
C3 University of Cambridge
RP Almeida, M (corresponding author), Samsung AI Ctr, Cambridge, England.
EM mario.a@samsung.com; mail@stefanos.cc; i.leontiadis@samsung.com;
   nic.lane@samsung.com
RI Venieris, Stylianos/T-3082-2019
OI Venieris, Stylianos/0000-0001-5181-6251
CR Almeida M., 2019, The 3rd International Workshop on Deep Learning for Mobile Systems and Applications, P1, DOI DOI 10.1145/3325413.3329793
   Almeida M, 2021, PROCEEDINGS OF THE 2021 ACM INTERNET MEASUREMENT CONFERENCE, IMC 2021, P658, DOI 10.1145/3487552.3487863
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   Antonini M, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL WORKSHOP ON CHALLENGES IN ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING FOR INTERNET OF THINGS (AICHALLENGEIOT '19), P49, DOI 10.1145/3363347.3363363
   Blalock D., 2020, What is the state of neural network pruning?, P129
   Burgess J., 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), P1, DOI DOI 10.1109/HOTCHIPS.2019.8875651
   Cartas A, 2019, PROCEEDINGS OF THE 2ND ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING (EDGESYS '19), P54, DOI 10.1145/3301418.3313946
   Chen X, 2016, DES AUT CON, DOI 10.1145/2897937.2898047
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   Dey R, 2017, MIDWEST SYMP CIRCUIT, P1597, DOI 10.1109/MWSCAS.2017.8053243
   Fan Mo, 2020, MobiSys '20: Proceedings of the 18th International Conference on Mobile Systems, Applications, and Services, P161, DOI 10.1145/3386901.3388946
   Fang Z, 2019, ICDCN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING AND NETWORKING, P21, DOI 10.1145/3288599.3288634
   Georgiadis G, 2019, PROC CVPR IEEE, P7078, DOI 10.1109/CVPR.2019.00725
   Gordon Mark S., 2012, USENIX C OP SYST DES
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Gysel P, 2018, IEEE T NEUR NET LEAR, V29, P5784, DOI 10.1109/TNNLS.2018.2808319
   Han S., 2016, ARXIV151000149
   Han S., 2016, P 14 ANN INT C MOBIL, VVolume 27
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hu C, 2019, IEEE INFOCOM SER, P1423, DOI [10.1109/infocom.2019.8737614, 10.1109/INFOCOM.2019.8737614]
   Huang Jin, 2020, P 26 ANN INT C MOBIL
   Ignatov A, 2019, IEEE INT CONF COMP V, P3617, DOI 10.1109/ICCVW.2019.00447
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jayakodi NK, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3366636
   Jayakodi NK, 2018, IEEE T COMPUT AID D, V37, P2881, DOI 10.1109/TCAD.2018.2857338
   Jeong HJ, 2018, PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '18), P401, DOI 10.1145/3267809.3267828
   Jouppi Norman P., 2017, INT S COMPUTER ARCHI
   Kang YP, 2017, ACM SIGPLAN NOTICES, V52, P615, DOI 10.1145/3093336.3037698
   Kouris A., 2018, 2018 IEEE RSJ INT C, P1, DOI [10.1109/IROS.2018.8594204, DOI 10.1109/IROS.2018.8594204]
   Kouris A, 2018, I C FIELD PROG LOGIC, P155, DOI 10.1109/FPL.2018.00034
   Kouris Alexandros, 2021, ARXIV
   Kukkala VK, 2018, IEEE CONSUM ELECTR M, V7, P18, DOI 10.1109/MCE.2018.2828440
   Laskaridis Stefanos, 2020, P 26 ANN INT C MOBIL, P1, DOI 10.1145/3372224.3419194
   Laskaridis Stefanos, 2021, P 5 INT WORKSH EMB M, P1
   Lee T, 2019, 2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), P381, DOI [10.1109/APCCAS47518.2019.8953078, 10.1109/apccas47518.2019.8953078, 10.1145/3300061.3345447]
   Li DP, 2015, PROC CVPR IEEE, P213, DOI 10.1109/CVPR.2015.7298617
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Li HS, 2018, INT C PAR DISTRIB SY, P671, DOI [10.1109/ICPADS.2018.00092, 10.1109/PADSW.2018.8645013]
   Mao JC, 2017, ICCAD-IEEE ACM INT, P751, DOI 10.1109/ICCAD.2017.8203852
   Masui K, 2015, ASTRON COMPUT, V12, P181, DOI 10.1016/j.ascom.2015.07.002
   Nair V., 2010, P 27 INT C MACHINE L, P807
   Nikolic M, 2018, I S WORKL CHAR PROC, P86, DOI 10.1109/IISWC.2018.8573509
   Ofcom, 2014, 3G 4G NETW SPEEDS
   Panda P, 2016, DES AUT TEST EUROPE, P475
   PyTorch, 2021, DYN QUANT
   Quan JG, 2012, IEEE INT CONF COMMUN, P54, DOI 10.1109/ICCCW.2012.6316474
   Rajatheva N., 2020, P IEEE INT S PERS IN, P1
   Ramachandran P., 2018, SEARCHING ACTIVATION
   Rhu M, 2018, INT S HIGH PERF COMP, P78, DOI 10.1109/HPCA.2018.00017
   Ryan MD, 2011, COMMUN ACM, V54, P36, DOI 10.1145/1866739.1866751
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Talukder AK, 2010, COMPUT COMMUN NETW S, P343, DOI 10.1007/978-1-84996-241-4_20
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Xu XW, 2018, NAT ELECTRON, V1, P216, DOI 10.1038/s41928-018-0059-3
   Yao SC, 2017, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'17), P351, DOI 10.1145/3038912.3052577
   Zhang MJ, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P951
   Zhang WY, 2021, PROCEEDINGS OF THE 27TH ACM ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (ACM MOBICOM '21), P201, DOI 10.1145/3447993.3448628
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
   Zhou A., 2017, INT C LEARNING REPRE
NR 65
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 71
DI 10.1145/3510831
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hassantabar, S
   Zhang, J
   Yin, HX
   Jha, NK
AF Hassantabar, Shayan
   Zhang, Joe
   Yin, Hongxu
   Jha, Niraj K.
TI MHDeep: Mental Health Disorder Detection System Based on Wearable
   Sensors and Artificial Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Disease diagnosis; health monitoring; mental health disorders; neural
   networks; synthetic data generation; wearable medical sensors
ID BIPOLAR DISORDER; SKIN TEMPERATURE; MEDICAL-RECORDS; METAANALYSIS;
   PREVALENCE; STIGMA
AB Mental health problems impact the quality of life of millions of people around the world. However, diagnosis of mental health disorders is a challenging problem that often relies on self-reporting by patients about their behavioral patterns and social interactions. Therefore, there is a need for new strategies for diagnosis and daily monitoring of mental health conditions. The recent introduction of body-area networks consisting of a plethora of accurate sensors embedded in smartwatches and smartphones and edge-compatible deep neural networks (DNNs) points toward a possible solution. Such wearable medical sensors (WMSs) enable continuous monitoring of physiological signals in a passive and non-invasive manner. However, disease diagnosis based on WMSs and DNNs, and their deployment on edge devices, such as smartphones, remains a challenging problem. These challenges stem from the difficulty of feature engineering and knowledge distillation from the raw sensor data, as well as the computational and memory constraints of battery-operated edge devices. To this end, we propose a framework called MHDeep that utilizes commercially available WMSs and efficient DNN models to diagnose three important mental health disorders: schizoaffective, major depressive, and bipolar. MHDeep uses eight different categories of data obtained from sensors integrated in a smartwatch and smartphone. These categories include various physiological signals and additional information on motion patterns and environmental variables related to the wearer. MHDeep eliminates the need for manual feature engineering by directly operating on the data streams obtained from participants. Because the amount of data is limited, MHDeep uses a synthetic data generation module to augment real data with synthetic data drawn from the same probability distribution. We use the synthetic dataset to pre-train the weights of the DNN models, thus imposing a prior on the weights. We use a grow-and-prune DNN synthesis approach to learn both architecture and weights during the training process. We use three different data partitions to evaluate the MHDeep models trained with data collected from 74 individuals. We conduct two types of evaluations: at the data instance level and at the patient level. MHDeep achieves an average test accuracy, across the three data partitions, of 90.4%, 87.3%, and 82.4%, respectively, for classifications between healthy and schizoaffective disorder instances, healthy and major depressive disorder instances, and healthy and bipolar disorder instances. At the patient level, MHDeep DNN models achieve an accuracy of 100%, 100%, and 90.0% for the three mental health disorders, respectively, based on inference that uses 40, 16, and 22 minutes of sensor data collection from each patient.
C1 [Hassantabar, Shayan; Zhang, Joe; Yin, Hongxu; Jha, Niraj K.] Princeton Univ, Princeton, NJ 08544 USA.
C3 Princeton University
RP Hassantabar, S (corresponding author), Princeton Univ, Princeton, NJ 08544 USA.
EM seyedh@princeton.edu; zhaoz@princeton.edu; hongxuy@princeton.edu;
   jha@princeton.edu
RI Yin, Hongxu/AAZ-3328-2020; Jha, Nandan Kumar/AAX-9516-2020
OI Zhang, Joe/0000-0003-4145-1126; Hassantabar, Shayan/0000-0003-4297-2097
CR Acharya UR, 2018, COMPUT METH PROG BIO, V161, P103, DOI 10.1016/j.cmpb.2018.04.012
   Akmandor AO, 2018, IEEE CONSUM ELECTR M, V7, P29, DOI 10.1109/MCE.2017.2746096
   [Anonymous], 2018, FOUND TRENDS ELECTRO, V12, P402, DOI 10.1561/1000000054
   [Anonymous], 2020, EMPATICA E4 CONNECT
   [Anonymous], 2014, P WORKSHOP APPL MOBI
   [Anonymous], 2020, NUMBER CONNECTED WEA
   Baig MM, 2013, J MED SYST, V37, DOI 10.1007/s10916-012-9898-z
   Berle Jan O, 2010, BMC Res Notes, V3, P149, DOI 10.1186/1756-0500-3-149
   Birnbaum ML, 2020, NPJ SCHIZOPHR, V6, DOI 10.1038/s41537-020-00125-0
   BORDIERI JE, 1986, J APPL SOC PSYCHOL, V16, P197, DOI 10.1111/j.1559-1816.1986.tb01135.x
   Chang HA, 2014, PSYCHIAT CLIN NEUROS, V68, P674, DOI 10.1111/pcn.12178
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Coppersmith G, 2018, BIOMED INFORM INSIGH, V10, DOI 10.1177/1178222618792860
   Corrigan PW, 2014, PSYCHIAT RES, V218, P35, DOI 10.1016/j.psychres.2014.04.028
   Corrigan PW, 2000, CLIN PSYCHOL-SCI PR, V7, P48, DOI 10.1093/clipsy/7.1.48
   Dai XL, 2019, IEEE T COMPUT, V68, P1487, DOI 10.1109/TC.2019.2914438
   Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Dwyer DB, 2018, ANNU REV CLIN PSYCHO, V14, P91, DOI [10.1146/annurev-clinpsy-032816045037, 10.1146/annurev-clinpsy-032816-045037]
   Enayati S., 2021, PROC DATA SCI HUMAN, P24
   Geng XF, 2017, DESTECH TRANS COMP, P146
   Geraci J, 2017, EVID-BASED MENT HEAL, V20, P83, DOI 10.1136/eb-2017-102688
   Grünerbl A, 2015, IEEE J BIOMED HEALTH, V19, P140, DOI 10.1109/JBHI.2014.2343154
   Gruenerbl Agnes, 2014, Proceedings of the 5th Augmented Human International Conference on-AH'14, P1, DOI [DOI 10.1145/2582051.2582089, 10.1145/2582051.2582089]
   Han S., 2016, PROC INT C LEARNING
   Hassantabar S., 2019, ARXIV
   Hassantabar S, 2022, Arxiv, DOI arXiv:2010.05429
   Hassantabar S, 2022, IEEE T COMPUT AID D, V41, P3012, DOI 10.1109/TCAD.2021.3116470
   Hassantabar S, 2021, IEEE T CONSUM ELECTR, V67, P244, DOI 10.1109/TCE.2021.3130228
   Hassantabar S, 2020, CHAOS SOLITON FRACT, V140, DOI 10.1016/j.chaos.2020.110170
   Herborn KA, 2015, PHYSIOL BEHAV, V152, P225, DOI 10.1016/j.physbeh.2015.09.032
   Kuang DP, 2014, INT C CLOUD COMP BIG, P27, DOI 10.1109/CCBD.2014.42
   Kuang DP, 2014, LECT N BIOINFORMAT, V8590, P225, DOI 10.1007/978-3-319-09330-7_27
   Lehman Jill Fain, 2000, AM PSYCHIATRIC ASS
   Lin HJ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P507
   Maxhuni A, 2016, PERVASIVE MOB COMPUT, V31, P50, DOI 10.1016/j.pmcj.2016.01.008
   Mehrotra D, 2018, INT J ENG-IRAN, V31, P2037, DOI 10.5829/ije.2018.31.12c.07
   Miotto R, 2018, BRIEF BIOINFORM, V19, P1236, DOI 10.1093/bib/bbx044
   Mohr DC, 2017, ANNU REV CLIN PSYCHO, V13, P23, DOI 10.1146/annurev-clinpsy-032816-044949
   Mullins JT, 2019, J HEALTH ECON, V68, DOI 10.1016/j.jhealeco.2019.102240
   Murphy PJ, 2014, J CLIN MED, V3, P959, DOI 10.3390/jcm3030959
   O'Brien JT, 2017, PSYCHOL MED, V47, P93, DOI 10.1017/S0033291716002166
   Pinaya WHL, 2016, SCI REP-UK, V6, DOI 10.1038/srep38897
   Polanczyk GV, 2015, J CHILD PSYCHOL PSYC, V56, P345, DOI 10.1111/jcpp.12381
   Reece AG, 2017, EPJ DATA SCI, V6, DOI 10.1140/epjds/s13688-017-0110-z
   Sadeque Farig, 2017, CEUR Workshop Proc, V1866
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sarchiapone M, 2018, BMC PSYCHIATRY, V18, DOI 10.1186/s12888-017-1551-4
   Schnack HG, 2014, NEUROIMAGE, V84, P299, DOI 10.1016/j.neuroimage.2013.08.053
   Stanley KO, 2002, EVOL COMPUT, V10, P99, DOI 10.1162/106365602320169811
   Steel Z, 2014, INT J EPIDEMIOL, V43, P476, DOI 10.1093/ije/dyu038
   Su C, 2020, TRANSL PSYCHIAT, V10, DOI 10.1038/s41398-020-0780-3
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Pham T, 2017, J BIOMED INFORM, V69, P218, DOI 10.1016/j.jbi.2017.04.001
   Wac K, 2006, LECT NOTES COMPUT SC, V4278, P1924
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu BC, 2018, PROC CVPR IEEE, P9127, DOI 10.1109/CVPR.2018.00951
   Xue YK, 2017, ACM IEEE INT CONF CY, P97, DOI 10.1145/3055004.3055017
   Xue YK, 2016, ANN ALLERTON CONF, P1181, DOI 10.1109/ALLERTON.2016.7852369
   Xue YK, 2016, DES AUT TEST EUROPE, P642
   Yang ZK, 2021, SCI REP-UK, V11, DOI 10.1038/s41598-021-81749-9
   Yin HX, 2021, IEEE T EMERG TOP COM, V9, P1139, DOI 10.1109/TETC.2019.2958946
   Zeng LL, 2018, EBIOMEDICINE, V30, P74, DOI 10.1016/j.ebiom.2018.03.017
   Zoph B., 2017, PROC INT C LEARNING, P1
NR 63
TC 9
Z9 11
U1 4
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 81
DI 10.1145/3527170
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900015
OA Bronze
DA 2024-07-18
ER

PT J
AU Herzog, B
   Reif, S
   Hemp, J
   Hönig, T
   Schröder-Preikschat, W
AF Herzog, Benedict
   Reif, Stefan
   Hemp, Judith
   Hoenig, Timo
   Schroeder-Preikschat, Wolfgang
TI Resource-demand Estimation for Edge Tensor Processing Units
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural network accelerator; resource awareness
AB Machine learning has shown tremendous success in a large variety of applications. The evolution of machine-learning applications from cloud-based systems to mobile and embedded devices has shifted the focus from only quality-related aspects towards the resource demand of machine learning. For embedded systems, dedicated accelerator hardware promises the energy-efficient execution of neural network inferences. Their precise resource demand in terms of execution time and power demand, however, is undocumented. Developers, therefore, face the challenge to fine-tune their neural networks such that their resource demand matches the available budgets.
   This article presents Precious, a comprehensive approach to estimate the resource demand of an embedded neural network accelerator. We generate randomised neural networks, analyse them statically, execute them on an embedded accelerator while measuring their actual power draw and execution time, and train estimators that map the statically analysed neural network properties to the measured resource demand. In addition, this article provides an in-depth analysis of the neural networks' resource demands and the responsible network properties. We demonstrate that the estimation error of Precious can be below 1.5% for both power draw and execution time. Furthermore, we discuss what estimator accuracy is practically achievable and how much effort is required to achieve sufficient accuracy.
C1 [Herzog, Benedict; Hoenig, Timo] RUB, Bochum, Germany.
   [Reif, Stefan; Hemp, Judith; Schroeder-Preikschat, Wolfgang] Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.
   [Herzog, Benedict] Friedrich Alexander Univ Erlangen Nurnberg, Erlangen, Germany.
C3 Ruhr University Bochum; University of Erlangen Nuremberg; University of
   Erlangen Nuremberg
RP Herzog, B (corresponding author), RUB, Bochum, Germany.
EM benedict.herzog@rub.de; reif@cs.fau.de; hemp@cs.fau.de;
   timo.hoenig@rub.de; wosch@cs.fau.de
OI Herzog, Benedict/0000-0001-8725-3454
FU Deutsche Forschungsgemeinschaft (DFG, German Research Foundation)
   [146371743 (TRR 89), 265905942, 315036956, 465958100]; Bundesministerium
   fur Bildung und Forschung (BMBF) [16KIS1315]
FX This work was funded by the Deutsche Forschungsgemeinschaft (DFG, German
   Research Foundation) -project number 146371743 (TRR 89 "Invasive
   Computing"); 265905942 ("PAX"); 315036956 ("eLARN"); 465958100 ("NEON")
   and from the Bundesministerium fur Bildung und Forschung (BMBF) for the
   project AI-NET-ANTILLAS 16KIS1315.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alyamkin S, 2019, IEEE J EM SEL TOP C, V9, P411, DOI 10.1109/JETCAS.2019.2911899
   Analog Devices, 2020, LTC2991
   [Anonymous], IEEE SPECTRUM
   [Anonymous], 2015, GPU BAS DEEP LEARN I
   Anwar S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3005348
   Bergstra J, 2012, J MACH LEARN RES, V13, P281
   Burgess N, 2019, P S COMP ARITHM, P88, DOI 10.1109/ARITH.2019.00022
   Canaan Inc, 2021, KENDR K210
   Cass S, 2020, IEEE SPECTRUM, V57, P14, DOI 10.1109/MSPEC.2020.9126102
   Cheng MX, 2018, ASIA S PACIF DES AUT, P129, DOI 10.1109/ASPDAC.2018.8297294
   Chung J, 2016, DES AUT CON, DOI 10.1145/2897937.2898092
   Dean J, 2018, IEEE MICRO, V38, P21, DOI 10.1109/MM.2018.112130030
   Dong M, 2018, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI'18), P343
   Rodrigues CF, 2020, Arxiv, DOI arXiv:2004.05137
   Ganesan V, 2020, I S WORKL CHAR PROC, P169, DOI 10.1109/IISWC50251.2020.00025
   Golestani H., 2016, P 24 ACM INT C MULT, P1201
   Google LLC, 2020, Edge-TPU Compiler
   Google LLC, 2020, USB ACC DAT
   Google LLC, 2020, TENSORFLOW KER
   Google LLC, 2020, GET START USB ACC
   Google LLC, 2020, USB ACC
   Google LLC, 2020, GET START TENSORFLOW
   Google LLC, 2020, DEPL MACH LEARN MOD
   Greathouse JL, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243484
   Greengard S, 2020, COMMUN ACM, V63, P18, DOI 10.1145/3409977
   Gupta Suyog, 2019, Efficientnet-Edgetpu: Creating Accelerator-Optimized Neural Networks with Automl
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   Hönig T, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P617, DOI 10.1145/3297280.3297338
   Ignatov A, 2019, LECT NOTES COMPUT SC, V11133, P288, DOI 10.1007/978-3-030-11021-5_19
   Intel Inc, 2020, INT NEUR COMP STICK
   Jouppi NP, 2018, IEEE MICRO, V38, P10, DOI 10.1109/MM.2018.032271057
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kalamkar D, 2019, Arxiv, DOI arXiv:1905.12322
   Kaufman Samuel, 2019, P WORKSH ML SYST NEU, P1
   Keras Special Interest Group, 2020, COR LAY
   Kljucaric L, 2020, IEEE HIGH PERF EXTR, DOI 10.1109/hpec43674.2020.9286209
   Lacoste A, 2019, Arxiv, DOI [arXiv:1910.09700, 10.48550/arXiv.1910.09700]
   Lane ND, 2017, IEEE PERVAS COMPUT, V16, P82, DOI 10.1109/MPRV.2017.2940968
   Lane ND, 2015, 16TH INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE' 15), P117, DOI 10.1145/2699343.2699349
   Lee K, 2020, DES AUT TEST EUROPE, P79, DOI [10.1007/978-3-030-37442-6_8, 10.23919/DATE48585.2020.9116287]
   Li D, 2016, PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCES ON BIG DATA AND CLOUD COMPUTING (BDCLOUD 2016) SOCIAL COMPUTING AND NETWORKING (SOCIALCOM 2016) SUSTAINABLE COMPUTING AND COMMUNICATIONS (SUSTAINCOM 2016) (BDCLOUD-SOCIALCOM-SUSTAINCOM 2016), P477, DOI 10.1109/BDCloud-SocialCom-SustainCom.2016.76
   Libutti Leandro Ariel, 2020, P INT WORKSH ACC MAC
   Lu ZQ, 2017, PROCEEDINGS OF THE 2017 ACM MULTIMEDIA CONFERENCE (MM'17), P1663, DOI 10.1145/3123266.3123389
   Mattson P, 2020, IEEE MICRO, V40, P8, DOI 10.1109/MM.2020.2974843
   Nilakantan S, 2015, INT SYM PERFORM ANAL, P278, DOI 10.1109/ISPASS.2015.7095813
   NVIDIA Corporation, 2021, JETS NAN DEV KIT
   Pal S, 2020, I S WORKL CHAR PROC, P13, DOI 10.1109/IISWC50251.2020.00011
   Patterson D, 2021, Arxiv, DOI arXiv:2104.10350
   Reif Stefan, 2021, P 12 INT C FUTURE EN, P300
   Schram W, 2020, 2020 INTERNATIONAL CONFERENCE ON SMART ENERGY SYSTEMS AND TECHNOLOGIES (SEST), DOI 10.1109/sest48500.2020.9203459
   Schwartz R, 2020, COMMUN ACM, V63, P54, DOI 10.1145/3381831
   Scikit-Learn Developers, 2021, SKLEARN LINEAR MODEL
   Scikit-Learn Developers, 2021, SKLEEARN ENSEMBLE EN
   Shao YS, 2016, INT SYMP MICROARCH
   Sieh V, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P158, DOI 10.1109/ISORC.2017.10
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Strubell E, 2019, 57TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2019), P3645
   Tagliavini G, 2018, DES AUT TEST EUROPE, P1051, DOI 10.23919/DATE.2018.8342167
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Wu G, 2015, INT S HIGH PERF COMP, P564, DOI 10.1109/HPCA.2015.7056063
   Xu MW, 2019, WEB CONFERENCE 2019: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2019), P2125, DOI 10.1145/3308558.3313591
NR 62
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 58
DI 10.1145/3520132
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200011
OA Bronze
DA 2024-07-18
ER

PT J
AU Daghero, F
   Burrello, A
   Xie, C
   Castellano, M
   Gandolfi, L
   Calimera, A
   Macii, E
   Poncino, M
   Pagliari, DJ
AF Daghero, Francesco
   Burrello, Alessio
   Xie, Chen
   Castellano, Marco
   Gandolfi, Luca
   Calimera, Andrea
   Macii, Enrico
   Poncino, Massimo
   Pagliari, Daniele Jahier
TI Human Activity Recognition on Microcontrollers with Quantized and
   Adaptive Deep Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Quantized neural networks; mixed precision; adaptive neural networks;
   human activity recognition; edge computing; energy efficiency
ID LOW-POWER; HYBRID; SENSOR
AB Human Activity Recognition (HAR) based on inertial data is an increasingly diffused task on embedded devices, from smartphones to ultra low-power sensors. Due to the high computational complexity of deep learning models, most embedded HAR systems are based on simple and not-so-accurate classic machine learning algorithms. This work bridges the gap between on-device HAR and deep learning, proposing a set of efficient one-dimensional Convolutional Neural Networks (CNNs) that can be deployed on general purpose microcontrollers (MCUs). Our CNNs are obtained combining hyper-parameters optimization with sub-byte and mixed-precision quantization, to find good trade-offs between classification results and memory occupation. Moreover, we also leverage adaptive inference as an orthogonal optimization to tune the inference complexity at runtime based on the processed input, hence producing a more flexible HAR system.
   With experiments on four datasets, and targeting an ultra-low-power RISC-V MCU, we show that (i) we are able to obtain a rich set of Pareto-optimal CNNs for HAR, spanning more than 1 order of magnitude in terms of memory, latency, and energy consumption; (ii) thanks to adaptive inference, we can derive >20 runtime operating modes starting from a single CNN, differing by up to 10% in classification scores and by more than 3x in inference complexity, with a limited memory overhead; (iii) on three of the four benchmarks, we outperform all previous deep learning methods, while reducing the memory occupation by more than 100x. The few methods that obtain better performance (both shallow and deep) are not compatible with MCU deployment; (iv) all our CNNs are compatible with real-time on-device HAR, achieving an inference latency that ranges between 9 mu s and 16 ms. Their memory occupation varies in 0.05-23.17 kB, and their energy consumption in 0.05 and 61.59 mu J, allowing years of continuous operation on a small battery supply.
C1 [Daghero, Francesco; Xie, Chen; Calimera, Andrea; Macii, Enrico; Poncino, Massimo; Pagliari, Daniele Jahier] Politecn Torino, I-10129 Turin, Italy.
   [Burrello, Alessio] Univ Bologna, I-40136 Bologna, Italy.
   [Castellano, Marco; Gandolfi, Luca] STMicroelectronics, I-20010 Cornaredo, Italy.
C3 Polytechnic University of Turin; University of Bologna;
   STMicroelectronics
RP Daghero, F (corresponding author), Politecn Torino, I-10129 Turin, Italy.
EM francesco.daghero@polito.it; alessio.burrello@unibo.it;
   chen.xie@polito.it; marco.castellano@st.com; luca.gandolfi1@st.com;
   andrea.calimera@polito.it; enrico.macii@polito.it;
   massimo.poncino@polito.it; daniele.jahier@polito.it
RI Burrello, Alessio/ITU-8190-2023; Calimera, Andrea/GYJ-6948-2022; Jahier
   Pagliari, Daniele/AAU-8670-2021
OI Burrello, Alessio/0000-0002-6215-8220; Jahier Pagliari,
   Daniele/0000-0002-2872-7071; Daghero, Francesco/0000-0001-9595-7216;
   Gandolfi, Luca/0000-0001-7036-0560; CALIMERA, ANDREA/0000-0001-5881-3811
CR Agarwal P, 2020, PROCEDIA COMPUT SCI, V167, P2364, DOI 10.1016/j.procs.2020.03.289
   Anguita Davide, 2012, INT WORKSH AMB ASS L, V2012, P216, DOI DOI 10.1007/978-3-642-35395-6_30
   Attal F, 2015, SENSORS-BASEL, V15, P31314, DOI 10.3390/s151229858
   Balli S, 2019, MEAS CONTROL-UK, V52, P37, DOI 10.1177/0020294018813692
   Bayat A, 2014, PROCEDIA COMPUT SCI, V34, P450, DOI 10.1016/j.procs.2014.07.009
   Bianchi V, 2019, IEEE INTERNET THINGS, V6, P8553, DOI 10.1109/JIOT.2019.2920283
   Bruschi N, 2020, 17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), P217, DOI 10.1145/3387902.3394038
   Burrello A, 2021, I SYMPOS LOW POWER E, DOI 10.1109/ISLPED52811.2021.9502494
   Cai ZW, 2020, PROC CVPR IEEE, P2346, DOI 10.1109/CVPR42600.2020.00242
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Choi J., 2018, ARXIV
   Daghero F, 2021, ADV COMPUT, V122, P247, DOI 10.1016/bs.adcom.2020.07.002
   Daghero F, 2021, PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), P3, DOI 10.1145/3457388.3458656
   De Vita A, 2020, IEEE T CIRCUITS-I, V67, P3893, DOI 10.1109/TCSI.2020.3011984
   Fan L, 2013, 2013 INTERNATIONAL CONFERENCE ON ADVANCED CLOUD AND BIG DATA (CBD), P64, DOI 10.1109/CBD.2013.19
   Gao X., 2018, ARXIV
   Gordon A, 2018, PROC CVPR IEEE, P1586, DOI 10.1109/CVPR.2018.00171
   Guo C., 2017, ARXIV
   Hammerla N.Y., 2016, P 25 INT JOINT C ART
   Han Y., 2021, ARXIV
   Höller R, 2019, MEDD C EMBED COMPUT, P122, DOI 10.1109/MECO.2019.8760205
   Hubara I, 2016, ADV NEUR IN, V29
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jiang YG, 2020, IEEE T IMAGE PROCESS, V29, P8747, DOI 10.1109/TIP.2020.3018269
   Kwapisz JR., 2011, ACM SIGKDD EXPLORATI, V12, P74, DOI [DOI 10.1145/1964897.1964918, 10.1145/1964897.1964918]
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Ltd LiPol Battery Co, 2021, LP201020 DAT
   Di Mauro A, 2020, IEEE T CIRCUITS-I, V67, P3905, DOI 10.1109/TCSI.2020.3012576
   Mazzoni B, 2021, IEEE EMBED SYST LETT, V13, P210, DOI 10.1109/LES.2021.3065206
   Micucci D, 2017, APPL SCI-BASEL, V7, DOI 10.3390/app7101101
   Mullapudi RT, 2018, PROC CVPR IEEE, P8080, DOI 10.1109/CVPR.2018.00843
   Thu NTH, 2021, IEEE ACCESS, V9, P145271, DOI 10.1109/ACCESS.2021.3122298
   Pagliari DJ, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9020337
   PAGLIARI DJ, 2018, P INT S LOW POW EL D, V47, P1
   Park E, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P124, DOI 10.1109/CODESISSS.2015.7331375
   Paszke A, 2019, ADV NEUR IN, V32
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Reyes-Ortiz JL, 2016, NEUROCOMPUTING, V171, P754, DOI 10.1016/j.neucom.2015.07.085
   Risso M, 2021, DES AUT CON, P1015, DOI 10.1109/DAC18074.2021.9586187
   Rossi D, 2016, IEEE HOT CHIP SYMP
   SiFive, 2021, SIFIVE CORE IP
   Sousa Wesllen., 2017, P 23 BRAZILLIAN S MU, P397
   STMicroelectronics, 2019, INEMO IN OD ALW 3D A
   Tang Y, 2021, IEEE SENS J, V21, P581, DOI 10.1109/JSEN.2020.3015521
   Tann H, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968458
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   The PULP Platform, 2020, GVSOC PULP VIRTUAL P
   Vavoulas G, 2016, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES FOR AGEING WELL AND E-HEALTH (ICT4AWE), P143, DOI 10.5220/0005792401430151
   Walse K.H., 2016, P 2 INT C INFORM COM, P1, DOI [DOI 10.1145/2905055.2905232, 10.1145/2905055.2905232]
   Wan Alvin, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P12962, DOI 10.1109/CVPR42600.2020.01298
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Waterman Andrew, 2013, 2013 IEEE Hot Chips 25 Symposium (HCS), DOI 10.1109/HOTCHIPS.2013.7478332
   Yu J., 2018, ARXIV
   Yu JC, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358189
   Yuan Y, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9207413
NR 55
TC 7
Z9 7
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 46
DI 10.1145/3542819
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500012
OA Green Published, Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Biswas, AK
   Sikdar, B
AF Biswas, Arnab Kumar
   Sikdar, Biplab
TI Protecting Network-on-Chip Intellectual Property Using Timing Channel
   Fingerprinting
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intellectual property protection; NoC IP protection; fingerprinting
   technique; timing channel
ID WATERMARKING TECHNIQUES
AB The theft of Intellectual property (IP) is a serious security threat for all businesses that are involved in the creation of IP. In this article, we consider such attacks against IP for Network-on-Chip (NoC) that are commonly used as a popular on-chip scalable communication medium for Multiprocessor System-on-Chip. As a protection mechanism, we propose a timing channel fingerprinting method and show its effectiveness by implementing five different solutions using this method. We also provide a formal proof of security of the proposed method. We show that the proposed technique provides better security and requires much lower hardware overhead (64%-74% less) compared to an existing NoC IP security solution without affecting the normal packet latency or degrading the NoC performance.
C1 [Biswas, Arnab Kumar] Indian Inst Informat Technol Raichur, Raichur 584134, Karnataka, India.
   [Sikdar, Biplab] Natl Univ Singapore, Singapore 117583, Singapore.
C3 National University of Singapore
RP Biswas, AK (corresponding author), Indian Inst Informat Technol Raichur, Raichur 584134, Karnataka, India.
EM arnab@iiitr.ac.in; bsikdar@nus.edu.sg
RI Biswas, Arnab Kumar/AAT-3973-2020
OI Biswas, Arnab Kumar/0000-0002-3057-2478
FU National Research Foundation, Singapore [NRF2018NCR-NCR002-0001]
FX This research is supported by the National Research Foundation,
   Singapore, under Grant No. NRF2018NCR-NCR002-0001.
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   [Anonymous], 2001, INFORM HIDING
   Barni M, 1999, PROC SPIE, V3657, P437, DOI 10.1117/12.344694
   Becker Georg T., 2017, HARDWARE OBFUSCATION, P105
   Biswas AK, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3410024
   Biswas AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3023872
   Caldwell AE, 2004, IEEE T COMPUT AID D, V23, P208, DOI 10.1109/TCAD.2003.822126
   Catania V, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3138807
   Chang CH, 2014, IEEE T COMPUT AID D, V33, P76, DOI 10.1109/TCAD.2013.2282282
   Fan YC, 2008, IEEE T INSTRUM MEAS, V57, P467, DOI 10.1109/TIM.2007.911623
   Kahng AB, 2001, IEEE T COMPUT AID D, V20, P1236, DOI 10.1109/43.952740
   Kahng AB, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P782, DOI 10.1109/DAC.1998.724577
   Katashita Toshihi.ro, 2013, US Patent, Patent No. [2013/0127442, 20130127442]
   Liu B, 2016, INTEGRATION, V55, P438, DOI 10.1016/j.vlsi.2016.03.002
   Liu Q, 2016, IEEE T VLSI SYST, V24, P1560, DOI 10.1109/TVLSI.2015.2462842
   MarketsandMarkets, 2019, SEM INT PROP IP MARK
   NIST, 2001, ANN ADV ENCR STAND A
   Sugihara Ryo, 2001, INFORM HIDING, P316
   Teich Juergen, 2007, US Patent, Patent No. [2007/0220263, 20070220263]
   World Semiconductor Council, 2018, CISC VIS NETW IND GL
   Worm F, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P92, DOI 10.1109/ISSS.2002.1227158
NR 21
TC 2
Z9 2
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 17
DI 10.1145/3495565
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800004
DA 2024-07-18
ER

PT J
AU Chen, ZW
   Lei, H
   Yang, ML
   Liao, Y
   Qiao, L
AF Chen, Zewei
   Lei, Hang
   Yang, Maolin
   Liao, Yong
   Qiao, Lei
TI A Hierarchical Hybrid Locking Protocol for Parallel Real-Time Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time embedded system; real-time scheduling; real-time
   synchronization; parallel tasks
ID BLOCKING ANALYSIS; SPIN LOCKS
AB Parallel tasks have been paid growing attention in recent years, and the scheduling with shared resources is of significant importance to real-time systems. As an efficient mechanism to provide mutual exclusion for parallel processing, spin-locks are ubiquitous in multi-processor real-time systems. However, the spin-locks suffer the scalability problem, and the intra-task parallelism further exacerbates the analytical pessimism. To overcome such deficiencies, we propose a Hierarchical Hybrid Locking Protocol (H2LP) under federated scheduling. The proposed H2LP integrates the classical Multiprocessor Stack Resource Policy (MSRP) and uses a token mechanism to reduce global contentions. We provide a complete analysis framework supporting both heavy and light tasks under federated scheduling and develop a blocking analysis with the state-of-the-art linear optimization technique. Empirical evaluations showed that the H2LP outperformed the other state-of-the-art locking protocols in at least 85.9% configurations when considering exclusive clustering. Furthermore, our partitioned approach for light tasks can substantially improve schedulability by mitigating the over-provisioning problem.
C1 [Chen, Zewei; Lei, Hang; Yang, Maolin; Liao, Yong] Univ Elect Sci & Technol China, Chengdu, Peoples R China.
   [Qiao, Lei] Beijing Inst Control Engn, Beijing, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Yang, ML (corresponding author), Univ Elect Sci & Technol China, Chengdu, Peoples R China.
EM chenzewei@hotmail.com; hlei@uestc.edu.cn; maolyang@uestc.edu.cn;
   liaoyong@uestc.edu.cn; fly2mars@163.com
CR BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Biondi A, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P291, DOI [10.1109/RTSS.2016.39, 10.1109/RTSS.2016.036]
   Biondi A, 2016, PROC EUROMICR, P39, DOI 10.1109/ECRTS.2016.30
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Bonifaci V, 2017, INT PARALL DISTRIB P, P738, DOI 10.1109/IPDPS.2017.22
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Brandenburg B.B., 2011, PhD Thesis
   Brandenburg BB, 2019, ABS190909600 CORR
   Brandenburg BB, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P342, DOI 10.1109/RTAS.2008.27
   Brandenburg BB, 2013, EUROMICRO, P292, DOI 10.1109/ECRTS.2013.38
   Brandenburg BB, 2013, IEEE REAL TIME, P141, DOI 10.1109/RTAS.2013.6531087
   Brandenburg BB, 2010, REAL TIM SYST SYMP P, P49, DOI 10.1109/RTSS.2010.17
   Burns A, 2013, EUROMICRO, P282, DOI 10.1109/ECRTS.2013.37
   Casini D, 2018, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2018.00056
   Cordeiro Daniel, 2010, P 3 INT ICST C SIM T, P60, DOI DOI 10.4108/ICST.SIMUTOOLS2010.8667
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fonseca J, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P28, DOI 10.1145/3139258.3139288
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Jiang X., 2020, ARXIV PREPRINT ARXIV
   Jiang X, 2019, REAL TIM SYST SYMP P, P274, DOI 10.1109/RTSS46320.2019.00033
   Jiang X, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317907
   Jones M., 1997, The Risks Digest, V19, P1
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Ma XR, 2017, PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), P6, DOI 10.1109/ITNEC.2017.8284986
   Melani A, 2017, IEEE T COMPUT, V66, P339, DOI 10.1109/TC.2016.2584064
   RAJKUMAR R, 1990, 10TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, P116
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Research and Markets, 2021, IND ENZYMES GLOBAL M, P402
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Dinh S, 2018, IEEE T PARALL DISTR, V29, P789, DOI 10.1109/TPDS.2017.2777454
   Wieder A, 2013, REAL TIM SYST SYMP P, P45, DOI 10.1109/RTSS.2013.13
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Yang ML, 2019, IEEE T COMPUT, V68, P882, DOI 10.1109/TC.2018.2889985
   Yang ML, 2015, REAL TIM SYST SYMP P, P1, DOI 10.1109/RTSS.2015.8
   Yang Maolin, 2020, ARXIVARXIV200700706
NR 37
TC 2
Z9 2
U1 3
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 86
DI 10.1145/3477017
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600037
DA 2024-07-18
ER

PT J
AU Luo, YP
   Jin, PQ
   Zhang, Z
   Zhang, JC
   Cheng, B
   Zhang, QL
AF Luo, Yongping
   Jin, Peiquan
   Zhang, Zhou
   Zhang, Junchen
   Cheng, Bin
   Zhang, Qinglin
TI Two Birds With One Stone: Boosting Both Search and Write Performance for
   Tree Indices on Persistent Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE B plus -tree; hybrid index; persistent memory; read/write optimization
ID B+
AB The advance of byte-addressable persistentmemory (PM) makes it a hot topic to revisit traditional tree indices such as B+-tree and radix tree, and a few new persistent memory-friendly tree indices have been proposed. However, due to the special features of persistent memory compared to DRAM and the limitations of B+-treelike indices, it is much harder to optimize both search and write performance for tree indices on persistent memory. As a result, most existing indices for persistent memory, e.g., WB-tree, proposed to improve write performance while sacrificing search performance. Aiming to optimize both write and search performance for tree indices on persistent memory, in this paper, we first propose a novel Two-Layer Architecture (TLA) for constructing tree indices on persistent memory. The key idea, of TLA is to organize the index with a search-optimized top layer and a write-optimized bottom layer, letting the top layer optimize search performance and the bottom layer improve write performance. By adopting efficient structures for the two layers, TLA can boost both write and search performance for tree indices on persistent memory. Following the TLA architecture, we present a new index called TLBtree (Two-Layer B+-tree) offering high search and write performance for persistent memory. Moreover, we develop a concurrent TLBtree to support non-blocking read operations in multi-core environment. We evaluate our proposals under a server equipped with real Intel Optane persistent memory. The results show that TLBtree outperforms the state-of-the-art tree indices, including WB-tree, Fast&Fair, and FPTree, in both search and write performance. Also, the concurrent TLBtree can achieve up to 3.7x speedup than its competitors under the multi-core environment.
C1 [Luo, Yongping; Jin, Peiquan; Zhang, Zhou; Zhang, Junchen] Univ Sci & Technol China, Sch Comp Sci & Technol, Hefei 230027, Peoples R China.
   [Cheng, Bin; Zhang, Qinglin] Tencent Inc, Shenzhen 518057, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Tencent
RP Jin, PQ (corresponding author), Univ Sci & Technol China, Sch Comp Sci & Technol, Hefei 230027, Peoples R China.
EM ypluo@mail.ustc.edu.cn; jpq@ustc.edu.cn; zzwolf@mail.ustc.edu.cn;
   jczhang2@mail.ustc.edu.cn; bencheng@tencent.com; musazhang@tencent.com
RI Li, Binxu/KDO-3273-2024; Zhang, Qinglin/D-9258-2013
OI Luo, Yongping/0000-0002-3239-2358; Zhang, Zhou/0009-0001-3107-4075
FU National Science Foundation of China [62072419]; Tencent
FX This work was supported by the National Science Foundation of China
   (62072419) and Tencent.
CR Arulraj J, 2018, PROC VLDB ENDOW, V11, P553, DOI 10.1145/3164135.3164147
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Cha H, 2020, ACM T STORAGE, V16, DOI 10.1145/3394025
   Cha S. K., 2001, Proceedings of the 27th International Conference on Very Large Data Bases, P181
   Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Chen Youmin, 2020, Proc. VLDB Endow., V13, P2634, DOI [10.14778/3407790.3407850, DOI 10.14778/3407790.3407850]
   COMER D, 1979, COMPUT SURV, V11, P121, DOI 10.1145/356770.356776
   Graefe G, 2010, ACM T DATABASE SYST, V35, DOI 10.1145/1806907.1806908
   Gregg Brendan, 2020, Linux perf Examples
   Hu DK, 2021, PROC VLDB ENDOW, V14, P785, DOI 10.14778/3446095.3446101
   Huang Chenchen, DASFAA, P478
   Hwang D, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
   Intel, 2020, Intel Optane Technology
   Intel, 2012, T SYNCHRONIZATION IN
   Intel Corporation, 2016, Intel 64 and IA-32 Architectures Software Developer Manuals
   Kim WH, 2018, ACM T STORAGE, V14, DOI 10.1145/3129263
   Kossmann J, 2020, DISTRIB PARALLEL DAT, V38, P795, DOI 10.1007/s10619-020-07288-w
   Kraska T, 2018, INT CONF MANAGE DATA, P489, DOI 10.1145/3183713.3196909
   Lee SK, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P462, DOI 10.1145/3341301.3359635
   Leis Viktor., 2016, Proceedings of the 12th International Workshop on Data Management on New Hardware, page, P3
   Liu JH, 2020, PROC VLDB ENDOW, V13, P1078, DOI 10.14778/3384345.3384355
   Liu QR, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P258, DOI 10.1109/MICRO.2018.00029
   Lu BT, 2020, PROC VLDB ENDOW, V13, P1147, DOI 10.14778/3389133.3389134
   Luo YP, 2020, LECT NOTES COMPUT SC, V12452, P15, DOI 10.1007/978-3-030-60245-1_2
   Ma L, 2018, INT CONF MANAGE DATA, P631, DOI 10.1145/3183713.3196908
   Mao Y., 2012, P 7 ACM EUR C COMP S, P183
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   Pelley S, 2014, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2014.6853222
   Rao J, 2000, SIGMOD RECORD, V29, P475, DOI 10.1145/335191.335449
   Schwalb D., 2015, P ADMS VLDB, V15, P61
   UNIST Data Intensive Computing Lab, 2020, FAST FAIR SOURC COD
   van Renen A, 2019, 15TH INTERNATIONAL WORKSHOP ON DATA MANAGEMENT ON NEW HARDWARE (DAMON 2019), DOI 10.1145/3329785.3329930
   Venkataraman Shivaram, 2011, P 9 USENIX C FIL STO, P5
   Wang TZ, 2018, PROC INT CONF DATA, P461, DOI 10.1109/ICDE.2018.00049
   Xia F, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P349
   Yang J, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P169
   Yang Jun, 2015, P 13 USENIX C FIL ST, P167
   Yang L, 2019, IEEE INT SYMP PARAL, P875, DOI 10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00128
   Zhang H, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1567, DOI 10.1145/2882903.2915222
   Zhou XJ, 2019, PROC VLDB ENDOW, V13, P421, DOI 10.14778/3372716.3372717
NR 40
TC 5
Z9 5
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 50
DI 10.1145/3476981
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600001
DA 2024-07-18
ER

PT J
AU Ivanov, R
   Carpenter, TJ
   Weimer, J
   Alur, R
   Pappas, GJ
   Lee, I
AF Ivanov, Radoslav
   Carpenter, Taylor J.
   Weimer, James
   Alur, Rajeev
   Pappas, George J.
   Lee, Insup
TI Verifying the Safety of Autonomous Systems with Neural Network
   Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural network verification; safe autonomy; hybrid systems with neural
   network controllers
AB This article addresses the problem of verifying the safety of autonomous systems with neural network (NN) controllers. We focus on NNs with sigmoid/tanh activations and use the fact that the sigmoid/tanh is the solution to a quadratic differential equation. This allows us to convert the NN into an equivalent hybrid system and cast the problem as a hybrid system verification problem, which can be solved by existing tools. Furthermore, we improve the scalability of the proposed method by approximating the sigmoid with a Taylor series with worst-case error bounds. Finally, we provide an evaluation over four benchmarks, including comparisons with alternative approaches based on mixed integer linear programming as well as on star sets.
C1 [Ivanov, Radoslav; Carpenter, Taylor J.; Weimer, James; Alur, Rajeev; Pappas, George J.; Lee, Insup] Univ Penn, 3330 Walnut St, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Ivanov, R (corresponding author), Univ Penn, 3330 Walnut St, Philadelphia, PA 19104 USA.
EM rivanov@seas.upenn.edu; carptj@seas.upenn.edu; weimerj@seas.upenn.edu;
   alur@seas.upenn.edu; pappasg@seas.upenn.edu; lee@seas.upenn.edu
RI Pappas, George/J-5774-2016; Jothimurugan, Kishor/GXW-0689-2022
OI Pappas, George/0000-0001-9081-0637; Jothimurugan,
   Kishor/0000-0003-1448-2947; Carpenter, Taylor/0000-0002-2397-871X;
   Ivanov, Radoslav/0000-0003-4987-4836
FU Air Force Research Laboratory (AFRL); Defense Advanced Research Projects
   Agency (DARPA) [FA8750-18-C-0090]; ONR [N00014-17-1-2012,
   N00014-20-1-2115]; ARO MURI [W911NF2010080]; U.S. Department of Defense
   (DOD) [W911NF2010080] Funding Source: U.S. Department of Defense (DOD)
FX This material is based upon work supported by the Air Force Research
   Laboratory (AFRL) and the Defense Advanced Research Projects Agency
   (DARPA) under Contract No. FA8750-18-C-0090. Any opinions, findings and
   conclusions or recommendations expressed in this material are those of
   the author(s) and do not necessarily reflect the views of the AFRL,
   DARPA, the Department of Defense, or the United States Government. This
   research is supported in part by grant awards ONR N00014-17-1-2012, ONR
   N00014-20-1-2115 and ARO MURI W911NF2010080.
CR Althoff M., 2015, P WORKSH APPL VER CO, P120, DOI DOI 10.29007/ZBKV
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Bojarski Mariusz, 2016, arXiv
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Cisse M, 2017, PR MACH LEARN RES, V70
   Clarke E, 2015, Tools and Algorithms for the Construction and Analysis of Systems-21st International Conference, TACAS 2015, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015, London, UK, April 11-18, P200
   Collobert R, 2011, J MACH LEARN RES, V12, P2493
   Dreossi T, 2017, LECT NOTES COMPUT SC, V10227, P357, DOI 10.1007/978-3-319-57288-8_26
   Duggirala Parasara Sridhar, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P68, DOI 10.1007/978-3-662-46681-0_5
   Dutta S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P157, DOI 10.1145/3302504.3311807
   Dutta S, 2018, LECT NOTES COMPUT SC, V10811, P121, DOI 10.1007/978-3-319-77935-5_9
   Ehlers R, 2017, LECT NOTES COMPUT SC, V10482, P269, DOI 10.1007/978-3-319-68167-2_19
   Eykholt K, 2018, PROC CVPR IEEE, P1625, DOI 10.1109/CVPR.2018.00175
   Fazlyab M., 2019, Efficient and accurate estimation of Lipschitz constants for deep neural networks
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Fujimoto S, 2018, PR MACH LEARN RES, V80
   Gehr T, 2018, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2018.00058
   Hein M, 2017, ADV NEUR IN, V30
   Tran HD, 2020, LECT NOTES COMPUT SC, V12224, P18, DOI 10.1007/978-3-030-53288-8_2
   Tran HD, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358230
   Huang C, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358228
   Ivanov R, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P169, DOI 10.1145/3302504.3311806
   Ivanov R, 2020, 7TH INTERNATIONAL CONFERENCE ON ENERGY EFFICIENCY AND AGRICULTURAL ENGINEERING (EE&AE), DOI 10.1109/eeae49144.2020.9279077
   Julian K. D., 2016, 2016 IEEE AIAA 35 DI, P1, DOI DOI 10.1109/DASC.2016.7778091
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Kurakin A., 2016, WORKSHOP TRACK P
   Lafferriere G, 1999, LECT NOTES COMPUT SC, V1569, P137
   Lillicrap Timothy P, 2015, ARXIV150902971
   Lopez D.M., 2019, ARCH19 6 INT WORKSH, P103, DOI [10.29007/rgv8, DOI 10.29007/RGV8]
   Madry A., 2018, ARXIV
   Makino Kyoko, 2007, INT J PURE APPL MATH, V36, P175
   MINAI AA, 1993, NEURAL NETWORKS, V6, P845, DOI 10.1016/S0893-6080(05)80129-7
   Mirman Matthew, 2018, INT C MACH LEARN, P3575
   Moore A. W., 1990, EFFICIENT MEMORY BAS
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Polack P, 2017, IEEE INT VEH SYM, P812, DOI 10.1109/IVS.2017.7995816
   Rajamani R, 2012, MECH ENG SER, P1, DOI 10.1007/978-1-4614-1433-9
   Ramachandran P., 2017, CoRR
   Sun XW, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P147, DOI 10.1145/3302504.3311802
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Taigman Y, 2014, PROC CVPR IEEE, P1701, DOI 10.1109/CVPR.2014.220
   Tarski Tar48 A., 1998, US Air Force Project Rand R-109, P24
   Tomlin C. J., 2018, ARXIV PREPRINT ARXIV
   Tuncali CE, 2018, IEEE INT VEH SYM, P1555
   Wang SQ, 2018, ADV NEUR IN, V31
   Weng TW, 2018, PR MACH LEARN RES, V80
   Wilkie AJ, 1997, NATO ADV SCI I C-MAT, V496, P223
   Xiang W., 2018, ABS181001989 CORR
   Xiang W., 2017, Output reachable set estimation and verification for multi-layer neural networks
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
NR 50
TC 27
Z9 30
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 7
DI 10.1145/3419742
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ahmed, S
   Bhatti, NA
   Alizai, MH
   Siddiqui, JH
   Mottola, L
AF Ahmed, Saad
   Bhatti, Naveed Anwar
   Alizai, Muhammad Hamad
   Siddiqui, Junaid Haroon
   Mottola, Luca
TI Fast and Energy-Efficient State Checkpointing for Intermittent Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Transiently powered computers; intermittent computing; differential
   checkpointing
ID EXECUTION
AB Intermittently powered embedded devices ensure forward progress of programs through state checkpointing in non-volatile memory. Checkpointing is, however, expensive in energy and adds to the execution times. To minimize this overhead, we present DICE, a system that renders differential checkpointing profitable on these devices. DICE is unique because it is a software-only technique and efficient because it only operates in volatile main memory to evaluate the differential. DICE may be integrated with reactive (I libernus) or proactive (MementOS, HarvOS) checkpointing systems, and arbitrary code can be enabled with DICE using automatic code-instrumentation requiring no additional programmer effort. By reducing the cost of checkpoints, DICE cuts the peak energy demand of these devices, allowing operation with energy buffers that are one-eighth of the size originally required, thus leading to benefits such as smaller device footprints and faster recharging to operational voltage level. The impact on final performance is striking: with DICE, Hibernus requires one order of magnitude fewer checkpoints and one order of magnitude shorter time to complete a workload in real-world settings.
C1 [Ahmed, Saad; Alizai, Muhammad Hamad; Siddiqui, Junaid Haroon] Lahore Univ Management Sci LUMS, Lahore 54792, Punjab, Pakistan.
   [Bhatti, Naveed Anwar] Air Univ, Islamabad, Pakistan.
   [Mottola, Luca] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Via Golgi 42, IT-20133 Milan, Italy.
   [Mottola, Luca] RISE, Gothenburg, Sweden.
C3 Lahore University of Management Sciences; Air University Islamabad;
   Polytechnic University of Milan; RISE Research Institutes of Sweden
RP Ahmed, S (corresponding author), Lahore Univ Management Sci LUMS, Lahore 54792, Punjab, Pakistan.
EM saad.ahmed@lums.edu.pk; naveed.bhatti@mail.au.edu.pk;
   hamad.alizai@lums.edu.pk; junaid.siddiqui@lums.edu.pk;
   luca.mottola@polimi.it
RI Ahmed, Saad/IXX-0506-2023
OI Ahmed, Saad/0000-0002-0341-2997; Bhatti, Naveed
   Anwar/0000-0003-4115-9889
FU Swedish Foundation for Strategic Research (SSF)
FX This research has been partially supported by the Swedish Foundation for
   Strategic Research (SSF).
CR Abstract Research Group, 2018, BENCHM APPL
   Agarwal S., 2004, Proceedings of the 18th annual international conference on supercomputing, ICS '04, P277, DOI DOI 10.1145/1006209.1006248
   [Anonymous], 2013, THESIS
   [Anonymous], 2018, COMPUT INTEL NEUROSC
   [Anonymous], 2007, P 2 INT S WIR PERV C
   [Anonymous], 2015, P 52 ANN DESIGN AUTO
   Aouda FaycalAit., 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Boonstoppel P, 2008, LECT NOTES COMPUT SC, V4963, P351, DOI 10.1007/978-3-540-78800-3_27
   Brandner Florian, 2011, RR7503 INRIA
   Buettner M., 2011, P 8 USENIX C NETWORK, P197
   Chang HP, 2014, J SYST SOFTWARE, V87, P74, DOI 10.1016/j.jss.2013.09.001
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Dagdeviren C, 2016, EXTREME MECH LETT, V9, P269, DOI 10.1016/j.eml.2016.05.015
   Expansion of STM32 Nucleo boards, 2017, DATA SHEET X NUCLEO
   Ferreira KB, 2011, LECT NOTES COMPUT SC, V6960, P272, DOI 10.1007/978-3-642-24449-0_31
   Fuad MM, 2007, ECBS 2007: 14TH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON THE ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, P133
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   Güler B, 2018, CONCURR COMP-PRACT E, V30, DOI 10.1002/cpe.4707
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Hoang Anh Nguyen, 2011, 2011 IEEE International Conference on Pervasive Computing and Communications Workshops (PerCom Workshops 2011). PerCom-Workshops 2011: 2011 IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOM Workshops 2011), P202, DOI 10.1109/PERCOMW.2011.5766869
   Iova O, 2016, IEEE COMMUN MAG, V54, P16, DOI 10.1109/MCOM.2016.1600397CM
   KOO R, 1987, IEEE T SOFTWARE ENG, V13, P23, DOI 10.1109/TSE.1987.232562
   Koopman Philip., 2010, BETTER EMBEDDED SYST
   Lee Hang, 2012, Animal Systematics Evolution and Diversity, V28, P1, DOI 10.5635/ASED.2012.28.1.001
   Lee J, 2001, PROC INT CONF DATA, P173, DOI 10.1109/ICDE.2001.914826
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Lucia Brandon, 2017, LEIBNIZ INT P INFORM
   Lukosevicius Giedrius, 2017, ENSSYS SENSYS
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Margolies Robert, 2013, 2013 IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS), P31, DOI 10.1109/INFCOMW.2013.6970711
   Mehmood S, 2019, PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON COMPUTER MODELING AND SIMULATION (ICCMS 2019) AND 8TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND APPLICATIONS (ICICA 2019), P70, DOI 10.1145/3307363.3307389
   Mihic Kresimir, 2007, P IPSN, P1
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   NETZER RHB, 1994, SIGPLAN NOTICES, V29, P313, DOI 10.1145/773473.178477
   Parr T., 2013, The Definitive ANTLR 4 Reference
   Plank James S., 1995, USENIX 1995 TECHN C
   Qin XP, 2008, PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, P509, DOI 10.1109/PDCAT.2008.69
   Raha A, 2015, INT CONF COMPIL ARCH, P89, DOI 10.1109/CASES.2015.7324549
   RANDELL B, 1978, COMPUT SURV, V10, P123, DOI 10.1145/356725.356729
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Sample A. P., 2008, IEEE TIM, V57, P11
   Shen BY, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P51
   Smith H, 2015, GENDER SEX HIST, P125
   Su F, 2017, DES AUT TEST EUROPE, P966, DOI 10.23919/DATE.2017.7927131
   Sui YL, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), P265, DOI 10.1145/2892208.2892235
   Sultan Florin, 2000, P 2000 ACM IEEE C SU, P20
   Texas Instruments, 2013, MSP430 SOL EN HARV D
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Venkitaraman R., 2004, P 2004 INT C COMPILE, P157
   Yang Guang, 2014, IEEE J EMERGING SELE
   Yang J, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P189
NR 59
TC 9
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 45
DI 10.1145/3391903
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300005
OA Green Published
DA 2024-07-18
ER

PT J
AU Behrouzian, A
   Ara, HA
   Geilen, M
   Goswami, D
   Basten, T
AF Behrouzian, Amir
   Ara, Hadi Alizadeh
   Geilen, Marc
   Goswami, Dip
   Basten, Twan
TI Firmness Analysis of Real-time Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deadline miss; (m,k)-firm; Balloon and Rake problem; finite point
   method; firmness analysis
AB (m, k)-firm real-time tasks require meeting the deadline of at least m jobs out of any k consecutive jobs. When compared to hard real-time tasks, (m, k)-firm tasks open up the possibility of tighter resource-dimensioning in implementations. Firmness analysis verifies the satisfaction of (m, k)-firmness conditions. Scheduling policies under which a set of periodic tasks runs on a resource influence the number of deadline missed jobs. Therefore, the nature of the firmness analysis problem depends on scheduling policies. In this work, we present Firmness Analysis (FAn) methods for three common scheduling policies-synchronous and asynchronous Static Priority Preemptive (SPP) policies and Time Division Multiple Access (TDMA). We first introduce the Balloon and Rake problem-the problem of striking the maximum number of balloons in a balloon line with a rake. We show that the common core of firmness analysis problems can be abstracted as the Balloon and Rake problem. Next, we prove that the Finite Point method is a solution to the Balloon and Rake problem. We illustrate how existing FAn methods for the TDMA and asynchronous SPP policies can be adapted to use the same solution framework for the Balloon and Rake problem. Using the solution of the Balloon and Rake problem, we adapt the existing FAn methods to synchronous SPP scheduling policies. The scalability of the FAn methods is compared with that of a timed-automata approach, a brute-force approach, and a Mixed Integer Linear Programing method. The FAn methods scale substantially better to firmness analysis problem instances with a large k and a high number of tasks.
C1 [Behrouzian, Amir; Ara, Hadi Alizadeh; Geilen, Marc; Goswami, Dip; Basten, Twan] Eindhoven Univ Technol, Eindhoven, Netherlands.
   [Basten, Twan] TNO, ESI, Eindhoven, Netherlands.
C3 Eindhoven University of Technology; Netherlands Organization Applied
   Science Research
RP Behrouzian, A (corresponding author), Eindhoven Univ Technol, Eindhoven, Netherlands.
EM abehrouzian@gmail.com; h_alizadeh21@yahoo.com; m.c.w.geilen@tue.nl;
   d.goswami@tue.nl; a.a.basten@tue.nl
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274; Geilen, Marc/0000-0002-2629-3249
FU ARTEMIS joint undertaking under the ALMARVI project [621439]
FX This research was supported by the ARTEMIS joint undertaking under the
   ALMARVI project (621439).
CR Akesson B, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P161, DOI 10.1109/RTAS.2015.7108439
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Behrouzian A. R. B., 2018, P INT S ON LIN TEST
   Behrouzian A. R. B., 2018, PROCEEDINGS OF THE R
   Behrouzian ARB, 2016, INT SYM IND EMBED
   Ben GaArd M. E. M., 2008, IFAC P
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Bernat G., 1998, SPECIFICATION ANAL W
   Bund T., 2015, P 23 INT C REAL TIM
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Cassez F., 2000, P INT C CONC THEOR
   Coutinho M., 2008, P EUR C REAL TIM SYS
   Goswami D, 2014, IEEE T CONTR SYST T, V22, P2337, DOI 10.1109/TCST.2014.2301795
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Hammadeh ZAH, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656059
   Ismail H., 2015, P SOFTW ENG C MYSEC
   Kong Y., 2011, P INT C PAR DISTR CO
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Ning J., 2005, P INT C FIELDB SYST
   Pazzaglia P., 2018, P EUR C REAL TIM SYS
   Quinton L, 2014, BIOFUTUR, P51
   Shen L, 2017, ONCOL THER, V5, P171, DOI 10.1007/s40487-017-0052-4
   Tobuschat S, 2016, INT SYM IND EMBED
   vanHorssen E., 2016, P EUR CONTR C ECC 16
   Xu Wenbo, 2015, P 27 EUR C REAL TIM
   Zhou Q, 2017, IEEE T PARALL DISTR, V28, P2527, DOI 10.1109/TPDS.2017.2679195
NR 27
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 26
DI 10.1145/3398328
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Das, TS
   Ghosal, P
   Chatterjee, N
   Nath, A
   Banerjee, A
   Khastagir, S
AF Das, Tuhin Subhra
   Ghosal, Prasun
   Chatterjee, Navonil
   Nath, Arnab
   Banerjee, Akash
   Khastagir, Subhojyoti
TI Application of Logical Sub-networking in Congestion-aware Deadlock-free
   SDmesh Routing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Network-on-chip; NoC routing; performance; congestion-aware NoC; design
ID ON-CHIP; TURN MODEL; DESIGN; ARCHITECTURE; PERFORMANCE; EFFICIENT;
   TOPOLOGY
AB An adaptive routing helps in evading early network saturation by steering data packets through the less congested area at the oppressive loaded situation. However, performances of adaptive routing are not always promising under all circumstances. Say for, given more freedom in choosing an alternate route on nonminimal paths for a substantially loaded network even may result in worsening network performances due to following longer route under adaptive routing. Here, underlying topology facilitates routing by offering more alternate short-cut routes on minimal or quasi-minimal paths. This work presents a congestion-aware (CA) adaptive routing for one-hop diagonally connected subnet-based mesh (SDmesh) network aiming to facilitate both performances and routing flexibility simultaneously. Our proposed technique on the selected system facilitates packet routing, offering more options in choosing an output link from minimal or quasiminimal paths and hence helps in lowering packet delay by shortening the length of traversed traffic under the oppressive loaded situation. Furthermore, we have also employed a congestion-aware virtual input crossbar router aiming to split the entire network into two distinct logically separated sub-networks. It facilitates preserving important routing properties like deadlock, live-lock fairness, and other essential routing constraints. Experiments, conducted over two 8x8- and 12x12- sized networks, show an average improvement of 25-87.5% saturated latency and 60-83% throughput improvement under uniform traffic patterns for the proposed CA routing compared to centralized adaptive XY routing. Experimental results on application-specific PARSEC and SPLASH2 benchmark suites show an average of 22-50% latency and 23-30% throughput improvements by the proposed technique compared to centralized XY routing on the baseline mesh network. Moreover, experiments were also carried out to check the performance of the proposed routing method with different newly proposed deadlock-free adaptive routing approaches over the same subnet-based diagonal mesh (SDmesh) network and reported.
C1 [Das, Tuhin Subhra; Ghosal, Prasun; Nath, Arnab; Banerjee, Akash; Khastagir, Subhojyoti] Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur 711103, India.
   [Chatterjee, Navonil] Indian Inst Technol Guwahati, Gauhati 781039, Assam, India.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST);
   Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Ghosal, P (corresponding author), Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur 711103, India.
EM tuhin@it.iiests.ac.in; p_ghosal@it.iiests.ac.in; navonilster@gmail.com;
   arnabnath96@gmail.com; akashbanerjee.ug2016@it.iiests.ac.in;
   skhastagir98@gmail.com
RI Ghosal, Prasun/AFM-9634-2022; Das, Tuhin Subhra/ABF-1276-2022
OI Ghosal, Prasun/0000-0003-4226-9043; 
CR Alfaraj N., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P17
   ANJAN KV, 1995, ACM COMP AR, P201, DOI 10.1109/ISCA.1995.524561
   [Anonymous], 2011, INT TECHNOLOGY ROADM
   Bahn JH, 2008, PARALLEL PROCESS LET, V18, P239, DOI 10.1142/S0129626408003363
   Bahrebar P, 2018, MICROPROCESS MICROSY, V59, P69, DOI 10.1016/j.micpro.2018.01.005
   Benini L, 2005, IEE P-COMPUT DIG T, V152, P261, DOI 10.1049/ip-cdt:20045100
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chifeng Wang, 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P457, DOI 10.1109/PDP.2012.20
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Furhad MH, 2014, J SUPERCOMPUT, V69, P766, DOI 10.1007/s11227-014-1178-x
   Ghosal P., 2013, ROUTING MULTICORE NO, P299, DOI [10.1201/b15268-17, DOI 10.1201/B15268-17]
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   GLASS CJ, 1992, INT CON DISTR COMP S, P12, DOI 10.1109/ICDCS.1992.235060
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Kim HY, 2013, IET COMPUT DIGIT TEC, V7, P143, DOI 10.1049/iet-cdt.2012.0101
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Ma S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P413, DOI 10.1145/2024723.2000113
   Manevich R, 2010, IEEE COMP ARCHIT L, V9, P57, DOI 10.1109/L-CA.2010.17
   Mattson T. G., 2008, P 2008 ACM IEEE C SU, P1, DOI DOI 10.1109/SC.2008.5213921
   Montañana JM, 2009, INT CONF PARA PROC, P499, DOI 10.1109/ICPPW.2009.64
   Miller JM, 2009, IEEE VEHICLE POWER, P4, DOI 10.1109/VPPC.2009.5289879
   Nicopoulos Chrysostomos., 2009, NETWORK ON CHIP ARCH, V45
   Prasad N, 2018, J PARALLEL DISTR COM, V113, P17, DOI 10.1016/j.jpdc.2017.10.011
   Rao S., 2014, PHOTONICS TECHNOLOGI, P1
   Singh SP, 2007, INT J ELECTRON, V94, P531, DOI 10.1080/00207210701306462
   Teig S., 2002, P 2002 INT WORKSHOP, P33
   Tsai Po-An, 2013, 2013 INT S VLSI DES, P1
   Wang CF, 2014, MICROPROCESS MICROSY, V38, P304, DOI 10.1016/j.micpro.2013.09.006
   Wang CF, 2010, CSI INT SYMP COMPUT, P137, DOI 10.1109/CADS.2010.5623552
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu J, 2002, PROC INT CONF PARAL, P247, DOI 10.1109/ICPP.2002.1040880
   Xu TC, 2015, CONCURR COMP-PRACT E, V27, P1054, DOI 10.1002/cpe.3364
   Yu-Hsin Kuo, 2012, 2012 IEEE 6th International Symposium on Embedded Multicore SoCs (MCSoC), P175, DOI 10.1109/MCSoC.2012.20
NR 37
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 24
DI 10.1145/3387928
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400003
DA 2024-07-18
ER

PT J
AU Mandal, SK
   Ayoub, R
   Kishinevsky, M
   Ogras, UY
AF Mandal, Sumit K.
   Ayoub, Raid
   Kishinevsky, Michael
   Ogras, Umit Y.
TI Analytical Performance Models for NoCs with Multiple Priority Traffic
   Classes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE NoC performance analysis; priority-based NoC; queuing networks
AB Networks-on-chip (NoCs) have become the standard for interconnect solutions in industrial designs ranging from client CPUs to many-core chip-multiprocessors. Since NoCs play a vital role in system performance and power consumption, pre-silicon evaluation environments include cycle-accurate NoC simulators. Long simulations increase the execution time of evaluation frameworks, which are already notoriously slow, and prohibit design-space exploration. Existing analytical NoC models, which assume fair arbitration, cannot replace these simulations since industrial NoCs typically employ priority schedulers and multiple priority classes. To address this limitation, we propose a systematic approach to construct priority-aware analytical performance models using micro-architecture specifications and input traffic. Our approach decomposes the given NoC into individual queues with modified service time to enable accurate and scalable latency computations. Specifically, we introduce novel transformations along with an algorithm that iteratively applies these transformations to decompose the queuing system. Experimental evaluations using real architectures and applications show high accuracy of 97% and up to 2.5x speedup in full-system simulation.
C1 [Mandal, Sumit K.; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Ayoub, Raid; Kishinevsky, Michael] Intel Corp, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
C3 Arizona State University; Arizona State University-Tempe; Intel
   Corporation
RP Mandal, SK (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM skmandal@asu.edu; raid.ayoub@intel.com; michael.kishinevsky@intel.com;
   umit@asu.edu
RI Mandal, Sumit K/AAV-8618-2020; Mandal, Sumit/ABH-5001-2020; Ogras,
   Umit/JQX-1586-2023
OI Mandal, Sumit K/0000-0001-5391-2589; Mandal, Sumit/0000-0002-9294-1603;
   Ogras, Umit/0000-0002-5045-5535
FU Strategic CAD Labs; Intel Corporation; National Science Foundation
   [CNS-1526562]; Semiconductor Research Corporation (SRC) [task 2721.001]
FX This work was supported partially by Strategic CAD Labs, Intel
   Corporation, National Science Foundation grants CNS-1526562 and
   Semiconductor Research Corporation (SRC) task 2721.001.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 1992, DATA NETWORKS
   [Anonymous], 2016, Intel Xeon Phi Processor High Performance Programming, DOI [10.1016/B978-0-12-809194-4.00022-3, DOI 10.1016/B978-0-12-809194-4.00022-3]
   Awan I., 2005, Proceedings. 11th International Conference on Parallel and Distributed Systems, P115
   Bartolini Andrea., 2010, Proceedings of the 20th symposium on Great lakes symposium on VLSI, P311
   Berger AW, 2000, PERFORM EVALUATION, V41, P249, DOI 10.1016/S0166-5316(99)00075-9
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert N., 2011, SIGARCH COMP ARC MAY
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Bolch G., 2006, Queueing Networks and Markov Chains: Modeling and Performance Evaluation with Computer Science Applications, VSecond
   Choi W, 2018, IEEE T COMPUT, V67, P672, DOI 10.1109/TC.2017.2777863
   de Melo A.C., 2010, Linux Kongress, V18
   Doweck J, 2017, IEEE MICRO, V37, P52, DOI 10.1109/MM.2017.38
   Ikehara S., P 11 INT TEL C
   Jiang N., 2013 IEEE INT S PERF, P86
   Jin X., 2009, IEEE T COMMUN, V57, P5
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kashif H, 2014, ASIA S PACIF DES AUT, P113, DOI 10.1109/ASPDAC.2014.6742875
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Kempf T, 2011, MULTIPROCESSOR SYSTEMS ON CHIP: DESIGN SPACE EXPLORATION, P1, DOI 10.1007/978-1-4419-8153-0
   Kiasari AE, 2013, IEEE T VLSI SYST, V21, P113, DOI 10.1109/TVLSI.2011.2178620
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Ogras U. Y., 2012, PROC INT WORKSHOP SY, P24
   Ogras U.Y., xPLORE: Communication Fabric Design and Optimization Framework
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Patel A, 2011, DES AUT CON, P1050
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Qian ZL, 2016, IEEE T COMPUT AID D, V35, P471, DOI 10.1109/TCAD.2015.2474393
   Raparti VY, 2017, IEEE T MULTI-SCALE C, V3, P72, DOI 10.1109/TMSCS.2017.2686856
   Rico A, 2017, ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, P329, DOI 10.1145/3075564.3095086
   Rotem E., 2015, Intel Developer Forum
   Singh M. P., 2014, INT J COMPUTER APPL, V90, P4
   WALRAEVENS J, 2004, THESIS
   Wettin P., 2014, P C DATE, P272
   Wu YL, 2010, J SUPERCOMPUT, V51, P115, DOI 10.1007/s11227-009-0265-x
NR 36
TC 17
Z9 22
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 52
DI 10.1145/3358176
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Saeed, SM
   Wille, R
   Karri, R
AF Saeed, Samah Mohamed
   Wille, Robert
   Karri, Ramesh
TI Locking the Design of Building Blocks for Quantum Circuits
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Reversible logic; quantum circuit; quantum oracle; locking the oracle;
   IP piracy; privacy; security
ID REVERSIBLE LOGIC
AB The research community expects that quantum computers will give economical results for particular problems on which the classical computers break down. Examples include factoring of large numbers, searching in a big database, or simulating chemical reactions to design new drugs. Attempts are ongoing to build up a practical quantum computer. Users (clients) can implement quantum circuits to run on these quantum computers. However, before running the quantum circuit on the quantum computer, the users (clients) should compile, optimize, decompose, and technology map the quantum circuit. In the current embodiment, the resulting quantum circuit runs on a remote and untrusted quantum computer server - introducing security risks. This study explores the risk of outsourcing the quantum circuit to the quantum computer by focusing on quantum oracles. Quantum oracles are pivotal building blocks and require specialized expertise and means to design. Hence, the designer may protect this proprietary quantum oracle intellectual property (IP) and hide his/her private information. We investigate how to manage that on a quantum computer server using the IBM project QX quantum computer and Qiskit tools as an exemplar.
C1 [Saeed, Samah Mohamed] CUNY City Coll, New York, NY 10031 USA.
   [Wille, Robert] Johannes Kepler Univ Linz, Linz, Austria.
   [Karri, Ramesh] NYU, New York, NY USA.
C3 City University of New York (CUNY) System; City College of New York
   (CUNY); Johannes Kepler University Linz; New York University
RP Saeed, SM (corresponding author), CUNY City Coll, New York, NY 10031 USA.
EM ssaeed@ccny.cuny.edu; robert.wille@ica.jku.at; rkarri@nyu.edu
OI Karri, Ramesh/0000-0001-7989-5617; Saeed, Samah/0000-0002-8107-3644
CR [Anonymous], J EMERG TECHNOL COMP
   [Anonymous], ABS170802130 CORR
   [Anonymous], ABS170803684 CORR
   [Anonymous], THEORY COMPUTING
   [Anonymous], 2017, ABS170408397 CORR
   [Anonymous], INT C COMP AID DES
   [Anonymous], ARXIV181102149
   [Anonymous], 2017, ARXIV170703429V2 COR
   [Anonymous], 2017, IBM QX BACK INF
   [Anonymous], ARXIV161110107 CORR
   Boykin PO, 2000, INFORM PROCESS LETT, V75, P101, DOI 10.1016/S0020-0190(00)00084-3
   Castelvecchi D, 2017, NATURE, V541, P9, DOI 10.1038/541009a
   Childs AM, 2005, QUANTUM INF COMPUT, V5, P456
   Chuang I., 2000, Quantum Information and Quantum Computation
   Cui XT, 2020, IEEE T EMERG TOP COM, V8, P960, DOI 10.1109/TETC.2018.2823315
   Deb A, 2015, INT SYM MVL, P14, DOI 10.1109/ISMVL.2015.26
   Drechsler R, 2011, INT SYM MVL, P78, DOI 10.1109/ISMVL.2011.40
   Fazel K, 2007, IEEE PACIF, P202
   Fu X, 2016, PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), P323, DOI 10.1145/2903150.2906827
   Haener T, 2018, LECT NOTES COMPUT SC, V11106, P162, DOI 10.1007/978-3-319-99498-7_11
   Häner T, 2017, QUANTUM INF COMPUT, V17, P673
   Havlícek V, 2019, NATURE, V567, P209, DOI 10.1038/s41586-019-0980-2
   Hempel C, 2018, PHYS REV X, V8, DOI 10.1103/PhysRevX.8.031022
   Mantri A, 2017, SCI REP-UK, V7, DOI 10.1038/srep42861
   Miller DM, 2003, DES AUT CON, P318
   Morimae T, 2013, PHYS REV A, V87, DOI 10.1103/PhysRevA.87.050301
   Nielsen Michael A, 2010, QUANTUM COMPUTATION, DOI [DOI 10.1017/CBO9780511976667, 10.1017/CBO9780511976667.]
   Reichardt B.W., 2013, P 4 C INNOVATIONS TH, P321, DOI DOI 10.1145/2422436.2422473
   Saeed SM, 2017, PR IEEE COMP DESIGN, P537, DOI 10.1109/ICCD.2017.93
   Saeedi M, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2431211.2431220
   Shor PW, 1997, SIAM J COMPUT, V26, P1484, DOI 10.1137/S0036144598347011
   Soeken M, 2016, LECT NOTES COMPUT SC, V9720, P307, DOI 10.1007/978-3-319-40578-0_22
   Soeken M, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2786982
   Wille R, 2009, DES AUT CON, P270
   Zulehner A, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P185, DOI 10.1145/3287624.3287704
   Zulehner A, 2018, IEEE T COMPUT AID D, V37, P996, DOI 10.1109/TCAD.2017.2729468
   Zulehner A, 2017, DES AUT TEST EUROPE, P458, DOI 10.23919/DATE.2017.7927033
NR 37
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 60
DI 10.1145/3358184
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700016
DA 2024-07-18
ER

PT J
AU Ziegler, A
   Geus, J
   Heinloth, B
   Hönig, T
   Lohmann, D
AF Ziegler, Andreas
   Geus, Julian
   Heinloth, Bernhard
   Hoenig, Timo
   Lohmann, Daniel
TI Honey, I Shrunk the ELFs: Lightweight Binary Tailoring of Shared
   Libraries
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Shared libraries; binary tailoring; Linux
AB In the embedded domain, industrial sectors (i.e., automotive industry, avionics) are undergoing radical changes. They broadly adopt commodity hardware and move away from special-purpose control units. During this transition, heterogeneous software components are consolidated to run on commodity operating systems.
   To efficiently consolidate such components, a modular encapsulation of common functionality into reusable binary files (i.e., shared libraries) is essential. However, shared libraries are often unnecessarily large as they entail a lot of generic functionality that is not required in a narrowly defined scenario. As the source code of proprietary components is often unavailable and the industry is heading towards binary-only distribution, we propose an approach towards lightweight binary tailoring.
   As demonstrated in the evaluation, lightweight binary tailoring effectively reduces the amount of code in all shared libraries on a Linux-based system by 63 percent and shrinks their files by 17 percent. The reduction in size is beneficial to cut down costs (e.g., lower storage and memory footprint) and eases code analyses that are necessary for code audits.
C1 [Ziegler, Andreas; Geus, Julian; Heinloth, Bernhard; Hoenig, Timo] Friedrich Alexander Univ Erlangen Nurnberg FAU, Martensstr 1, D-91058 Erlangen, Germany.
   [Lohmann, Daniel] Leibniz Univ Hannover, Appelstr 4, D-30167 Hannover, Germany.
C3 University of Erlangen Nuremberg; Leibniz University Hannover
RP Ziegler, A (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Martensstr 1, D-91058 Erlangen, Germany.
EM ziegler@cs.fau.de; geus@cs.fau.de; heinloth@cs.fau.de;
   thoenig@cs.fau.de; lohmann@sra.uni-hannover.de
OI Heinloth, Bernhard/0009-0007-5432-996X; Lohmann,
   Daniel/0000-0001-8224-4161; Ziegler, Andreas/0000-0002-3269-3281
FU German Research Foundation (DFG) [LO 1719/3-1, 146371743 (TRR 89)]
FX We thank our anonymous reviewers for their detailed and helpful
   feedback. This work was partially supported by the German Research
   Foundation (DFG) under grant no. LO 1719/3-1 ("CADOS") and project no.
   146371743 (TRR 89 "Invasive Computing").
CR Quach A, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P869
   Baldwin C. Y., 2000, Design rules: The power of modularity, DOI DOI 10.7551/MITPRESS/2366.001.0001
   Beck Kent L., 2003, Test Driven Development By Example
   Bernat Andrew R., 2011, P 10 ACM SIGPLAN SIG, P9, DOI 10.1145/2024569.2024572
   Cantrill B., 2004, P ANN C USENIX ANN T, P2
   Chakraborty S, 2012, DES AUT TEST EUROPE, P424
   Chamith B, 2017, ACM SIGPLAN NOTICES, V52, P320, DOI [10.1145/3062341.3062344, 10.1145/3140587.3062344]
   Chamith B, 2016, ACM SIGPLAN NOTICES, V51, P16, DOI [10.1145/2908080.2908084, 10.1145/2980983.2908084]
   CHEN YR, 2018, P 2018 WORKSH FORM E, P1
   Davidsson Nicolai, 2019, ARXIV190701933
   de Melo Arnaldo Carvalho, 2009, LIN PLUMB C 2009
   Dovgalyuk P, 2018, 2018 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Evans Chris, 2000, VSFTPD VERY SECURE F
   Felker Rich, 2019, MUSL C STANDARD LIB
   HABERMANN AN, 1976, COMMUN ACM, V19, P266, DOI 10.1145/360051.360076
   Hardung Bernd., 2004, Proceedings of the 4th ACM International Conference on Embedded Software, EMSOFT '04, P203
   Heo K, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P380, DOI 10.1145/3243734.3243838
   Intel Corporation, 2019, INT MATH KERN LIB IN
   Intel Corporation, 2011, SIMPL MKL MATR MULT
   Keniston J., 2007, P 2007 LIN S, P215
   Kroes T, 2018, FEAST'18: PROCEEDINGS OF THE 2018 WORKSHOP ON FORMING AN ECOSYSTEM AROUND SOFTWARE TRANSFORMATION, P8, DOI 10.1145/3273045.3273050
   Kurmus Anil, 2013, P 20 NETW DISTR SYST
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Malecha G, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P1504, DOI 10.1145/2695664.2695751
   Mishra S, 2018, 34TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2018), P1, DOI 10.1145/3274694.3274703
   Mulliner C., 2015, Breaking Payloads with Runtime Code Stripping and Image Freezing
   Mururu Girish, 2019, ARXIV190206570
   Navet N, 2010, PROC IEEE INT SYMP, P3734, DOI 10.1109/ISIE.2010.5637677
   Nguyen Anh Quynh, 2019, CAPSTONE ULTIMATE DI
   Pasareanu Corina S., 2008, P 2008 INT S SOFTW T, P15, DOI [DOI 10.1145/1390630.1390635, DOI 10.1145/1390630]
   Prasad V., 2005, OTTAWA LINUX S, P49
   Pretschner A, 2007, FOSE 2007: FUTURE OF SOFTWARE ENGINEERING, P55, DOI 10.1109/FOSE.2007.22
   Quach A, 2017, FEAST'17: PROCEEDINGS OF THE 2017 WORKSHOP ON FORMING AN ECOSYSTEM AROUND SOFTWARE TRANSFORMATION, P65, DOI 10.1145/3141235.3141242
   Quach Anh, 2018, PIECEWISE DEBLOATING
   Sharif H, 2018, IEEE INT CONF AUTOM, P329, DOI 10.1145/3238147.3238160
   Shedel Andrey, 2019, D TRACE WINDOWS
   Sun Microsystems Inc, 2008, DYN TRAC GUID
   Szor Peter, 2007, US Patent, Patent No. [7,287,283, 7287283]
   The AUTOSAR partnership, 2019, AUT OP SYST ARCH AUT
   TheOpenWRT developers, 2004, OPENWRT HIGHL EXT GN
   Zhang Z, 2018, LECT NOTES COMPUT SC, V11050, P691, DOI 10.1007/978-3-030-00470-5_32
NR 41
TC 5
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 102
DI 10.1145/3358222
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700058
DA 2024-07-18
ER

PT J
AU Sha, LT
   Xiao, F
   Huang, HP
   Chen, Y
   Wang, RC
AF Sha, Le-Tian
   Xiao, Fu
   Huang, Hai-Ping
   Chen, Yu
   Wang, Ru-Chuan
TI Catching Escapers: A Detection Method for Advanced Persistent Escapers
   in Industry Internet of Things Based on Identity-based Broadcast
   Encryption (IBBE)
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Advanced persistent escaper (APE); identity-based broadcast encryption
   (IBBE); industry internet of things (IIoT)
AB As the Industry 4.0 or Internet of Things (IoT) era begins, security plays a key role in the Industry Internet of Things (IIoT) due to various threats, which include escape or Distributed Denial of Service (DDoS) attackers in the virtualization layer and vulnerability exploiters in the device layer. A successful cross-VM escape attack in the virtualization layer combined with cross-layer penetration in the device layer, which we define as an Advanced Persistent Escaper (APE), poses a great threat. Therefore, the development of detection and rejection methods for APEs across multiple layers in IIoT is an open issue. To the best of our knowledge, less effective methods are established, especially for vulnerability exploitation in the virtualization layer and backdoor leverage in the device layer. On the basis of this, we propose Escaper Cops (EscaperCOP), a detection method for cross-VM escapers in the virtualization layer and cross-layer penetrators in the device layer. In particular, a new detection method for guest-to-host escapers is proposed for the virtualization layer. Finally, a novel encryption method based on Identity-based Broadcast Encryption (IBBE) is proposed to protect the critical components in EscaperCOP, detection library, and control command library. To verify our method, experimental tests are performed for a large number of APEs in an IIoT framework. The test results have demonstrated the proposed method is effective with an acceptable level of detection ratio.
C1 [Sha, Le-Tian; Chen, Yu; Wang, Ru-Chuan] Nanjing Univ Posts & Telecommun, Coll Comp, Wenyuan Rd 9, Nanjing, Jiangsu, Peoples R China.
   [Xiao, Fu; Huang, Hai-Ping] Nanjing Univ Posts & Telecommun, Coll Comp, Jiangsu High Technol Res Key Lab Wireless Sensor, Wenyuan Rd 9, Nanjing, Jiangsu, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; Nanjing University of
   Posts & Telecommunications
RP Xiao, F (corresponding author), Nanjing Univ Posts & Telecommun, Coll Comp, Jiangsu High Technol Res Key Lab Wireless Sensor, Wenyuan Rd 9, Nanjing, Jiangsu, Peoples R China.
EM ltsha@njupt.edu.cn; xiaof@njupt.edu.cn; hhp@njupt.edu.cn; o0ops@163.com;
   wangrc@njupt.edu.cn
RI huang, haiping/AAM-8251-2021
FU national key research and development program of China [2018YFB0803400];
   Nature Science Foundation of Jiangsu for Distinguished Young Scientist
   [BK20170039]; National Science Foundation of China [61702283]; NUPTSF
   [NY217135]
FX This work is supported in part by the national key research and
   development program of China under grant 2018YFB0803400, the Nature
   Science Foundation of Jiangsu for Distinguished Young Scientist under
   Grant BK20170039, the National Science Foundation of China under grants
   (No. 61702283) and NUPTSF (NY217135).
CR Caballero Juan, 2012, P 2012 INT S SOFTW T, P133
   Cai ZP, 2018, IEEE T DEPEND SECURE, V15, P577, DOI 10.1109/TDSC.2016.2613521
   Costin A, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P95
   Costin Andrei, 2013, P BLACK HAT 2013, P243
   Delerablée C, 2007, LECT NOTES COMPUT SC, V4833, P200
   Dewey David, 2012, S NETW DISTR SYST SE, P69
   Elhage Nelson, 2011, P BLACK HAT US 2011, P123
   Ghosh AK, 1998, 1998 IEEE SYMPOSIUM ON SECURITY AND PRIVACY - PROCEEDINGS, P104, DOI 10.1109/SECPRI.1998.674827
   Maskiewicz Jacob, 2014, P USENIX C OFF TECHN, P167
   Molnar David, 2009, P 18 C USENIX SEC S, V9, P67
   Qian Zhao, 2009, J COMPUT, V4, pS121
   Shu XK, 2016, IEEE T INF FOREN SEC, V11, P528, DOI 10.1109/TIFS.2015.2503271
   Skarin Daniel, 2009, P SUPPL VOL 2009 IEE, P34
   Song XA, 2010, I C DEPEND SYS NETWO, P311, DOI 10.1109/DSN.2010.5544304
   TREND MICRO, UND VENOM VULN
   Wang TL, 2010, P IEEE S SECUR PRIV, P495, DOI 10.1109/SP.2010.37
   Wang WH, 2011, I C DEPEND SYS NETWO, P269, DOI [10.1109/ICMTMA.2011.638, 10.1109/DSN.2011.5958225]
   Weinmann R.-P., 2012, Proceedings of the 6th USENIX Conference on Offensive Technologies, P2
   Xiao Y, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P19
   Zhang M., 2012, P W PHARMACOL SOC, P46
   Zhou D, 2015, I S WORKL CHAR PROC, P12, DOI 10.1109/IISWC.2015.8
   Zhu David Yu, 2011, Operating Systems Review, V45, P142, DOI 10.1145/1945023.1945039
NR 22
TC 3
Z9 3
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 29
DI 10.1145/3319615
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200012
DA 2024-07-18
ER

PT J
AU Pederson, DJ
   Quinkert, CJ
   Arafat, MA
   Somann, JP
   Williams, JD
   Bercich, RA
   Wang, Z
   Albors, GO
   Jefferys, JGR
   Irazoqui, PP
AF Pederson, Daniel J.
   Quinkert, Christopher J.
   Arafat, Muhammad A.
   Somann, Jesse P.
   Williams, Jack D.
   Bercich, Rebecca A.
   Wang, Zhi
   Albors, Gabriel O.
   Jefferys, John G. R.
   Irazoqui, Pedro P.
TI The Bionode: A Closed-Loop Neuromodulation Implant
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Implantable biomedical devices; wireless communication; wireless
   powering; biocompatibility
ID DEEP-BRAIN-STIMULATION; ELECTRICAL-STIMULATION; WIRELESS POWER;
   DEPRESSION; DEVICE
AB Implantable closed-loop neuromodulation devices for use in long-term chronic studies in a lab or clinical trial are expensive to acquire and difficult to modify for specific use cases. This article documents the design and fabrication of a wireless implantable device using only commercially available off-the-shelf (COTS) components. This device, called the Bionode, can record and transmit up to four channels of biopotential data while simultaneously providing biphasic constant-current stimulation. The Bionode is a viable, low-cost, reusable, and easily modifiable research tool with clinical implications that has gained widespread use in various research projects at Purdue University.
C1 [Pederson, Daniel J.; Quinkert, Christopher J.; Arafat, Muhammad A.; Somann, Jesse P.; Williams, Jack D.; Albors, Gabriel O.; Irazoqui, Pedro P.] Purdue Univ, 206 S Martin Jischke Dr,MJIS 2083, W Lafayette, IN 47907 USA.
   [Pederson, Daniel J.] 29711 SE 318th St, Black Diamond, WA 98010 USA.
   [Bercich, Rebecca A.] Rose Hulman Inst Technol, 5500 Wabash Ave, Terre Haute, IN 47803 USA.
   [Somann, Jesse P.] 630 Granville Pl, Dayton, OH 45431 USA.
   [Williams, Jack D.] 221 Main St, Lafayette, IN 47901 USA.
   [Wang, Zhi] Rehabil Inst Chicago, 400 McClurg Court Apt 3309, Chicago, IL 60611 USA.
   [Jefferys, John G. R.] Univ Oxford, Dept Pharmacol, Mansfield Rd, Oxford OX1 3QT, England.
C3 Purdue University System; Purdue University; Rose Hulman Institute
   Technology; Shirley Ryan AbilityLab; University of Oxford
RP Pederson, DJ (corresponding author), Purdue Univ, 206 S Martin Jischke Dr,MJIS 2083, W Lafayette, IN 47907 USA.; Pederson, DJ (corresponding author), 29711 SE 318th St, Black Diamond, WA 98010 USA.
EM danpederson@gmail.com; cquinker@purdue.edu; marafat@purdue.edu;
   somanjp@yahoo.com; jackwilliams88@protonmail.com;
   bercich@rose-hulman.edu; grant.z.wang@gmail.com; goa@purdue.edu;
   john.jefferys@pharm.ox.ac.uk; pip@purdue.edu
RI Irazoqui, Pedro/IXX-0857-2023; Jefferys, John G R/AAF-1164-2021
OI Jefferys, John G R/0000-0003-0106-4412; Pederson,
   Daniel/0000-0003-2245-0881
FU Defense Advanced Research Projects Agency (DARPA) ElectRx program
   [N66001-15-2-4056]; National Science Foundation Graduate Research
   Fellowship Program [DGE-1333468]; James Lewis Foundation through
   Epilepsy Research UK
FX This work is supported by the Defense Advanced Research Projects Agency
   (DARPA) ElectRx program under the auspices of Dr. Douglas Weber, Grant
   No. N66001-15-2-4056. This material is based upon work supported by the
   National Science Foundation Graduate Research Fellowship Program under
   Grant No. DGE-1333468. This study was also funded by the James Lewis
   Foundation through Epilepsy Research UK.
CR Andreuccetti D., 1997, An Internet Resource for the Calculation of the Dielectric Properties of Body Tissues in the Frequency Range 10Hz100GHz
   [Anonymous], 2013, AN1515 TEX INSTR
   Arle JE, 2011, ESSENTIAL NEUROMODULATION, P1
   August T, 2015, BIOL J LINN SOC, V115, P731, DOI 10.1111/bij.12534
   Balanis CA., 2011, Antenna Theory: Analysis And Design
   Beh TC, 2013, IEEE T IND ELECTRON, V60, P3689, DOI 10.1109/TIE.2012.2206337
   Ben Amar A, 2015, SENSORS-BASEL, V15, P28889, DOI 10.3390/s151128889
   Bjune CK, 2015, IEEE ENG MED BIO, P7825, DOI 10.1109/EMBC.2015.7320206
   Boeser F, 2015, IEEE ENG MED BIO, P809, DOI 10.1109/EMBC.2015.7318485
   BRACE HM, 1985, J PHYSIOL-LONDON, V368, P343, DOI 10.1113/jphysiol.1985.sp015861
   Coughlin R.F., 1991, Operational amplifiers and linear integrated circuits, V4th
   Dennis RG, 2003, MED ENG PHYS, V25, P239, DOI 10.1016/S1350-4533(02)00193-5
   Ewing SG, 2013, J NEUROSCI METH, V219, P324, DOI 10.1016/j.jneumeth.2013.08.003
   Grob S, 2016, FRONT NEUROSCI-SWITZ, V10, DOI 10.3389/fnins.2016.00404
   Ha D., 2014, Microwave Symposium (IMS), 2014 IEEE MTT-S International, P1
   Jiang G., 2009, Implantable Neural Prostheses, V2, P27
   Kalaijakis A., 2011, ECN-Electronic Component News, V55, P20
   Kane MJ, 2011, MED ENG PHYS, V33, P7, DOI 10.1016/j.medengphy.2010.08.010
   Kassiri H., 2017, IEEE T BIOMED CIRC S, V99, P1
   Kassiri H, 2016, IEEE J SOLID-ST CIRC, V51, P1274, DOI 10.1109/JSSC.2016.2528999
   Kim A., ELECT COMPUTER ENG A
   Labiner DM, 2007, ACTA NEUROL SCAND, V115, P23, DOI 10.1111/j.1600-0404.2006.00732.x
   Lachapelle JR, 2016, IEEE ENG MED BIO, P1794, DOI 10.1109/EMBC.2016.7591066
   Lay-Ekuakille A, 2016, MEASUREMENT, V79, P321, DOI 10.1016/j.measurement.2015.09.022
   Lee ST, 2015, IEEE T NEUR SYS REH, V23, P655, DOI 10.1109/TNSRE.2015.2391282
   Lonys L, 2015, MED BIOL ENG COMPUT, V53, P319, DOI 10.1007/s11517-014-1236-9
   Luigjes J, 2012, MOL PSYCHIATR, V17, P572, DOI 10.1038/mp.2011.114
   Mei H., 2016, IEEE T BIOMED ENG, P1
   Mei H, 2016, IEEE ANTENN WIREL PR, V15, P1036, DOI 10.1109/LAWP.2015.2490542
   Mei H, 2014, NAT BIOTECHNOL, V32, P1008, DOI 10.1038/nbt.3038
   Merrill DR, 2005, J NEUROSCI METH, V141, P171, DOI 10.1016/j.jneumeth.2004.10.020
   Nag S, 2016, MED BIOL ENG COMPUT, V54, P63, DOI 10.1007/s11517-015-1442-0
   Obeso JA, 2001, NEW ENGL J MED, V345, P956, DOI 10.1056/nejmoa000827
   Pozar D. M., 2012, MICROWAVE ENG
   Sackeim HA, 2001, NEUROPSYCHOPHARMACOL, V25, P713, DOI 10.1016/S0893-133X(01)00271-8
   Schaumann R., 2010, DESIGN ANALOG FILTER
   Somann Jesse P., 2018, THESIS
   Stevenson RA, 1998, P ANN INT IEEE EMBS, V20, P3319, DOI 10.1109/IEMBS.1998.746210
   Stokes K, 2010, BIOL MED PHYS BIOMED, P1, DOI 10.1007/978-0-387-98120-8_1
   Stutzman W.L., 1981, Antenna Theory and design
   Sun FT, 2008, NEUROTHERAPEUTICS, V5, P68, DOI 10.1016/j.nurt.2007.10.069
   Thackston K. A., BIOMEDICAL ENG OPT 1
   Thompson Alexander C, 2014, Curr Mol Imaging, V3, P162
   Wang P, 2015, 2015 TRANSDUCERS - 2015 18TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), P484, DOI [10.1109/TRANSDUCERS.2015.7180966, 10.1109/transducers.2015.7180966]
   Weiergräber M, 2005, BRAIN RES PROTOC, V14, P154, DOI 10.1016/j.brainresprot.2004.12.006
   Xu Q, 2015, IEEE T NEUR SYS REH, V23, P683, DOI 10.1109/TNSRE.2015.2396574
   Xu Q, 2011, IEEE ENG MED BIO, P7230, DOI 10.1109/IEMBS.2011.6091827
NR 47
TC 13
Z9 15
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 9
DI 10.1145/3301310
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900010
OA Bronze
DA 2024-07-18
ER

PT J
AU Rhisheekesan, A
   Jeyapaul, R
   Shrivastava, A
AF Rhisheekesan, Abhishek
   Jeyapaul, Reiley
   Shrivastava, Aviral
TI Control Flow Checking or Not? (for Soft Errors)
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Soft error; reliability; vulnerability; transient fault; error
   correction code
AB Huge leaps in performance and power improvements of computing systems are driven by rapid technology scaling, but technology scaling has also rendered computing systems susceptible to soft errors. Among the soft error protection techniques, Control Flow Checking (CFC) based techniques have gained a reputation of being lightweight yet effective. The main idea behind CFCs is to check if the program is executing the instructions in the right order. In order to validate the protection claims of existing CFCs, we develop a systematic and quantitative method to evaluate the protection achieved by CFCs using the metric of vulnerability. Our quantitative analysis indicates that existing CFC techniques are not only ineffective in providing protection from soft faults, but incur additional performance and power overheads. Our results show that software-only CFC protection schemes increase system vulnerability by 18%-21% with 17%-38% performance overhead and hybrid CFC protection increases vulnerability by 5%. Although the vulnerability remains almost the same for hardware-only CFC protection, they incur overheads of design cost, area, and power due to the hardware modifications required for their implementations.
C1 [Rhisheekesan, Abhishek] Intel Technol India Pvt Ltd, Sarjapur 2,23-56P,Outer Ring Rd, Bangalore, Karnataka, India.
   [Jeyapaul, Reiley] ARM Res, ARM Ltd Cent Bldg ARM3, 110 Fulbourn Rd, Cambridge, England.
   [Shrivastava, Aviral] Arizona State Univ, 660 S Mill Ave,Suite 203-15, Tempe, AZ USA.
C3 Intel Corporation; Arizona State University; Arizona State
   University-Tempe
RP Rhisheekesan, A (corresponding author), Intel Technol India Pvt Ltd, Sarjapur 2,23-56P,Outer Ring Rd, Bangalore, Karnataka, India.
EM abhishek.rhisheekesan@intel.com; reiley.jeyapaul@arm.com;
   aviral.shrivastava@asu.edu
RI Jeyapaul, Reiley/AAA-5424-2020
OI Jeyapaul, Reiley/0000-0002-3774-1916; Shrivastava,
   Aviral/0000-0002-1075-897X
CR Alkhalifa Z, 1999, IEEE T PARALL DISTR, V10, P627, DOI 10.1109/71.774911
   [Anonymous], 2012, COMPUTER ARCHITECTUR
   [Anonymous], 2010, Amber ARM-Compatible Core
   Asghari SA, 2014, IEEE T IND INFORM, V10, P481, DOI 10.1109/TII.2013.2248373
   Azambuja JR, 2013, IEEE T NUCL SCI, V60, P2805, DOI 10.1109/TNS.2013.2246798
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Biswas A, 2005, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2005.18
   Briggs P, 1998, SOFTWARE PRACT EXPER, V28, P859, DOI 10.1002/(SICI)1097-024X(19980710)28:8<859::AID-SPE188>3.0.CO;2-8
   Chielle E, 2015, IEEE T NUCL SCI, V62, P3088, DOI 10.1109/TNS.2015.2484842
   Durícek M, 2014, APPLIED ELECTRONICS, P79, DOI 10.1109/AE.2014.7011673
   EIFERT JB, 1995, P 25 INT S FAULT TOL, P106, DOI DOI 10.1109/FTCSH.1995.532620
   Farazmand N, 2008, ARES 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON AVAILABILITY, SECURITY AND RELIABILITY, P33, DOI 10.1109/ARES.2008.199
   Fu X., 2006, P WORKSH MOD BENCHM
   Gardiner KT, 2007, IEEE INT ON LINE, P223, DOI 10.1109/IOLTS.2007.5
   Goloubeva O, 2003, INT SYM DEFEC FAU TO, P581, DOI 10.1109/DFTVS.2003.1250158
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hazucha P, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P617, DOI 10.1109/CICC.2003.1249472
   *INT CORP, 1997, PENT PROC FAM DEV MA
   Jeyapaul R., 2011, 2011 International Conference on Parallel Processing, P632, DOI 10.1109/ICPP.2011.76
   Kayali S, 2000, 2000 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P99
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Madeira H., 1991, Proceedings. Advanced Computer Technology, Reliable Systems and Applications. 5th Annual European Computer Conference CompEuro '91 (Cat. No.91CH3001-5), P642, DOI 10.1109/CMPEUR.1991.257464
   Michel T., 1991, Digest of Papers. Fault-Tolerant Computing: Twenty-First International Symposium (Cat. No.91CH2985-0), P334, DOI 10.1109/FTCS.1991.146682
   Miremadi G., 1998, P DCCA 5 INT C
   Montesinos P., 2006, P 3 IBM TJ WATS C IN
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   OHLSSON J, 1992, P 22 INT S FAULT TOL, P316, DOI DOI 10.1109/FTCS.1992.243569
   Portela M, 2013, P EUR C RAD ITS EFF, P1
   Rajabzadeh A, 2006, MICROELECTRON RELIAB, V46, P959, DOI 10.1016/j.microrel.2005.07.108
   Rhisheekesan Abhishek, 2012, THESIS
   SAXENA NR, 1990, IEEE T COMPUT, V39, P554, DOI 10.1109/12.54849
   SCHUETTE MA, 1987, IEEE T COMPUT, V36, P264, DOI 10.1109/TC.1987.1676899
   Schuette Michael A., 1983, P 13 INT TEST C, P275
   Smolens JC, 2006, INT SYMP MICROARCH, P223
   Thaker D.D., 2008, USING RECURSIVE TMR
   Vemu R., 2008, International Test Conference, P1, DOI DOI 10.1109/TEST.2007.4437639
   Vemu R, 2011, IEEE T COMPUT, V60, P1233, DOI 10.1109/TC.2011.101
   Venkatasubramanian R, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P137
   Wang Chao, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2094, DOI 10.1109/CIT.2010.356
   Wilken K., 1988, International Test Conference 1988 Proceedings - New Frontiers in Testing (Cat. No.88CH2610-4), P914, DOI 10.1109/TEST.1988.207880
NR 42
TC 14
Z9 15
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 11
DI 10.1145/3301311
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900012
OA Bronze
DA 2024-07-18
ER

PT J
AU Hassan, M
   Kaushik, AM
   Patel, H
AF Hassan, Mohamed
   Kaushik, Anirudh M.
   Patel, Hiren
TI Exposing Implementation Details of Embedded DRAM Memory Controllers
   through Latency-based Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DRAM; memory controllers; reverse engineering; inference; analysis
AB We explore techniques to reverse-engineer DRAM embedded memory controllers (MCs), including page policies, address mapping, and command arbitration. There are several benefits to knowing this information: They allow tightening worst-case bounds of embedded systems and platform-aware optimizations at the operating system, source-code, and compiler levels. We develop a latency-based analysis, which we use to devise algorithms and C programs to extract MC properties. We show the effectiveness of the proposed approach by reverse-engineering the MC details in the XUPV5-LX110T Xilinx platform. Furthermore, to cover a breadth of policies, we use a simulation framework and document our findings.
C1 [Hassan, Mohamed; Kaushik, Anirudh M.; Patel, Hiren] Univ Waterloo, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Hassan, M (corresponding author), Univ Waterloo, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
EM mohamed.hassan@uwaterloo.ca; anirudh.m.kaushik@uwaterloo.ca;
   hiren.patel@uwaterloo.ca
RI Kaushik, Anirudh Mohan/JMC-2932-2023
OI Kaushik, Anirudh Mohan/0000-0002-8347-0109
CR Abel Andreas, 2013, P IEEE REAL TIM EMB
   Akesson Benny, 2007, P IEEE ACM INT C HAR
   [Anonymous], 2012, MACSIM CPU GPU HETER
   [Anonymous], P IEEE INT S PERF AN
   [Anonymous], 2011, RCS, V2, P3
   Chatterjee Niladrish, 2012, Tech. Rep
   Coleman Clark L., 2001, P IEEE INT S PERF AN
   Cosoroaba Adrian, 2007, CISC VIS NETW IND GL
   Ding Wei, 2013, P IEEE INT C PAR ARC
   Goossens Sven, 2013, P IEEE DES AUT TEST
   Guo DL, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3158208
   Hassan M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3019611
   Hassan Mohamed, 2015, P IEEE REAL TIM EMB
   Hassan Mohamed, 2018, IEEE T COMPUT AIDED, V37
   Hassan Mohamed, 2017, PREDICTABLE SHARED M
   Hassan Mohamed, 2016, P IEEE C DES AUT TES
   Hassan Mohamed, 2018, P ACM SIGBED INT C E
   Intel, 2011, INTEL 64 IA 32 ARCH
   Intel, 2017, INT MEM LAT CHECK V3
   Intel, 2017, INT XEON PROC X5650
   Jacob Bruce, 2010, Memory Systems: Cache, DRAM, Disk
   JEDEC, 2008, JEDEC DDR3 SDRAM SPE
   John Tobias, 2007, P ACM INT C REAL TIM
   Kim Hyoseung, 2014, P IEEE REAL TIME EMB
   Kim YH, 2016, BRIT J NEUROSURG, V2016, P1, DOI DOI 10.1155/2016/1489692
   Kim Yoongu, 2014, ACM SIGARCH COMPUTER
   Krish Y., 2013, P 34 IEEE REAL TIM S
   Lin WF, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P301, DOI 10.1109/HPCA.2001.903272
   Micron, 2017, MICR DDR2 SDRAM
   Millen Jonathan, 1999, P IEEE S SEC PRIV OA
   Moscibroda T., 2007, P USENIX SEC S
   Mutlu Onur., 2014, SUPERCOMPUTING FRONT, V1, P19
   Panda P. R., 1997, P IEEE ACM INT C COM
   Paolieri M., 2009, IEEE EMBEDDED SYSTEM, V1, P4
   Park Heekwon, 2013, ACM SIGPLAN NOTICES
   Pessl P, 2016, P USENIX SEC S
   Reineke Jan, 2011, P IEEE ACM INT C HAR
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Shafiee Ali, 2015, P 48 INT S MICR ACM
   Wang Yao, 2014, P IEEE INT S HIGH PE
   Yun Heechul, 2015, P IEEE EUR C REAL TI
   Yun Heechul, 2014, P IEEE REAL TIME EMB
   Zhang Yuanrui, 2011, P IEEE C PAR ARCH CO
   Zhang Zhao, 2000, P ACM IEEE INT S MIC
NR 44
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 90
DI 10.1145/3274281
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400009
DA 2024-07-18
ER

PT J
AU Fan, CC
   Kapinski, J
   Jin, XQ
   Mitra, S
AF Fan, Chuchu
   Kapinski, James
   Jin, Xiaoqing
   Mitra, Sayan
TI Simulation-Driven Reachability Using Matrix Measures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Nonlinear System; Reachability; Matrix measures; Discrepancy function;
   Embedded System
ID SYSTEMS
AB Simulation-driven verification can provide formal safety guarantees for otherwise intractable nonlinear and hybrid system models. A key step in simulation-driven algorithms is to compute the reach set overapproximations from a set of initial states through numerical simulations and sensitivity analysis. This article addresses this problem by providing algorithms for computing discrepancy functions as the upper bound on the sensitivity, that is, the rate at which trajectories starting from neighboring states converge or diverge. The algorithms rely on computing local bounds on matrix measures as the exponential change rate of the discrepancy function. We present two techniques to compute the matrix measures under different norms: regular Euclidean norm or Euclidean norm under coordinate transformation, such that the exponential rate of the discrepancy function, and therefore, the conservativeness of the overapproximation, is locally minimized. The proposed algorithms enable automatic reach set computations of general nonlinear systems and have been successfully used on several challenging benchmark models. All proposed algorithms for computing discrepancy functions give soundness and relative completeness of the overall simulation-driven safety-bounded verification algorithm. We present a series of experiments to illustrate the accuracy and performance of the algorithms.
C1 [Fan, Chuchu] Univ Illinois, Coordinated Sci Lab, Room 247,1308 W Main St, Urbana, IL 61801 USA.
   [Kapinski, James] Toyota Motor North Amer R&D, 1555 Woodridge Ave, Ann Arbor, MI 48105 USA.
   [Jin, Xiaoqing] Toyota Motor North Amer R&D, 8797 Barnwood Lane Riverside, Riverside, CA 92508 USA.
   [Mitra, Sayan] Univ Illinois, Coordinated Sci Lab, Room 266,1308 W Main St, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Fan, CC (corresponding author), Univ Illinois, Coordinated Sci Lab, Room 247,1308 W Main St, Urbana, IL 61801 USA.
EM cfan10@illinois.edu; jim.kapinski@toyota.com; sunqxj@gmail.com;
   mitras@illinois.edu
RI fan, chuchu/T-3197-2019
OI Fan, Chuchu/0000-0003-4671-233X; Mitra, Sayan/0000-0002-6672-8470
FU National Science Foundations [NSF CAREER 1054247, NSF CSR 1422798]
FX This work is supported by National Science Foundations research grants
   NSF CAREER 1054247 and NSF CSR 1422798.
CR Anderson J, 2010, IEEE DECIS CONTR P, P6565, DOI 10.1109/CDC.2010.5717269
   Angeli D, 2002, IEEE T AUTOMAT CONTR, V47, P410, DOI 10.1109/9.989067
   Angeli D, 2000, IEEE T AUTOMAT CONTR, V45, P1082, DOI 10.1109/9.863594
   [Anonymous], 2006, Technical report
   [Anonymous], 2015, LNCS, DOI [DOI 10.1007/978-3-662-46681-015, DOI 10.1007/978-3-662-46681-0]
   [Anonymous], 1994, STUD APPL MATH
   Aréchiga N, 2015, ELECTRON NOTES THEOR, V317, P19, DOI 10.1016/j.entcs.2015.10.003
   Beckman NE, 2010, IEEE T SOFTWARE ENG, V36, P495, DOI 10.1109/TSE.2010.49
   Boichenko V., 1998, Journal of Mathematical Sciences, V91, P3370
   Bozzano M, 2015, LECT NOTES COMPUT SC, V9206, P518, DOI 10.1007/978-3-319-21690-4_36
   Desoer C. A., 1975, FEEDBACK SYSTEMS INP, V55
   Donzé A, 2007, LECT NOTES COMPUT SC, V4416, P174
   Donze Alexandre, 2015, CAV, P167
   Duggirala Parasara Sridhar, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P68, DOI 10.1007/978-3-662-46681-0_5
   Duggirala P.S., 2013, EMSOFT
   Duggirala PS, 2015, LECT NOTES COMPUT SC, V9206, P536, DOI 10.1007/978-3-319-21690-4_37
   Duggirala PS, 2014, LECT NOTES COMPUT SC, V8442, P215, DOI 10.1007/978-3-319-06410-9_16
   El-Guindy A, 2016, IEEE T POWER SYST, V31, P4691, DOI 10.1109/TPWRS.2015.2509649
   Fan CC, 2015, LECT NOTES COMPUT SC, V9364, P446, DOI 10.1007/978-3-319-24953-7_32
   Fan Chuchu, 2016, EMSOFT
   Farhadsefat Raena, 2011, V1122 AC SCI CZECH R
   Frehse G., 2011, CAV
   Girard A, 2010, IEEE T AUTOMAT CONTR, V55, P116, DOI 10.1109/TAC.2009.2034922
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Gupta A, 2009, LECT NOTES COMPUT SC, V5505, P262, DOI 10.1007/978-3-642-00768-2_24
   Huang ZQ, 2014, LECT NOTES COMPUT SC, V8559, P373, DOI 10.1007/978-3-319-08867-9_25
   Huang Zhenqi, 2014, HSCC
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Julius AA, 2007, LECT NOTES COMPUT SC, V4416, P329
   Julius AA, 2009, LECT NOTES COMPUT SC, V5469, P223, DOI 10.1007/978-3-642-00602-9_16
   Kapinski J., 2014, P 17 INT C HYBRID SY, P133
   Kurzhanskii A.B., 1997, ELLIPSOIDAL CALCULUS
   Liberzon D., 2012, SWITCHING SYSTEMS CO
   Lofberg J., 2004, CACSD
   Lohmiller W, 1998, AUTOMATICA, V34, P683, DOI 10.1016/S0005-1098(98)00019-3
   Maidens J, 2015, IEEE T AUTOMAT CONTR, V60, P265, DOI 10.1109/TAC.2014.2325635
   Papachristodoulou A, 2005, LECT NOTES CONTR INF, V312, P23
   Sontag ED, 2010, LECT NOTES CONTR INF, V398, P217
   Testylier Romain, 2013, Automated Technology for Verification and Analysis. 11th International Symposium, ATVA 2013. Proceedings: LNCS 8172, P469, DOI 10.1007/978-3-319-02444-8_37
   Tütüncü RH, 2003, MATH PROGRAM, V95, P189, DOI 10.1007/s10107-002-0347-5
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Yi Deng, 2013, Quantitative Evaluation of Systems. 10th International Conference, QEST 2013. Proceedings: LNCS 8054, P165, DOI 10.1007/978-3-642-40196-1_13
   Zamani M, 2012, IEEE T AUTOMAT CONTR, V57, P1804, DOI 10.1109/TAC.2011.2176409
NR 43
TC 9
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 21
DI 10.1145/3126685
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100021
DA 2024-07-18
ER

PT J
AU Wang, ZJ
   Li, HJ
   Hu, D
   Ci, S
AF Wang, Zejue
   Li, Hongjia
   Hu, Dan
   Ci, Song
TI Transmission Adaptation for Battery-Free Relaying
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; transmission adaptation; full-duplex/half-duplex;
   amplify-and-forward/decode-and-forward relaying; cooperative
ID COOPERATIVE COMMUNICATIONS; ENERGY; NETWORKS; INFORMATION; OPTIMIZATION;
   PREDICTION; ALLOCATION; RESOURCE
AB Energy harvesting (EH)-enabled relaying has attracted considerable attention as an effective way to prolong the operation time of energy-constrained networks and extend coverage beside desired survivability and rate of transmission. In related literature, the Harvest-Store-Use (HSU) model is usually utilized to describe the energy flow behavior of the EH system. However, the half-duplex (HD) constraint of HSU that harvested energy can only be used after being temporally stored in energy buffer may reduce effective transmission time. Thus, we first construct the full-duplex (FD) energy flow behavior model of the EH system where the harvested energy can be tuned to power load and being stored simultaneously. The FD model is then proved to be equivalent with the HSU model when time interval is small enough. Considering some key physical variabilities, for example, the wireless channel and the amount of harvested energy, the transmission adaptation problem for multiple relays embedded with FD EH systems is formulated with the objective to improve the utilization of the harvested energy. We tackle the problem by using a centralized optimization algorithm by jointly tuning the factors, including power control for source and relay nodes, relay selection and dynamic switching among four relay transmission mode, namely HD amplify-and-forward (AF), HD decode-and-forward (DF), FD AF, and FD DF. The centralized optimization algorithm is proposed on the basis of dual decomposition and serves as a benchmark. To enable relays to individually make their own decisions, a distributed algorithm with relatively higher complexity is given by using consensus optimization in conjunction with the alternating direction method of multipliers, and a sub-optimal algorithm with low complexity is provided. The proposed algorithms are shown to have good performance via simulations for a range of different EH rates and prediction errors.
C1 [Wang, Zejue; Li, Hongjia] Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing 100195, Peoples R China.
   [Hu, Dan] Cisco Syst Inc, Beijing 100022, Peoples R China.
   [Ci, Song] Univ Nebraska, Dept CEEN, Lincoln, NE 68182 USA.
C3 Chinese Academy of Sciences; Institute of Information Engineering, CAS;
   University of Nebraska System; University of Nebraska Lincoln
RP Wang, ZJ; Li, HJ (corresponding author), Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing 100195, Peoples R China.
EM wangzejue@iie.ac.cn; lihongjia@iie.ac.cn; vihu@cisco.com;
   sci@engr.unl.edu
RI Ci, Song/R-8324-2019
FU National Nature Science Foundation of China [61302108]
FX This work is supported by the National Nature Science Foundation of
   China (No. 61302108).
CR Attivissimo F, 2012, IEEE T INSTRUM MEAS, V61, P1334, DOI 10.1109/TIM.2012.2183429
   Auer G, 2011, IEEE WIREL COMMUN, V18, P40, DOI 10.1109/MWC.2011.6056691
   Boyd S, 2011, TRENDS MACH LEARN, V3, P1, DOI DOI 10.1561/2200000016
   Boyd S., 2004, CONVEX OPTIMIZATION
   Chen H, 2015, IEEE T SIGNAL PROCES, V63, P1700, DOI 10.1109/TSP.2015.2396009
   Cheng WC, 2012, IEEE INFOCOM SER, P864, DOI 10.1109/INFCOM.2012.6195835
   Choi JI, 2010, MOBICOM 10 & MOBIHOC 10: PROCEEDINGS OF THE 16TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING AND THE 11TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P1
   Cui SG, 2005, IEEE T WIREL COMMUN, V4, P2349, DOI 10.1109/TWC.2005.853882
   Ding ZG, 2014, IEEE T WIREL COMMUN, V13, P846, DOI 10.1109/TWC.2013.010213.130484
   Everett E, 2014, IEEE T WIREL COMMUN, V13, P680, DOI 10.1109/TWC.2013.010214.130226
   Huang C, 2013, IEEE J SEL AREA COMM, V31, P1469, DOI 10.1109/JSAC.2013.130811
   Huang H, 2013, INT CONF SMART GRID, P696, DOI 10.1109/SmartGridComm.2013.6688040
   Huang XQ, 2016, IEEE T VEH TECHNOL, V65, P2424, DOI 10.1109/TVT.2015.2424218
   HUSSEIN KH, 1995, IEE P-GENER TRANSM D, V142, P59, DOI 10.1049/ip-gtd:19951577
   Jafarzadeh S, 2013, IEEE T SUSTAIN ENERG, V4, P333, DOI 10.1109/TSTE.2012.2224893
   Ju H, 2014, IEEE T COMMUN, V62, P3528, DOI 10.1109/TCOMM.2014.2359878
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Krikidis I, 2014, IEEE T COMMUN, V62, P900, DOI 10.1109/TCOMM.2014.020914.130825
   Leinonen M, 2013, IEEE T WIREL COMMUN, V12, P5454, DOI 10.1109/TWC.2013.100213.121227
   Li HY, 2016, BOUND VALUE PROBL, DOI 10.1186/s13661-016-0552-4
   Liao WC, 2014, IEEE J SEL AREA COMM, V32, P1282, DOI 10.1109/JSAC.2014.2328171
   Lyman RJ, 2003, IEEE T SIGNAL PROCES, V51, P819, DOI 10.1109/TSP.2002.808117
   Nasir AA, 2015, IEEE T COMMUN, V63, P1607, DOI 10.1109/TCOMM.2015.2415480
   Orhan O, 2015, IEEE J SEL AREA COMM, V33, P2658, DOI 10.1109/JSAC.2015.2481206
   Pu C, 2015, IEEE MILIT COMMUN C, P903, DOI 10.1109/MILCOM.2015.7357560
   Ren Z, 2014, IEEE GLOB COMM CONF, P4466, DOI 10.1109/GLOCOM.2014.7037511
   SINGER S, 1984, SOL ENERGY, V32, P603, DOI 10.1016/0038-092X(84)90136-1
   Tutuncuoglu K, 2013, IEEE INT CONF COMM, P586, DOI 10.1109/ICCW.2013.6649301
   Wang ZJ, 2014, IEEE GLOB COMM CONF, P2690, DOI 10.1109/GLOCOM.2014.7037214
   Wang ZH, 2014, IEEE GLOB COMM CONF, P3465, DOI 10.1109/GLOCOM.2014.7037344
   Woodruff P., 1998, Patent, Patent No. [5,825,755, 5825755]
   Yamazaki K, 2015, IEEE WCNC, P1237, DOI 10.1109/WCNC.2015.7127646
   Zhong CJ, 2014, IEEE T COMMUN, V62, P3447, DOI 10.1109/TCOMM.2014.2357423
NR 33
TC 12
Z9 12
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 5
DI 10.1145/3055513
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100005
DA 2024-07-18
ER

PT J
AU Shresthamali, S
   Kondo, M
   Nakamura, H
AF Shresthamali, Shaswot
   Kondo, Masaaki
   Nakamura, Hiroshi
TI Adaptive Power Management in Solar Energy Harvesting Sensor Node Using
   Reinforcement Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless sensor nodes; reinforcement learning; power management; IoT
AB In this paper, we present an adaptive power manager for solar energy harvesting sensor nodes. We use a simplified model consisting of a solar panel, an ideal battery and a general sensor node with variable duty cycle. Our power manager uses Reinforcement Learning (RL), specifically SARSA(lambda) learning, to train itself from historical data. Once trained, we show that our power manager is capable of adapting to changes in weather, climate, device parameters and battery degradation while ensuring near-optimal performance without depleting or overcharging its battery. Our approach uses a simple but novel general reward function and leverages the use of weather forecast data to enhance performance. We show that our method achieves near perfect energy neutral operation (ENO) with less than 6% root mean squre deviation from ENO as compared to more than 23% deviation that occur when using other approaches.
C1 [Shresthamali, Shaswot; Kondo, Masaaki; Nakamura, Hiroshi] Univ Tokyo, Nakamura Lab, Bunkyo Ku, Hongo 7-3-1,Engn Bldg 1,5F,Room 508, Tokyo 1138656, Japan.
C3 University of Tokyo
RP Shresthamali, S (corresponding author), Univ Tokyo, Nakamura Lab, Bunkyo Ku, Hongo 7-3-1,Engn Bldg 1,5F,Room 508, Tokyo 1138656, Japan.
EM shaswot@hal.ipc.i.u-tokyo.ac.jp; kondo@hal.ipc.i.u-tokyo.ac.jp;
   nakamura@hal.ipc.i.u-tokyo.ac.jp
RI Shresthamali, Shaswot/GRS-7008-2022
OI Shresthamali, Shaswot/0000-0001-8965-1018; Nakamura,
   Hiroshi/0009-0005-6505-1903
FU JSPS KAKENHI [16K12405]; Grants-in-Aid for Scientific Research
   [16K12405] Funding Source: KAKEN
FX This work was partially supported by JSPS KAKENHI Grant Number 16K12405.
   The first author acknowledges the Japanese Government (MEXT) Scholarship
   for his study in The University of Tokyo.
CR [Anonymous], 2016, P IEEE ICC
   [Anonymous], 2005, P 4 INT S INF PROC S
   [Anonymous], 2005, P IPSN 2005 4 INT S
   Benini L, 2001, IEEE DES TEST COMPUT, V18, P53, DOI 10.1109/54.914621
   Blasco P, 2013, IEEE T WIREL COMMUN, V12, P1872, DOI 10.1109/TWC.2013.030413.121120
   Chan WHR, 2015, IEEE J SEL AREA COMM, V33, P2687, DOI 10.1109/JSAC.2015.2478717
   Gündüz D, 2014, IEEE COMMUN MAG, V52, P210, DOI 10.1109/MCOM.2014.6710085
   Hsu J, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P180, DOI 10.1109/LPE.2006.4271832
   Hsu RC, 2015, IEEE INTL CONF IND I, P116, DOI 10.1109/INDIN.2015.7281720
   Hsu RC, 2014, IEEE T EMERG TOP COM, V2, P181, DOI 10.1109/TETC.2014.2316518
   Kansal A., 2004, Performance Evaluation Review, V32, P223, DOI 10.1145/1012888.1005714
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Khan JA, 2015, COMPUT ELECTR ENG, V41, P159, DOI 10.1016/j.compeleceng.2014.06.009
   Liu CT, 2011, IEEE IND ELEC, P2365
   Maqbool S. D., 2011, 2011 Proceedings of the IEEE 14th International Multitopic Conference (INMIC 2011), P45, DOI 10.1109/INMIC.2011.6151508
   Michelusi N, 2013, IEEE T COMMUN, V61, P4934, DOI 10.1109/TCOMM.2013.111113.130022
   Rucco L., 2013, WIR MOB NETW C WMNC, P1
   Sharma Navin., 2010, SENSOR MESH AD HOC C, P1
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Sundaresan S, 2009, INT J SENS NETW, V6, P89, DOI 10.1504/IJSNET.2009.029017
   Sutton R. S., 1992, IEEE Control Systems Magazine, V12, P19, DOI 10.1109/37.126844
   Ünsal E, 2016, 2016 24TH SIGNAL PROCESSING AND COMMUNICATION APPLICATION CONFERENCE (SIU), P1053, DOI 10.1109/SIU.2016.7495924
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
NR 23
TC 45
Z9 50
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 181
DI 10.1145/3126495
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800064
DA 2024-07-18
ER

PT J
AU Bouraoui, H
   Jerad, C
   Chattopadhyay, A
   Ben Hadj-Alouane, N
AF Bouraoui, Hasna
   Jerad, Chadlia
   Chattopadhyay, Anupam
   Ben Hadj-Alouane, Nejib
TI Hardware Architectures for Embedded Speaker Recognition Applications: A
   Survey
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded hardware; speaker recognition; acceleration; classification
   algorithms and implementations
ID SPEECH RECOGNITION; LOW-COST; IDENTIFICATION SYSTEM; VLSI
   IMPLEMENTATION; DESIGN; VERIFICATION; COPROCESSOR; PROCESSOR; FPGA
AB Authentication technologies based on biometrics, such as speaker recognition, are attracting more and more interest thanks to the elevated level of security offered by these technologies. Despite offering many advantages, such as remote use and low vulnerability, speaker recognition applications are constrained by the heavy computational effort and the hard real-time constraints. When such applications are run on an embedded platform, the problem becomes more challenging, as additional constraints inherent to this specific domain are added. In the literature, different hardware architectures were used/designed for implementing a process with a focus on a given particular metric. In this article, we give a survey of the state-of-the-art works on implementations of embedded speaker recognition applications. Our aim is to provide an overview of the different approaches dealing with acceleration techniques oriented towards speaker and speech recognition applications and attempt to identify the past, current, and future research trends in the area. Indeed, on the one hand, many flexible solutions were implemented, using either General Purpose Processors or Digital Signal Processors. In general, these types of solutions suffer from low area and energy efficiency. On the other hand, high-performance solutions were implemented on Application Specific Integrated Circuits or Field Programmable Gate Arrays but at the expense of flexibility. Based on the available results, we compare the application requirements vis-a-vis the performance achieved by the systems. This leads to the projection of new research trends that can be undertaken in the future.
C1 [Bouraoui, Hasna; Ben Hadj-Alouane, Nejib] Univ Tunis El Manar, Tunis, Tunisia.
   [Bouraoui, Hasna] Tech Univ Dresden, Dresden, Germany.
   [Jerad, Chadlia] Univ Manouba, Manouba, Tunisia.
   [Jerad, Chadlia] Univ Carthage, Tunis, Tunisia.
   [Chattopadhyay, Anupam] Nanyang Technol Univ, Singapore, Singapore.
C3 Universite de Tunis-El-Manar; Technische Universitat Dresden; Universite
   de la Manouba; Universite de Carthage; Nanyang Technological University
RP Bouraoui, H (corresponding author), Univ Tunis El Manar, Tunis, Tunisia.
EM hasna.bouraoui@tu-dresden.de; chadlia.jerad@ensi-uma.tn;
   anupam@ntu.edu.sg; nejib_bha@yahoo.com
RI Jerad, Chadlia/KOZ-8314-2024
OI Ben Hadj-Alouane, Nejib/0000-0002-7487-3344; Bouraoui,
   Hasna/0000-0002-2832-1979
CR [Anonymous], LANGUAGE DRIVEN EXPL
   [Anonymous], 2010, THEORY APPL DIGITAL
   [Anonymous], 2015, VOXOMOS INNOVATIONS
   [Anonymous], 2015, VOICEGRID AUTOMATED
   [Anonymous], 2015, NUANCE AUTOMATIC SPE
   [Anonymous], 2015, THESIS
   [Anonymous], 2015, VOICEGRID RT SOPHIST
   [Anonymous], 1993, FUNDAMENTALS SPEECH
   Azhari Mohammad, 2011, THESIS
   Bapat OA, 2013, IEEE T CONSUM ELECTR, V59, P629, DOI 10.1109/TCE.2013.6626249
   Beigi H, 2011, FUNDAMENTALS OF SPEAKER RECOGNITION, P1, DOI 10.1007/978-0-387-77592-0
   BenZeghiba Mohamed Faouzi, 2005, THESIS
   Bharadwaj S, 2014, EURASIP J IMAGE VIDE, DOI 10.1186/1687-5281-2014-34
   Bourke PJ, 2008, INTERSPEECH 2008: 9TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2008, VOLS 1-5, P2102
   Bourlard H.A., 1994, Connectionist speech recognition: a hybrid approach, V247
   Bowyer K.W., 2013, Handbook of Iris Recognition, P15, DOI [10.1007/978-1-4471-4402-1_2, DOI 10.1007/978-1-4471-4402-1_2, DOI 10.1007/978-1-4471-4402-12]
   Buitrago Byron, 2013, HARDWARE ACCELERATOR
   Campbell WM, 2006, COMPUT SPEECH LANG, V20, P210, DOI 10.1016/j.csl.2005.06.003
   Chattopadhyay A, 2013, VLSI DES, DOI 10.1155/2013/683615
   Cheng O, 2009, IEEE INT SYMP SIGNAL, P118, DOI 10.1109/ISSPIT.2009.5407487
   Chuan Liu, 2009, CHRONICLE HIGHER ED
   Delac K, 2004, PROCEEDINGS ELMAR-2004: 46TH INTERNATIONAL SYMPOSIUM ELECTRONICS IN MARINE, P184
   Ehkan P, 2015, LECT NOTES ELECTR EN, V315, P471, DOI 10.1007/978-3-319-07674-4_46
   EhKan Phaklen, 2011, INT J RECONFIG COMPU, V2011
   Fazel A, 2011, IEEE CIRC SYST MAG, V11, P62, DOI 10.1109/MCAS.2011.941080
   Fukunaga K., 1990, Introduction to StatisticalPattern Recognition
   Gaafar T.S., 2014, P 2014 INT C INF EL, P1, DOI [10.1109/iciev.2014.6850693, DOI 10.1109/ICIEV.2014.6850693]
   Han W, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, P744
   He GJ, 2013, IEEE WORKSHOP SIG, P147
   Hegde Sneha, 2009, THESIS
   Henkel J, 2003, COMPUTER, V36, P119, DOI 10.1109/MC.2003.1231200
   Jain AK, 2004, IEEE T CIRC SYST VID, V14, P4, DOI 10.1109/TCSVT.2003.818349
   Józwiak L, 2010, INTEGRATION, V43, P1, DOI 10.1016/j.vlsi.2009.06.002
   Kao YH, 2000, INT CONF ACOUST SPEE, P3215, DOI 10.1109/ICASSP.2000.860084
   Kinnunen T, 2010, SPEECH COMMUN, V52, P12, DOI 10.1016/j.specom.2009.08.009
   Lakshmi V. Rajya, 2013, INT J INSTRUM ELECT, V1, P7
   Lee C. H., 1990, Computer Speech and Language, V4, P127, DOI 10.1016/0885-2308(90)90002-N
   Lee C.-H., 2012, Automatic speech and speaker recognition: advanced topics, V355
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lee P, 2007, IEEE C ELEC DEVICES, P1163
   Li JJ, 2012, PROCEDIA ENGINEER, V29, P2633, DOI 10.1016/j.proeng.2012.01.363
   Li P, 2009, INT CONF ACOUST SPEE, P625, DOI 10.1109/ICASSP.2009.4959661
   Limkar M., 2012, INT C ADV COMM COMP, P18
   Lin EdwardC., 2009, Proceeding of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA'09, P83, DOI [10.1145/1508128.1508141, DOI 10.1145/1508128.1508141]
   Lizondo M., 2012, C ARG SIST EMB, V1, P128
   Lübbers E, 2010, DYNAMICALLY RECONFIGURABLE SYSTEMS: ARCHITECTURES, DESIGN METHODS AND APPLICATIONS, P269, DOI 10.1007/978-90-481-3485-4_13
   Machlica L., 2011, Proceedings of the 2011 12th International Conference on Parallel and Distributed Computing Applications and Technologies (PDCAT 2011), P167, DOI 10.1109/PDCAT.2011.40
   MAKHOUL J, 1985, P IEEE, V73, P1551, DOI 10.1109/PROC.1985.13340
   Malode A. A., 2012, INT J ADV ENG TECHNO, V4, P443
   Manikandan J., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P250, DOI 10.1109/VLSID.2011.12
   Mariani J, 2005, SPEECH COMMUN, V47, P3, DOI 10.1016/j.specom.2005.04.009
   Mller Christian, 2007, LECT NOTES COMPUTER, V4343
   NAIK JM, 1990, IEEE COMMUN MAG, V28, P42, DOI 10.1109/35.46670
   Naufal A., 2013, INT J ENG TECHNO, V5, P3191
   Nedevschi S, 2005, DES AUT CON, P684
   PEACOCKE RD, 1990, COMPUTER, V23, P26, DOI 10.1109/2.56868
   Pihl J, 1996, TENCON IEEE REGION, P241, DOI 10.1109/TENCON.1996.608805
   RABINER LR, 1989, P IEEE, V77, P257, DOI 10.1109/5.18626
   Ramos-Lara R, 2013, J SIGNAL PROCESS SYS, V71, P89, DOI 10.1007/s11265-012-0683-5
   Ramos-Lara R, 2009, I C FIELD PROG LOGIC, P582, DOI 10.1109/FPL.2009.5272430
   Reynolds D. A., 1995, Lincoln Laboratory Journal, V8, P173
   REYNOLDS DA, 1991, INT CONF ACOUST SPEE, P869, DOI 10.1109/ICASSP.1991.150476
   Saquib Z, 2010, COMM COM INF SC, V123, P134
   Sarkar G, 2010, PROCEDIA COMPUT SCI, V2, P173, DOI 10.1016/j.procs.2010.11.022
   Shen W., 2014, IEEE T KNOWL DATA EN, P1
   Singh N, 2012, PROCEDIA ENGINEER, V38, P3122, DOI 10.1016/j.proeng.2012.06.363
   Suryawanshi U., 2014, INT J ADV RES ELECT, V03, P11248
   Tao Chen, 2011, Proceedings of the 2011 IEEE 9th International Conference on ASIC (ASICON 2011), P760, DOI 10.1109/ASICON.2011.6157316
   Togneri R, 2011, IEEE CIRC SYST MAG, V11, P23, DOI 10.1109/MCAS.2011.941079
   TUZUN OB, 1994, 7TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, P65, DOI 10.1109/MELCON.1994.381143
   Vanek Jan, 2011, P 12 ANN C INT SPEEC
   Vargas FL, 2001, INT CONF ACOUST SPEE, P1217, DOI 10.1109/ICASSP.2001.941143
   Vu NV, 2010, IEEE INT SYMP CIRC S, P2334, DOI 10.1109/ISCAS.2010.5537242
   Wang FQ, 2012, INT CONF SIGN PROCES, P536, DOI 10.1109/ICoSP.2012.6491544
   Wang JC, 2002, INTEGRATION, V32, P111, DOI 10.1016/S0167-9260(02)00045-7
   Wang JF, 2011, IEEE SYS MAN CYBERN, P1621, DOI 10.1109/ICSMC.2011.6083903
   Yampolskiy RV, 2008, INT J BIOMETRICS, V1, P81, DOI 10.1504/IJBM.2008.018665
   Yoshizawa S, 2006, IEEE T CIRCUITS-I, V53, P70, DOI 10.1109/TCSI.2005.854408
NR 78
TC 5
Z9 5
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 78
DI 10.1145/2975161
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300017
DA 2024-07-18
ER

PT J
AU Chang, LP
   Sung, PH
   Chen, PT
   Chen, PH
AF Chang, Li-Pin
   Sung, Po-Han
   Chen, Po-Tsang
   Chen, Po-Hung
TI Eager Synching: A Selective Logging Strategy for Fast fsync() on
   Flash-Based Android Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Android; file system; fsync(); eMMC;
   flash storage
ID STORAGE PERFORMANCE
AB Flash storage has been a standard component in Android devices. Recent research has reported that application data management in Android involves frequent fsync() operations. The current fsync() implementations, including those of ext4 and F2FS, have several common drawbacks. Specifically, ext4 commits a transaction every time to sync a file, whereas F2FS commits a checkpoint to sync a directory. Committing a transaction or checkpoint flushes all dirty data from the page cache to the flash storage via many small, random block write requests. The resultant high I/O frequency and excessive write traffic cause a high fsync() latency. This study presents an efficient fsync() method, called eager synching, which is based on a simple idea: write less, and write sequentially. To sync a file, eager synching writes only a subset of all dirty data in the page cache to a sequential log space using a few sequential block write requests. It does not involve transaction or checkpoint committing. We successfully implemented eager synching in ext4 and F2FS, and our experimental results show that, compared with the original fsync() methods of ext4 and F2FS, eager synching reduced the average and maximum fsync() latencies by up to 72% and 91%, respectively, block-level write traffic by up to 35%, and I/O frequency by up to 66%. Through enhanced crash recovery procedures, eager synching can successfully recover all previously synched files while still guaranteeing the file system integrity. We also conducted live application replays using the proposed eager synching approach and observed that this approach significantly improved the application frame updating rate and application execution time.
C1 [Chang, Li-Pin; Sung, Po-Han; Chen, Po-Tsang; Chen, Po-Hung] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chang, LP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lpchang@cs.nctu.edu.tw; solarispika@gmail.com; jqka103@gmail.com;
   robert.cs96@gmail.com
FU Ministry of Science and Technology, Taiwan, ROC [103-2221-E-009-102]
FX This work is in part supported by a research grant 103-2221-E-009-102
   from Ministry of Science and Technology, Taiwan, ROC.
CR [Anonymous], 2012, P 10 USENIX C FIL ST
   Chang Li-Pin, 2014, NONV MEM SYST APPL S, P1
   Chiueh TC, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P429, DOI 10.1109/DSN.2002.1028928
   Gomez L, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P72, DOI 10.1109/ICSE.2013.6606553
   Gonzalez Constantin, 2010, SOLARIS ZFS SYNCHRON
   Jeong Daeho., 2015, 13th USENIX Conference on File and Storage Technologies (FAST 15), P191
   Jeong S., 2013, Proceedings of the 2013 USENIX conference on Annual Technical Conference, P309
   Kang Woon-Hak, 2013, SIGMOD 13, P97, DOI DOI 10.1145/2463676.2465326
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Kim JM, 2012, IEEE INT C COMPUT, P429, DOI 10.1109/ICCSE.2012.66
   Kim JM, 2012, ADV INTEL SOFT COMPU, V133, P667
   Lee, 2015, USENIX ATC, V15, P235
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Lee K, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P23
   Liang Shi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P339
   Machiry A., 2013, P 2013 9 JOINT M FDN, P224
   Robotium, 2015, ROB TEST FRAM ANDR
   Wang RY, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P29
   Yang SQ, 2013, 2013 1ST INTERNATIONAL WORKSHOP ON THE ENGINEERING OF MOBILE-ENABLED SYSTEMS (MOBS), P1, DOI 10.1109/MOBS.2013.6614215
   Yeh T, 2009, UIST 2009: PROCEEDINGS OF THE 22ND ANNUAL ACM SYMPOSIUM ON USER INTERFACE SOFTWARE AND TECHNOLOGY, P183
   ZHANG Chang-Ying, 2002, AUTOMATION INSTRUMEN, V1, P1
NR 21
TC 4
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 34
DI 10.1145/2930668
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900007
DA 2024-07-18
ER

PT J
AU Murillo, LG
   Bücs, RL
   Leupers, R
   Ascheid, G
AF Murillo, Luis Gabriel
   Buecs, Robert Lajos
   Leupers, Rainer
   Ascheid, Gerd
TI MPSoC Software Debugging on Virtual Platforms via Execution Control with
   Event Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Concurrency; debug; MPSoC; virtual platform; SystemC
AB Virtual Platforms (VPs) are advantageous to develop and debug complex software for multi-and many-processor systems-on-chip (MPSoCs). VPs provide unrivaled controllability and visibility of the target, which can be exploited to examine bugs that cannot be reproduced easily in real hardware (e.g., bugs originating from races or happening during a processor stand-by state). However, VPs as employed in practice for debugging are generally underutilized. The accompanying debug ecosystem is based mostly on traditional tools, such as step-based debuggers and traces, that fall short to address the enormous complexity of modern MPSoCs and their parallel software. Finding a bug is still largely left to the developer's experience and intuition, using manualmeans rather than automated or systematic solutions that exploit the controllability and visibility of VPs. Profiting from VPs for MPSoC software debugging is an open question. To bridge this gap, this article presents a novel framework for debug visualization and execution control that, relying on the many benefits of VPs, helps to identify and test possible concurrency-related bug scenarios. The framework allows examining and steering the target system by manipulating an abstract graph that highlights relevant inter-component interactions and dependencies. The proposed framework reduces the effort required to understand complex concurrency patterns and helps to expose bugs. Its efficacy is demonstrated on (i) a shared memory symmetric multi-processing platform executing Linux and parallel benchmarks, and (ii) a distributed automotive system for driver assistance applications.
C1 [Murillo, Luis Gabriel; Buecs, Robert Lajos; Leupers, Rainer; Ascheid, Gerd] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, Aachen, Germany.
C3 RWTH Aachen University
RP Murillo, LG (corresponding author), Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, Aachen, Germany.
EM murillo@ice.rwth-aachen.de; buecs@ice.rwth-aachen.de;
   leupers@ice.rwth-aachen.de; ascheid@ice.rwth-aachen.de
OI Murillo, Luis Gabriel/0000-0002-3831-4262
CR Aarno D., 2014, SOFTWARE SYSTEM DEV
   Agarwal Rahul, 2006, P 2006 WORKSH PAR DI, P51
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P SYST SOFTW SOC SIL
   [Anonymous], MATL SIM
   [Anonymous], 2003, THESIS NORWEGIAN U S
   [Anonymous], P 5 S FRONT MASS PAR
   [Anonymous], GRAPH VIS SOFTW
   [Anonymous], MOD SPLASH 2
   [Anonymous], VIRT DEV KITS VDK
   [Anonymous], FAST MOD
   [Anonymous], THE DOT LANG
   [Anonymous], GVPR GRAPH PATT SCAN
   Castonguay J., 2011, Conference Papers - International Communication Association, P1
   De Schutter T., 2014, Better Software. Faster!: Best Practices in Virtual Prototyping
   Engler D., 2003, Operating Systems Review, V37, P237, DOI 10.1145/1165389.945468
   Fidge CJ, 1988, P AUSTR COMP SCI C, V10, P56
   Havelund K., 2000, Int. J. Softw. Tools Technol. Transfer, V2, P366, DOI [DOI 10.1007/S100090050043, 10.1007/s100090050043]
   Jong-Deok Choi, 2002, Software Engineering Notes, V27, P210, DOI 10.1145/566171.566211
   Joshi P, 2009, LECT NOTES COMPUT SC, V5643, P675, DOI 10.1007/978-3-642-02658-4_54
   Kasikci B, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P185
   Kranzlmuller D, 1997, PARALLEL COMPUT, V23, P199, DOI 10.1016/S0167-8191(96)00105-6
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   LEBLANC TJ, 1987, IEEE T COMPUT, V36, P471, DOI 10.1109/TC.1987.1676929
   Lu S, 2008, ACM SIGPLAN NOTICES, V43, P329, DOI 10.1145/1353536.1346323
   Murillo LG, 2015, ASIA S PACIF DES AUT, P600, DOI 10.1109/ASPDAC.2015.7059074
   Murillo LG, 2012, DES AUT CON, P121
   Murillo Luis Gabriel, 2015, P FORUM SPECIFICATIO, P1
   Musuvathi M., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, P267
   PASHLER H, 1994, PSYCHOL BULL, V116, P220, DOI 10.1037/0033-2909.116.2.220
   Ronsse M., 2000, Proceedings of the Fourth International Workshop on Automated Debugging. AADEBUG 2000, P148
   Shan Lu, 2007, Operating Systems Review, V41, P103, DOI 10.1145/1323293.1294272
   Yu T., 2013, Proceedings of the International Symposium on Software Testing and Analysis, P167
   Yu TT, 2012, ACM SIGPLAN NOTICES, V47, P51, DOI 10.1145/2365864.2151034
NR 34
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 7
DI 10.1145/2950052
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900007
DA 2024-07-18
ER

PT J
AU Wu, XG
   Chen, LQ
   Miné, A
   Dong, W
   Wang, J
AF Wu, Xueguang
   Chen, Liqian
   Mine, Antoine
   Dong, Wei
   Wang, Ji
TI Static Analysis of Runtime Errors in Interrupt-Driven Programs via
   Sequentialization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded software; interrupt-driven programs; static analysis; runtime
   errors; abstract interpretation; sequentialization
AB Embedded software often involves intensive numerical computations and suffers from a number of runtime errors. The technique of numerical static analysis is of practical importance for checking the correctness of embedded software. However, most of the existing approaches of numerical static analysis consider sequential programs, while interrupts are a commonly used facility that introduces concurrency in embedded systems. Therefore, a numerical static analysis approach is highly desired for embedded software with interrupts. In this article, we propose a static analysis approach specifically for interrupt-driven programs based on sequentialization techniques. We present a method to sequentialize interrupt-driven programs into nondeterministic sequential programs according to the semantics of interrupts. The key benefit of using sequentialization is the ability to leverage the power of state-of-the-art analysis and verification techniques for sequential programs to analyze interrupt-driven programs, for example, the power of numerical abstract interpretation to analyze numerical properties of the sequentialized programs. Furthermore, to improve the analysis precision and scalability, we design specific abstract domains to analyze sequentialized interrupt-driven programs by considering their specific features. Finally, we present encouraging experimental results obtained by our prototype implementation.
C1 [Wu, Xueguang; Chen, Liqian; Dong, Wei; Wang, Ji] Natl Univ Def Technol, Coll Comp Sci, State Key Lab High Performance Comp, 137 Yanwachi Rd, Changsha 410073, Hunan, Peoples R China.
   [Mine, Antoine] Univ Paris 06, Lab LIP6, Mailbox 169, F-75252 Paris 05, France.
C3 National University of Defense Technology - China; Sorbonne Universite
RP Chen, LQ; Wang, J (corresponding author), Natl Univ Def Technol, Coll Comp Sci, State Key Lab High Performance Comp, 137 Yanwachi Rd, Changsha 410073, Hunan, Peoples R China.
EM xueguangwu@nudt.edu.cn; lqchen@nudt.edu.cn; Antoine.Mine@lip6.fr;
   wdong@nudt.edu.cn; wj@nudt.edu.cn
RI Yin, Jing/KDO-6274-2024
FU 973 Program [2014CB340703]; NSFC [61120106006, 61532007, 91318301]
FX This work is supported by the 973 Program under Grant No. 2014CB340703,
   and the NSFC under Grant Nos. 61120106006, 61532007, 91318301.
CR Beckschulze E, 2012, ELECTRON P THEOR COM, P103, DOI 10.4204/EPTCS.102.10
   Blanchet B, 2003, ACM SIGPLAN NOTICES, V38, P196, DOI 10.1145/780822.781153
   Bourdoncle F., 1992, Journal of Functional Programming, V2, P407, DOI 10.1017/S0956796800000496
   Brylow D, 2004, IEEE T SOFTWARE ENG, V30, P634, DOI 10.1109/TSE.2004.64
   Brylow D, 2001, PROC INT CONF SOFTW, P47, DOI 10.1109/ICSE.2001.919080
   Chaki S, 2013, 2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), P137
   Cooprider N, 2006, ACM SIGPLAN NOTICES, V41, P44, DOI 10.1145/1134650.1134658
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Cousot Patrick, 1976, P 2 INT S PROGRAMMIN
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   Feret J, 2004, LECT NOTES COMPUT SC, V2986, P33
   Goodin Dan, 2015, BOEING 787 DREAMLINE
   Inverso O, 2014, LECT NOTES COMPUT SC, V8559, P585, DOI 10.1007/978-3-319-08867-9_39
   Jeannet B, 1999, LECT NOTES COMPUT SC, V1694, P39
   Jeannet B, 2009, LECT NOTES COMPUT SC, V5643, P661, DOI 10.1007/978-3-642-02658-4_52
   Kidd N, 2010, LECT NOTES COMPUT SC, V6349, P245
   Kotker J., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P81
   Lal A, 2008, LECT NOTES COMPUT SC, V4963, P282, DOI 10.1007/978-3-540-78800-3_20
   Mauborgne L, 2005, LECT NOTES COMPUT SC, V3444, P5
   Mine A., 2006, Higher-Order and Symbolic Computation, V19, P31, DOI 10.1007/s10990-006-8609-1
   Miné A, 2014, LECT NOTES COMPUT SC, V8318, P39, DOI 10.1007/978-3-642-54013-4_3
   Miné A, 2011, LECT NOTES COMPUT SC, V6602, P398, DOI 10.1007/978-3-642-19718-5_21
   Monniaux D., 2007, EMSOFT 2007 7 ACM IN, P30
   Necula GC, 2002, LECT NOTES COMPUT SC, V2304, P213
   Qadeer S, 2004, ACM SIGPLAN NOTICES, V39, P14, DOI 10.1145/996893.996845
   Regehr J., 2005, ACM T EMBED COMPUT S, V4, P751, DOI DOI 10.1145/1113830.1113833
   Schwarz MD, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P93, DOI 10.1145/1926385.1926398
   Wenhua Y., 2015, SCI CHINA INFORM SCI, V58, P1
   Wu XG, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P55, DOI 10.1109/EMSOFT.2015.7318260
NR 29
TC 8
Z9 13
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 70
DI 10.1145/2914789
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jung, H
   Lee, C
   Kang, SH
   Kim, S
   Oh, H
   Ha, S
AF Jung, Hanwoong
   Lee, Chanhee
   Kang, Shin-Haeng
   Kim, Sungchan
   Oh, Hyunok
   Ha, Soonhoi
TI Dynamic Behavior Specification and Dynamic Mapping for Real-Time
   Embedded Systems: HOPES Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Model-based design; dynamic mapping
ID CHIP; MANAGEMENT; AWARE
AB As the number of processors in a chip increases and more functions are integrated, the system status will change dynamically due to various factors such as the workload variation, QoS requirement, and unexpected component failure. A typical method to deal with the dynamics of the system is to decide the mapping decision at runtime, based on the local information of the system status. It is very challenging to guarantee any real-time performance of a certain application in such a dynamically varying system. To solve this problem, we propose a hybrid specification of dataflow and FSM models to specify the dynamic behavior of a system distinguishing inter- and intra-application dynamism. At the top level, each application is specified by a dataflow task and the dynamic behavior is modeled as a control task that supervises the execution of applications. Inside a dataflow task, we specify the dynamic behavior using a similar way as FSM-based SADF in which an application is specified by a synchronous dataflow graph for each mode of operation. It enables us to perform compile-time scheduling of each graph to maximize the throughput varying the number of allocated processors, and store the scheduling information. When a change in system state is detected at runtime, the number of allocated processors to the active tasks is determined dynamically utilizing the stored scheduling information of those tasks in order to meet the real-time requirements. The proposed technique is implemented in the HOPES design environment. Through preliminary experiments with a simple smartphone example, we show the viability of the proposed methodology.
C1 [Jung, Hanwoong; Lee, Chanhee; Kang, Shin-Haeng; Ha, Soonhoi] Seoul Natl Univ, Seoul 151, South Korea.
   [Kim, Sungchan] Chonbuk Natl Univ, Jeonju, South Korea.
   [Oh, Hyunok] Hanyang Univ, Seoul, South Korea.
C3 Seoul National University (SNU); Jeonbuk National University; Hanyang
   University
RP Ha, S (corresponding author), Seoul Natl Univ, Seoul 151, South Korea.
EM sha@snu.ac.kr
RI Oh, Hyunok/AAY-6953-2020
OI Oh, Hyunok/0000-0002-9044-7441
FU MSIP (Ministry of Science, ICT & Future Planning), Korea, under the ITRC
   (Information Technology Research Center) [NIPA-2013-H0301-13-1011];
   Bio-Mimetic Robot Research Center - Defense Acquisition Program
   Administration [UD130070ID]; National Research Foundation of Korea (NRF)
   - Ministry of Education, Science and Technology [2010-0023325]; IT R&D
   program MKE/KEIT [10041608]
FX This research was supported by the MSIP (Ministry of Science, ICT &
   Future Planning), Korea, under the ITRC (Information Technology Research
   Center) support program supervised by the NIPA (National IT Industry
   Promotion Agency) (NIPA-2013-H0301-13-1011), Bio-Mimetic Robot Research
   Center funded by the Defense Acquisition Program Administration
   (UD130070ID), Basic Science Research Program through the National
   Research Foundation of Korea (NRF) funded by the Ministry of Education,
   Science and Technology (2010-0023325), and by the IT R&D program
   MKE/KEIT (no. 10041608, Embedded System Software for New-Memory-Based
   Smart Device).
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 2011, Design, Automation Test in Europe Confer- ence Exhibition (DATE), 2011, DOI DOI 10.1109/ICC.2011.5963033
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], EURASIP J EMBEDDED S
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Buck J.T., 1993, Ph. D. Dissertation
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Chanhee Lee, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P307
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Cui YN, 2012, IEEE INT SYMP CIRC S, P2437, DOI 10.1109/ISCAS.2012.6271791
   de Kock EA, 2000, DES AUT CON, P402
   Dohyung Kim, 2003, WORKSH EMB SYST REAL
   Eidson JC, 2012, P IEEE, V100, P45, DOI 10.1109/JPROC.2011.2161237
   Fazzino F., 2008, NOXIM NETWORK ON CHI
   Geilen M, 2010, HANDBOOK OF SIGNAL PROCESSING SYSTEMS, P967, DOI 10.1007/978-1-4419-6345-1_34
   Geilen Marc, 2004, P 4 ACM INT C EMB SO, P137
   Girault A, 1999, IEEE T COMPUT AID D, V18, P742, DOI 10.1109/43.766725
   Ha Soonhoi, 2007, ACM T DES AUTOMAT EL, V12, P24
   Harel David, 1996, ACM T SOFTW ENG METH, V5, P4
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Huang Jia., 2011, DESIGN AUTOMATION TE, P1
   J. E. D. E, 2011, FAIL MECH MOD SEM DE
   Kwon S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367048
   Lee C, 2013, J SIGNAL PROCESS SYS, V73, P201, DOI 10.1007/s11265-013-0753-3
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Marwedel P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P109
   Moreira O, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P332
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Schranzhofer Andreas, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P885, DOI 10.1109/ASPDAC.2010.5419679
   Singh Amit Kumar, 2012, ACM T DES AUTOMAT EL, V18, P1
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Yang P, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P112, DOI 10.1109/ISSS.2002.1227162
   Ykman-Couvreur C, 2011, IET COMPUT DIGIT TEC, V5, P123, DOI 10.1049/iet-cdt.2010.0030
   Zhao BX, 2011, DES AUT CON, P381
   Zou J, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P77, DOI 10.1109/RTAS.2009.39
NR 41
TC 23
Z9 23
U1 2
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 135
DI 10.1145/2584658
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100018
DA 2024-07-18
ER

PT J
AU Song, L
   Zhang, LJ
   Hermanns, H
   Godskesen, JC
AF Song, Lei
   Zhang, Lijun
   Hermanns, Holger
   Godskesen, Jens Chr.
TI Incremental Bisimulation Abstraction Refinement
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Verification; Bisimulation; CEGAR;
   probabilistic automata
ID MAGNIFYING-LENS ABSTRACTION; MARKOV; MINIMIZATION; FRAMEWORK
AB The Abstraction refinement techniques in probabilistic model checking are prominent approaches for verification of very large or infinite-state probabilistic concurrent systems. At the core of the refinement step lies the implicit or explicit analysis of a counterexample. This article proposes an abstraction refinement approach for the probabilistic computation tree logic (PCTL), which is based on incrementally computing a sequence of may- and must-quotient automata. These are induced by depth-bounded bisimulation equivalences of increasing depth. The approach is both sound and complete, since the equivalences converge to the genuine PCTL equivalence. Experimental results with a prototype implementation show the effectiveness of the approach.
C1 [Zhang, Lijun] Chinese Acad Sci, Inst Software, State Key Lab Comp Sci, Beijing 100864, Peoples R China.
   [Song, Lei; Hermanns, Holger] Univ Saarland, Dept Comp Sci, D-66123 Saarbrucken, Germany.
   [Godskesen, Jens Chr.] IT Univ Copenhagen, Copenhagen, Denmark.
C3 Chinese Academy of Sciences; Institute of Software, CAS; Saarland
   University; IT University Copenhagen
RP Song, L (corresponding author), Univ Saarland, Dept Comp Sci, D-66123 Saarbrucken, Germany.
EM song@cs.uni-sb.de.org
RI Song, Lei/E-4859-2015
OI Hermanns, Holger/0000-0002-2766-9615
FU EU FP7 project MEALS [295261]; EU FP7 project TREsPASS [318003]; EU FP7
   project SENSATION [318490]; National Natural Science Foundation of China
   (NSFC) [61361136002, 91118007]; DFG Sonderforschungsbereich AVACS
FX The work has received support from the EU FP7 projects MEALS (295261),
   TREsPASS (318003), and SENSATION (318490), and from the DFG
   Sonderforschungsbereich AVACS, as well as from the National Natural
   Science Foundation of China (NSFC) under grant nos. 61361136002 and
   91118007.
CR ALUR R, 1992, LECT NOTES COMPUT SC, V630, P340
   [Anonymous], LNCS
   [Anonymous], 1974, GRADUATE TEXTS MATH
   ASPNES J, 1990, J ALGORITHM, V11, P441, DOI 10.1016/0196-6774(90)90021-6
   Baier C, 2005, INFORM COMPUT, V200, P149, DOI 10.1016/j.ic.2005.03.001
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Baier C, 2000, J COMPUT SYST SCI, V60, P187, DOI 10.1006/jcss.1999.1683
   Beauquier J., 1999, Proceedings of the Eighteenth Annual ACM Symposium on Principles of Distributed Computing, P199, DOI 10.1145/301308.301358
   BOUAJJANI A, 1992, SCI COMPUT PROGRAM, V18, P247, DOI 10.1016/0167-6423(92)90018-7
   Chadha R, 2010, ACM T COMPUT LOG, V12, DOI 10.1145/1838552.1838553
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   D'Argenio P. R., 2001, Process Algebra and Probabilistic Methods. Performance Modelling and Verification. Joint International Workshop, PAPM-PROBMIV 2001. Proceedings (Lecture Notes in Computer Science Vol.2165), P39
   D'Argenio P. R., 2002, Process Algebra and Probabilistic Methods. Performance Modeling and Verification. Second Joint International Workshop PAPM-PROBMIV 2002 Proceedings (Lecture Notes in Computer Science Vol.2399), P57
   de Alfaro L, 2007, LECT NOTES COMPUT SC, V4590, P325
   Dehnert C, 2013, LECT NOTES COMPUT SC, V7737, P28
   Dehnert Christian, 2011, THESIS RWTH AACHEN U
   Derisavi S, 2003, INFORM PROCESS LETT, V87, P309, DOI 10.1016/S0020-0190(03)00343-0
   Esparza J, 2011, LECT NOTES COMPUT SC, V6887, P334, DOI 10.1007/978-3-642-23702-7_25
   Hahn EM, 2010, LECT NOTES COMPUT SC, V6015, P353
   Hansson H., 1994, Formal Aspects of Computing, V6, P512, DOI 10.1007/BF01211866
   Hermanns H, 2008, LECT NOTES COMPUT SC, V5123, P162
   Hermanns H, 2011, INFORM COMPUT, V209, P154, DOI 10.1016/j.ic.2010.11.024
   ISRAELI A, 1990, PROCEEDINGS OF THE NINTH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P119, DOI 10.1145/93385.93409
   ITAI A, 1990, INFORM COMPUT, V88, P60, DOI 10.1016/0890-5401(90)90004-2
   Jonsson B., 1991, Proceedings of Sixth Annual IEEE Symposium on Logic in Computer Science (Cat. No.91CH3025-4), P266, DOI 10.1109/LICS.1991.151651
   Katoen JP, 2007, LECT NOTES COMPUT SC, V4424, P87
   Kattenbelt M, 2010, FORM METHOD SYST DES, V36, P246, DOI 10.1007/s10703-010-0097-6
   Kattenbelt M, 2009, LECT NOTES COMPUT SC, V5403, P182, DOI 10.1007/978-3-540-93900-9_17
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Lei Song, 2013, P 13 INT C APPL CONC, P11
   Roy P, 2008, INT CONF QUANT EVAL, P103, DOI 10.1109/QEST.2008.41
   Rudin W., 2006, REAL COMPLEX ANAL
   Segala R., 1995, Nordic Journal of Computing, V2, P250
   Segala R., 1995, Thesis
   Song Lei, 2013, LOG METH COMPUT SCI, V9
   Spelberg RL, 1998, LECT NOTES COMPUT SC, V1486, P143, DOI 10.1007/BFb0055344
   Tracol M, 2011, ELECTRON P THEOR COM, P148, DOI 10.4204/EPTCS.57.11
   Valmari A, 2010, LECT NOTES COMPUT SC, V6015, P38, DOI 10.1007/978-3-642-12002-2_4
   Wachter B, 2010, LECT NOTES COMPUT SC, V5944, P362
   Wimmer R, 2006, LECT NOTES COMPUT SC, V4218, P477
   Zhang LJ, 2007, LECT NOTES COMPUT SC, V4762, P207
NR 42
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 142
DI 10.1145/2627352
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100025
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Li, Z
   Lockom, F
   Ren, SP
AF Li, Zheng
   Lockom, Frank
   Ren, Shangping
TI Maintaining Real-Time Application Timing Similarity for Defect-Tolerant
   NoC-Based Many-Core Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Timing similarity; multimedia
   application; guaranteed service; mixed binary quadratic programming;
   network on chip; many-core; virtualization
ID NETWORK; CHIP
AB Many-core Network-on-Chip (NoC) processors are emerging in broad application areas, including those with timing requirements, such as real-time and multimedia applications. Typically, these processors employ core-level backup to improve yield. However, when defective cores are replaced by backup ones, the NoC topology changes. Consequently, a fine-tuned application based on timing parameters given by one topology may not meet the expected timing behavior under the new one. We first develop a metric to measure timing similarity of an application on different NoC topologies and then propose mixed binary quadratic programming and greedy algorithms to reconfigure a defect-tolerant many-core NoC.
C1 [Li, Zheng; Lockom, Frank; Ren, Shangping] IIT, Chicago, IL 60616 USA.
C3 Illinois Institute of Technology
RP Li, Z (corresponding author), IIT, Chicago, IL 60616 USA.
EM zhengli004@gmail.com
RI Ren, Shangping/B-5683-2019
FU NSF CNS [1018731]; NSF Career [07646643]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1018731]
   Funding Source: National Science Foundation
FX This work is supported by the NSF CNS 1018731 and NSF Career 07646643.
CR [Anonymous], TURN DOWN HEAT PLEAS
   [Anonymous], P 9 IEEE S EMB SYST
   [Anonymous], IBM ILOG CPLEX OPT
   [Anonymous], P 16 IEEE INT C EL C
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], THESIS KOPING U
   [Anonymous], P IET C WIR MOB SENS
   [Anonymous], P IEEE INT SOC C SOC
   [Anonymous], 1998, INTEGER PROGRAMMING
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], EMBEDDED SYSTEM SYNT
   [Anonymous], P IEEE EUR S DIG SYS
   [Anonymous], P WORKSH DIAGN SERV
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Friedman J., 2008, ELEMENTS STAT LEARNI, VSecond
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Henzinger TA, 2005, LECT NOTES COMPUT SC, V3829, P226
   Liu J., 2000, Real-Time Systems
   Thakoor N, 2011, IEEE T KNOWL DATA EN, V23, P655, DOI 10.1109/TKDE.2010.156
   Yu Y, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721699
   Zhang L, 2008, DES AUT TEST EUROPE, P770
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
NR 26
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 64
DI 10.1145/2544375.2544384
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800009
DA 2024-07-18
ER

PT J
AU Stanley-Marbell, P
AF Stanley-Marbell, Phillip
TI L24: Parallelism, Performance, Energy Efficiency, and Cost Trade-Offs in
   Future Sensor Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Parallelism; low
   power; sensor networks; FFT
ID ARCHITECTURE; SYSTEM
AB Networks of sensors must process large amounts of intermittently-available data in situ. This motivates the investigation of means for achieving high performance when required, but ultra-low-power dissipation when idle. One approach to this challenge is the use of embedded multiprocessor systems, leading to trade-offs between parallelism, performance, energy efficiency, and cost. To evaluate these trade-offs and to gain insight for future system designs, this article presents the design, implementation, and evaluation of a miniature, energy-scalable, 24-processor module, L24, for use in embedded sensor systems.
   Analytic results and empirical evidence motivating such embedded multiprocessors is provided, and a parallel fixed-point fast Fourier transform implementation is presented. This application is used as a challenging but realistic evaluator of the presented hardware platform. Through a combination of hardware measurements, instruction-level microarchitectural simulation, and analytic modeling, it is demonstrated that the platform provides idle power dissipation over an order of magnitude lower than systems employing a monolithic processor of equivalent performance, while dynamic power dissipation remains competitive.
   Taking into account both application computation and interprocessor communication demands, it is shown that there may exist an optimum operating voltage that minimizes either time-to-solution, energy usage, or the energy-delay product. This optimum operating point is formulated analytically, calibrated with system measurements, and evaluated for the hardware platform and application presented.
C1 IBM Res, CH-8803 Ruschlikon, Switzerland.
C3 International Business Machines (IBM)
RP Stanley-Marbell, P (corresponding author), IBM Res, Saumerstr 4, CH-8803 Ruschlikon, Switzerland.
EM phillip.stanleymarbell@gmail.com
RI Stanley-Marbell, Phillip/AAH-9261-2020
OI Stanley-Marbell, Phillip/0000-0001-7752-2083
CR ACTEL CORPORATION, 2009, IGLOO FAM LOW POW FL
   Adler Robert., 2005, SENSYS 05, P298, DOI DOI 10.1145/1098918.1098963
   ATMEL CORPORATION, 2007, DAT AT91 ARM THUMB B
   ATMEL CORPORATION, 2008, DAT AT91 ARM THUMB B
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Benbasat AriY., 2005, IPSN '05, P56
   Beutel Jan., 2003, 1 INT C EMBEDDED NET, P292
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DUHAMEL P, 1990, SIGNAL PROCESS, V19, P259, DOI 10.1016/0165-1684(90)90158-U
   EDMONDS N., 2005, P 4 INT S INF PROC S, P53
   Ekanayake V, 2004, ACM SIGPLAN NOTICES, V39, P27, DOI 10.1145/1037187.1024397
   FREESCALE SEMICONDUCTOR INC, 2007, SEM PACK TECHN SYST
   Frigo M, 1999, ACM SIGPLAN NOTICES, V34, P169, DOI 10.1145/301631.301661
   Grama A. Y., 1993, IEEE Parallel & Distributed Technology: Systems & Applications, V1, P12, DOI 10.1109/88.242438
   GUPTA A, 1993, IEEE T PARALL DISTR, V4, P922, DOI 10.1109/71.238626
   Hammel T, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P138, DOI 10.1109/IPSN.2007.4379673
   Hempstead M, 2005, CONF PROC INT SYMP C, P208, DOI 10.1109/ISCA.2005.12
   Hill JL, 2002, IEEE MICRO, V22, P12, DOI 10.1109/MM.2002.1134340
   KOOPMAN PJ, 1988, P 2 S FRONT MASS PAR, P59
   Koren Israel, 2007, Fault-Tolerant Systems
   LANDMAN BS, 1971, IEEE T COMPUT, VC 20, P1469, DOI 10.1109/T-C.1971.223159
   Lymberopoulos D, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P128, DOI 10.1109/IPSN.2007.4379672
   Lymberopoulos Dimitrios., 2005, IPSN 05, P63
   McIntire D, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P449
   Nachman L., 2005, PROC 4 INT S INFORM, P61
   Panchapakesan G, 1999, IEEE T COMPUT, V48, P1131, DOI 10.1109/12.805162
   PARALLAX INC, 2007, PROP P8X32A PREL DAT
   Park C., 2005, P 4 INT S INF PROC S
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Portilla J, 2006, J UNIVERS COMPUT SCI, V12, P328
   Rolim J, 1998, DISCRETE APPL MATH, V85, P87, DOI 10.1016/S0166-218X(98)00031-6
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Salinger P, 1998, LECT NOTES COMPUT SC, V1470, P1057, DOI 10.1007/BFb0057967
   Schott B., 2005, P 4 INT S INF PROC S, P66
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   Stanley-Marbell P., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P51, DOI 10.1109/ISLPED.2011.5993603
   STANLEY-MARBELL P., 2008, ESR200805 TU EINDH
   Stanley-Marbell P, 2007, LECT NOTES COMPUT SC, V4367, P168
   Stanley-Marbell P, 2011, IEEE EMBED SYST LETT, V3, P16, DOI 10.1109/LES.2010.2092412
   TAYLOR W., 2011, ABS11011932 CORR
   TEXAS INSTRUMENTS INC, 2006, DAT MSP430X22X2 MSP4
   Warneke BA, 2004, ISSCC DIG TECH PAP I, V47, P316, DOI 10.1109/ISSCC.2004.1332721
   XMOS LTD, 2009, XS1 G4000 DAT
   Yamashita S, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P383
   [No title captured]
NR 45
TC 1
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 7
DI 10.1145/2512465
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900007
OA Bronze
DA 2024-07-18
ER

PT J
AU Serpanos, DN
   Voyiatzis, AG
AF Serpanos, Dimitrios N.
   Voyiatzis, Artemios G.
TI Security Challenges in Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Design; Reliability; Communication system security; computer
   security; embedded systems; security
ID IP; SUPPORT; DEFENSE
AB Embedded systems security is a significant requirement in emerging environments, considering the increasing deployment of embedded systems in several application domains. The large number of deployed embedded systems, their limited resources and their increasing complexity render systems vulnerable to an increasing number of threats. Additionally, the involvement of sensitive, often private, information and the expectation for safe and dependable embedded platforms lead to strong security requirements, even legal ones, which require new technologies for their provision. In this article, we provide an overview of embedded security issues, used methods and technologies, identifying important challenges in this emerging field.
C1 [Serpanos, Dimitrios N.] Univ Patras, Dept Elect & Comp Engn, GR-26504 Patras, Greece.
   [Serpanos, Dimitrios N.; Voyiatzis, Artemios G.] RC Athena, Ind Syst Inst, GR-26504 Plarani, Greece.
C3 University of Patras
RP Serpanos, DN (corresponding author), Univ Patras, Dept Elect & Comp Engn, GR-26504 Patras, Greece.
EM serpanos@ece.upatras.gr
RI Serpanos, Dimitrios/GXV-0880-2022
OI Serpanos, Dimitrios/0000-0002-1385-7113
FU European Commission [PENED 2003]; Hellenic State-Greek Ministry of
   Development-General Secretariat of Research and Technology (GSRT);
   private industry through the Operational Programme "Competitiveness"
   [Measure 8.3]
FX This work is supported in part by a grant (PENED 2003), which is funded
   by the European Commission by 75%, from the Hellenic State-Greek
   Ministry of Development-General Secretariat of Research and Technology
   (GSRT) by 25% and by private industry through the Operational Programme
   "Competitiveness," Measure 8.3, 2000-2006.
CR Anderson R, 1996, PROCEEDINGS OF THE SECOND USENIX WORKSHOP ON ELECTRONIC COMMERCE, P1
   [Anonymous], 2002, P 11 USENIX SEC S
   [Anonymous], 2003, P ACM C COMP COMM SE, DOI [DOI 10.1145/948109.948120, 10.1145/948109.948120]
   Arbaugh WA, 1997, P IEEE S SECUR PRIV, P65, DOI 10.1109/SECPRI.1997.601317
   ARTEMIS, 2006, ARTEMIS STRAT RES AG
   Bar-El H, 2006, P IEEE, V94, P370, DOI 10.1109/JPROC.2005.862424
   Belenky A, 2003, IEEE COMMUN LETT, V7, P162, DOI 10.1109/LCOMM.2003.811200
   Best R.M., 1981, Crypto Microprocessor for Executing Enciphered Programs
   BLYTHE S, 1993, IEEE J SOLID-ST CIRC, V28, P138, DOI 10.1109/4.192045
   Bolding D., 1995, CROSSROADS, V2, P8
   Cabrera J. B. D., 2001, 2001 IEEE/IFIP International Symposium on Integrated Network Management Proceedings. Integrated Network Management VII. Integrated Management Strategies for the New Millennium (Cat. No.01EX470), P609, DOI 10.1109/INM.2001.918069
   Chan HW, 2003, P IEEE S SECUR PRIV, P197, DOI 10.1109/SECPRI.2003.1199337
   Chen YQ, 2003, LECT NOTES COMPUT SC, V2578, P400
   Ferguson P., 1998, 2267 RFC
   Garfinkel T., 2003, P 9 C HOT TOP OP SYS, V9, P25
   Hussain A, 2003, ACM SIGCOMM COMP COM, V33, P99
   Jin Y, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.21
   Joye M, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P41, DOI 10.1109/FDTC.2009.32
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Kuhn M, 1997, TRUSTNO1 CRYPTOPROCE
   Lie D., 2003, Operating Systems Review, V37, P178, DOI 10.1145/1165389.945463
   Lie D, 2000, ACM SIGPLAN NOTICES, V35, P168, DOI 10.1145/384264.379237
   Microsoft, 2011, SHAR SOURC IN
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Müller G, 2006, COMMUN ACM, V49, P28, DOI 10.1145/1151030.1151051
   Peng T, 2007, ACM COMPUT SURV, V39, DOI 10.1145/1216370.1216373
   Perrig A, 2004, COMMUN ACM, V47, P53, DOI 10.1145/990680.990707
   Quisquater J.-J., 2001, P INT C RES SMART CA, P200, DOI DOI 10.1007/3-540-45418-7
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Savage S, 2001, IEEE ACM T NETWORK, V9, P226, DOI 10.1109/90.929847
   Serpanos D, 2008, COMPUTER, V41, P103, DOI 10.1109/MC.2008.14
   Siewiorek D., 1982, THEORY PRACTICE RELI
   Slijepcevic S, 2002, WET ICE 2002: ELEVENTH IEEE INTERNATIONAL WORKSHOPS ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES, PROCEEDINGS, P139, DOI 10.1109/ENABL.2002.1030000
   Snoeren AC, 2002, IEEE ACM T NETWORK, V10, P721, DOI 10.1109/TNET.2002.804827
   Tadlock DE, 2002, ESA SP PUBL, V486, P75
   Wang HN, 2007, IEEE ACM T NETWORK, V15, P40, DOI 10.1109/TNET.2006.890133
   Wang HI, 2002, IEEE INFOCOM SER, P1530, DOI 10.1109/INFCOM.2002.1019404
   Zhou Y., 2005, Side-Channel Attacks: Ten Years after Its Publication and the Impacts on Cryptographic Module Security Testing
NR 39
TC 35
Z9 37
U1 2
U2 26
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 66
DI 10.1145/2435227.2435262
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400015
DA 2024-07-18
ER

PT J
AU Surís, JA
   Recio, A
   Athanas, P
AF Suris, Jorge A.
   Recio, Adolfo
   Athanas, Peter
TI RapidRadio: Signal Classification and Radio Deployment Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; FPGA; signal classification; system synthesis
ID TIMING RECOVERY
AB In this article, the RapidRadio framework for signal classification and receiver deployment is discussed. The framework is a productivity-enhancing tool that reduces the required knowledge base for implementing a receiver on an FPGA-based SDR platform. The ultimate objective of this framework is to identify unknown signals and to build FPGA-based receivers capable of receiving them. RapidRadio divides the process of radio creation into two phases; the analysis phase and radio synthesis phase. The analysis phase guides the user through the process of classifying an unknown signal and determining its modulation scheme and parameters, resulting in a radio receiver model. In the second phase, this model is transformed into a functional receiver in an FPGA-based platform.
C1 [Suris, Jorge A.; Recio, Adolfo; Athanas, Peter] Virginia Polytech Inst & State Univ, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Surís, JA (corresponding author), Virginia Polytech Inst & State Univ, Blacksburg, VA 24061 USA.
EM jasuris@gmail.com
RI Recio, Adolfo L/A-5220-2009
OI Recio, Adolfo L/0000-0001-7229-8836
FU Harris Corporation, Government Communications Division
FX This work was funded by the Harris Corporation, Government
   Communications Division.
CR [Anonymous], P 2 IEEE S NEW FRONT
   Bergamaschi R, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P109, DOI 10.1109/CICC.2000.852628
   Brookner E., 1998, TRACKING KALMAN FILT
   CLIPS, 2007, CLIPS REF MAN
   Dick C, 2004, J VLSI SIG PROC SYST, V36, P57, DOI 10.1023/B:VLSI.0000008070.30837.e1
   DICK C, 2002, P 12 INT C FIELD PRO, P279
   Dobre OA, 2007, IET COMMUN, V1, P137, DOI 10.1049/iet-com:20050176
   Fehske A, 2005, 2005 1ST IEEE INTERNATIONAL SYMPOSIUM ON NEW FRONTIERS IN DYNAMIC SPECTRUM ACCESS NETWORKS, CONFERENCE RECORD, P144
   GARDNER FM, 1986, IEEE T COMMUN, V34, P423, DOI 10.1109/TCOM.1986.1096561
   GODARD DN, 1978, IEEE T COMMUN, V26, P517, DOI 10.1109/TCOM.1978.1094107
   Huo XM, 1998, INT CONF ACOUST SPEE, P3289, DOI 10.1109/ICASSP.1998.679567
   Kim K, 2007, 2007 2ND IEEE INTERNATIONAL SYMPOSIUM ON NEW FRONTIERS IN DYNAMIC SPECTRUM ACCESS NETWORKS, VOLS 1 AND 2, P212, DOI 10.1109/DYSPAN.2007.35
   PAWULA RF, 1982, IEEE T COMMUN, V30, P1828, DOI 10.1109/TCOM.1982.1095662
   RECIO A., 2009, P IEEE MIL COMM C MI
   Simon M, 2005, IEEE MILIT COMMUN C, P3321
   STOICA P, 2005, SPECTRAL ANAL SIGNAL, P52
   Swami A, 2000, IEEE T COMMUN, V48, P416, DOI 10.1109/26.837045
   Tachwali Y, 2009, J NETW COMPUT APPL, V32, P607, DOI 10.1016/j.jnca.2008.07.009
   Umebayashi K, 2006, IEEE ICC, P2952
   Wang LL, 2006, I C WIREL COMM NETW, P102
   *XIL INC, 2007, SYST GEN DSP GETT ST
   Zicari P, 2008, MICROPROCESS MICROSY, V32, P437, DOI 10.1016/j.micpro.2008.06.001
NR 22
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 41
DI 10.1145/2331147.2331151
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300003
DA 2024-07-18
ER

PT J
AU Wongpiromsarn, T
   Mitra, S
   Lamperski, A
   Murray, RM
AF Wongpiromsarn, Tichakorn
   Mitra, Sayan
   Lamperski, Andrew
   Murray, Richard M.
TI Verification of Periodically Controlled Hybrid Systems: Application to
   an Autonomous Vehicle
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Embedded systems; invariants
ID SAFETY VERIFICATION; INVARIANTS; SUM
AB This article introduces Periodically Controlled Hybrid Automata (PCHA) for modular specification of embedded control systems. In a PCHA, control actions that change the control input to the plant occur roughly periodically, while other actions that update the state of the controller may occur in the interim. Such actions could model, for example, sensor updates and information received from higher-level planning modules that change the set point of the controller. Based on periodicity and subtangential conditions, a new sufficient condition for verifying invariant properties of PCHAs is presented. For PCHAs with polynomial continuous vector fields, it is possible to check these conditions automatically using, for example, quantifier elimination or sum of squares decomposition. We examine the feasibility of this automatic approach on a small example. The proposed technique is also used to manually verify safety and progress properties of a fairly complex planner-controller subsystem of an autonomous ground vehicle. Geometric properties of planner-generated paths are derived which guarantee that such paths can be safely followed by the controller.
C1 [Wongpiromsarn, Tichakorn; Lamperski, Andrew; Murray, Richard M.] CALTECH, Pasadena, CA 91125 USA.
   [Mitra, Sayan] Univ Illinois, Urbana, IL USA.
C3 California Institute of Technology; University of Illinois System;
   University of Illinois Urbana-Champaign
RP Wongpiromsarn, T (corresponding author), MC 104-44,1200 E Calif Blvd, Pasadena, CA 91125 USA.
EM nok@cds.caltech.edu
RI Murray, Richard/J-2518-2015
OI Murray, Richard/0000-0002-5785-7481; Lamperski,
   Andrew/0000-0003-0383-1830; Mitra, Sayan/0000-0002-6672-8470
FU AFOSR through the MURI program
FX This work is partially supported by AFOSR through the MURI program.
CR ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Bhatia, 1967, DYNAMICAL SYSTEMS ST, V35
   Brown C. W., 2003, SIGSAM Bulletin, V37, P97, DOI 10.1145/968708.968710
   Burdick J.W., 2007, SENSING NAVIGATION R
   Chandy KM, 2008, LECT NOTES COMPUT SC, V5215, P218
   DUTOIT N. E., 2008, P INT WORKSH INT VEH
   Fainekos GE, 2009, AUTOMATICA, V45, P343, DOI 10.1016/j.automatica.2008.08.008
   Gulwani S, 2008, LECT NOTES COMPUT SC, V5123, P190
   Henzinger T. A., 1995, Proceedings of the Twenty-Seventh Annual ACM Symposium on the Theory of Computing, P373, DOI 10.1145/225058.225162
   Kaynar D.K., 2005, SYNTHESIS LECT COMPU
   Kloetzer M, 2006, LECT NOTES COMPUT SC, V3927, P333
   Lafferriere G, 1999, LECT NOTES COMPUT SC, V1569, P137
   Lynch N, 2003, INFORM COMPUT, V185, P105, DOI 10.1016/S0890-5401(03)00067-1
   Mitra S, 2003, LECT NOTES COMPUT SC, V2623, P343
   Mitra S., 2007, THESIS MIT CAMBRIDGE
   Owre S., 1996, Computer Aided Verification. 8th International Conference, CAV '96. Proceedings, P411
   Platzer A, 2008, LECT NOTES COMPUT SC, V5123, P176
   Prabhakar P, 2008, LECT NOTES COMPUT SC, V4981, P401
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Prajna S, 2002, IEEE DECIS CONTR P, P741, DOI 10.1109/CDC.2002.1184594
   Sankaranarayanan S, 2008, FORM METHOD SYST DES, V32, P25, DOI 10.1007/s10703-007-0046-1
   Topcu U, 2008, AUTOMATICA, V44, P2669, DOI 10.1016/j.automatica.2008.03.010
   Vladimerou V, 2008, LECT NOTES COMPUT SC, V5126, P136, DOI 10.1007/978-3-540-70583-3_12
   WONGPIROMSARN T., 2008, CALTECHCDSTR2008003
   WONGPIROMSARN T., 2008, P INT WORKSH INT VEH
   Wongpiromsarn T, 2009, LECT NOTES COMPUT SC, V5469, P396, DOI 10.1007/978-3-642-00602-9_28
NR 26
TC 15
Z9 16
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 53
DI 10.1145/2331147.2331163
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300015
DA 2024-07-18
ER

PT J
AU Hugues, J
   Zalila, B
   Pautet, L
   Kordon, F
AF Hugues, Jerome
   Zalila, Bechir
   Pautet, Laurent
   Kordon, Fabrice
TI From the prototype to the final embedded system using the Ocarina AADL
   tool suite
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE AADL; distributed; DRE; embedded; Ocarina; PolyORB-HI; real-time
ID MIDDLEWARE
AB Building distributed deal-time embedded systems requires a stringent methodology, from early requirement capture to full implementation. However, there is a strong link between the requirements and the final implementation (e. g., scheduling and resource dimensioning). Therefore, a rapid prototyping process based on automation of tedious and error-prone tasks (analysis and code generation) is required to speed up the development cycle. In this article, we show how the AADL (Architecture Analysis and Design Language), which appeared in late 2004, helps solve these issues thanks to a dedicated tool suite. We then detail the prototyping process and its current implementation: Ocarina.
C1 [Hugues, Jerome; Zalila, Bechir; Pautet, Laurent] GET Telecom Paris, Paris, France.
   [Kordon, Fabrice] Univ Paris 06, F-75252 Paris 05, France.
C3 Sorbonne Universite
RP Hugues, J (corresponding author), GET Telecom Paris, Paris, France.
EM pautet@enst.fr
RI Zalila, Bechir/IST-2173-2023; Hugues, Jerome/X-3274-2019
OI Zalila, Bechir/0000-0002-2432-3520; Hugues, Jerome/0000-0003-0148-7175;
   Pautet, Laurent/0000-0003-0888-187X
FU IST Program of the European Commission [IST-004033]
FX This work has been funded in part by the IST Program of the European
   Commission under project IST-004033 (ASSERT).
CR [Anonymous], 1996, Pattern oriented software architecture: a system of patters
   [Anonymous], 2001, Model driven architecture (mda)
   Bordin M, 2005, EUROMICRO, P59, DOI 10.1109/ECRTS.2005.9
   Davis RI, 2005, REAL TIM SYST SYMP P, P389
   Delaunay JC, 2000, PENSEE, P5
   DOBBING B, 2003, GUIDE USE RAVENSCAR
   *ECSS, 2003, ECSSE5012A
   *ELL SOFTW, STOOD
   *ENST, OC AADL MOD PROC SUI
   Feiler P.H., 2006, The Architecture Analysis Design Language (AADL): An Introduction
   GASPERONI F, 2006, SIGBED REV, V3, P15
   GORAPPA S, 2005, P INT S OBJ OR REAL
   HAMEZ A, 2006, P 6 INT C APPL CONC, P273
   HUGUES J, 2006, P RTSS WIP 06 RIO DE
   Hugues J, 2005, ELECTRON NOTES THEOR, V133, P139, DOI 10.1016/j.entcs.2004.08.062
   *ISO IEC, 2006, 86522007EED3 ISOIEC
   Kordon F, 2002, IEEE T SOFTWARE ENG, V28, P817, DOI 10.1109/TSE.2002.1033222
   Leveson NG, 1997, COMMUN ACM, V40, P129, DOI 10.1145/253671.253754
   *MOV TEAM, 2007, CPN AMI HOM PAG
   *OMG, 2004, DAT DISTR SERV REAL
   *SAE, 2004, AS5506 SAE
   *SAE, 2005, LANG COMP APPL PROGR
   *SAE, 2006, OP SOURC AADL TOOL E
   Schmidt D., 2000, Pattern-Oriented Software Architecture, Patterns for Concurrent and Networked Objects, V2
   Schmidt DC, 1998, COMPUT COMMUN, V21, P294, DOI 10.1016/S0140-3664(97)00165-5
   Singhoff F., 2004, Ada Letters, V24, P1
   Tindell KenW., 1993, HOLISTIC SCHEDULABIL
   Vergnaud T, 2004, LECT NOTES COMPUT SC, V3063, P106
NR 28
TC 59
Z9 68
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 42
DI 10.1145/1376804.1376810
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400006
DA 2024-07-18
ER

PT J
AU Yan, T
   Gu, Y
   He, T
   Stankovic, JA
AF Yan, Ting
   Gu, Yu
   He, Tian
   Stankovic, John A.
TI Design and optimization of distributed sensing coverage in wireless
   sensor networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; performance; design; sensor networks; sensing coverage;
   energy conservation
AB For many sensor network applications, such as military surveillance, it is necessary to provide full sensing coverage to a security-sensitive area while, at the same time, minimizing energy consumption and extending system lifetime by leveraging the redundant deployment of sensor nodes. In this paper, we propose a surveillance service for sensor networks based on a distributed energy-efficient sensing coverage protocol. In the protocol, each node is able to dynamically decide a schedule for itself to guarantee a certain degree-of-coverage (DOC) with average energy consumption inversely proportional to the node density. Several optimizations and extensions are proposed to enhance the basic design with a better load-balance feature and a longer network lifetime. We consider and address the impact of the target size and the unbalanced initial energy capacity of individual nodes to the network lifetime. Several practical issues such as the localization error, irregular sensing range, and unreliable communication links are addressed as well. Simulation shows that our protocol extends system lift-time significantly with low energy consumption. It outperforms other state-of-the-art schemes by as much as 50% reduction in energy consumption and as much as 130% increase in the half- life of the network.
C1 [Yan, Ting; Stankovic, John A.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
   [Gu, Yu; He, Tian] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA.
C3 University of Virginia; University of Minnesota System; University of
   Minnesota Twin Cities
RP Yan, T (corresponding author), Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
EM ty4k@cs.virginia.edu; yugu@cs.umn.edu; tianhe@cs.umn.edu;
   stankovie@cs.virginia.edu
RI Yan, Ting/A-1215-2011
CR AHN GS, 2002, IEEE INFOCOM
   Alt H, 1995, P 7 CAN C COMP GEOM, P67
   [Anonymous], ACM T SENSOR NETWORK
   BHATNAGAR S, 2001, INT S WIR PERS MULT
   BHATTACHARYA S, 2003, 1 INT C MOB SYST APP
   CAO Q, 2005, INT C DISTR COMP SEN
   CERPA A, 2002, P IEEE COMP COMM SOC
   CHEN B, 2001, 6 ACM MOBICOM C
   Daniels K, 1997, COMP GEOM-THEOR APPL, V7, P125, DOI 10.1016/0925-7721(95)00041-0
   ELSON J, 2002, S OP SYST DES IMPL
   Gu L., 2004, P RTAS
   Gui C., 2004, MOBICOM
   Guo C., 2001, IEEE GLOBECOM
   He T., 2004, P 2 INT C MOB SYST, P270, DOI [10.1145/990064.990096, DOI 10.1145/990064.990096]
   He T., 2003, P INT C DISTR COMP S
   He T., 2006, IEEE INFOCOM
   HE T, 2003, P INT C MOB COMP NET
   He T., 2004, ACM T EMBEDDED COMPU
   HEINZELMAN W, 2000, P INT C SYST SCI
   HSIN CF, 2004, 3 INT S INF PROC SEN
   INTANAGONWIWAT C, 2002, INT C DISTR COMP SYS
   Kirkpatrick D., 1995, Fundamenta Informaticae, V22, P353
   KRISHNAMACHARI B, 2002, P INT WORKSH DISTR E
   LU C, 2002, IEEE RTAS
   MIN R, 2000, IEEE WORKSH SIGN PRO
   Ramanathan R. R.-H. R., 2000, IEEE INFOCOM
   REN S, 2005, ACM MOBILE COMPUTING, V9, P1
   Szewczyk R., 2004, SenSys '04
   TAKAGI H, 1984, IEEE T COMMUN, V32, P3
   Tian D, 2003, WIREL COMMUN MOB COM, V3, P271, DOI 10.1002/wcm.116
   Tolle G., 2005, SenSys'05
   Williams R., 1979, The geometrical foundation of natural structure: A source book of design
   XING G, 2006, IEEE T PARALLEL DIST
   XING G, 2004, 3 INT S INF PROC SEN
   Xu N., 2004, SENSYS 2004
   Xu Y., 2001, MobiCom
   Xue Y., 2001, IEEE GLOBECOM
   YE F, 2003, P INT C DISTR COMP S
   Ye F., 2002, Energy Efficient Robust Sensing Coverage in Large Sensor Networks
NR 39
TC 23
Z9 25
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 33
DI 10.1145/1347375.1347386
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900011
DA 2024-07-18
ER

PT J
AU De Sutter, B
   Van Put, L
   Chanet, D
   De Bus, B
   De Bosschere, K
AF De Sutter, Bjorn
   Van Put, Ludo
   Chanet, Dominique
   De Bus, Bruno
   De Bosschere, Koen
TI Link-time compaction and optimization of ARM executables
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM SIGBED/SIGPLAN Conference on Language, Compilers, and Tools for
   Embedded Systems
CY 2004
CL San Diego, CA
SP ACM SIGBED, ACM SIGPLAN
DE experimentation; performance; performance; compaction; linker;
   optimization
AB The overhead in terms of code size, power consumption, and execution time caused by the use of precompiled libraries and separate compilation is often unacceptable in the embedded world, where real-time constraints, battery life-time, and production costs are of critical importance. In this paper, we present our link-time optimizer for the ARM architecture. We discuss how we can deal with the peculiarities of the ARM architecture related to its visible program counter and how the introduced overhead can to a large extent be eliminated. Our link-time optimizer is evaluated with four tool chains, two proprietary ones from ARM and two open ones based on GNU GCC. When used with proprietary tool chains from ARM Ltd., our link-time optimizer achieved average code size reductions of 16.0 and 18.5%, while the programs have become 12.8 and 12.3% faster, and 10.7 to 10.1% more energy efficient. Finally, we show how the incorporation of link-time optimization in tool chains may influence library interface design.
C1 [De Sutter, Bjorn; Van Put, Ludo; Chanet, Dominique; De Bus, Bruno; De Bosschere, Koen] Univ Ghent, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP De Sutter, B (corresponding author), Univ Ghent, Elect & Informat Syst Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM brdsutte@elis.ugent.be; lvanput@elis.ugent.be; dchanet@elis.ugent.be;
   bdebus@elis.ugent.be; kdb@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014
CR ANGIOLINI F, 2004, P INT C COMP ARCH SY, P259
   ARM. Advanced RISC Machines Ltd, 1995, INTR THUMB
   *ARM LTD, 2005, ELF ARM ARCH
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Beszédes A, 2003, ACM COMPUT SURV, V35, P223, DOI 10.1145/937503.937504
   CHANET D, 2005, P 2005 ACM SIGPLAN S, P95, DOI DOI 10.1145/1065910.1065925
   Chen GL, 2005, INT SYM CODE GENER, P141, DOI 10.1109/CGO.2005.23
   Cohn R, 1997, PROCEEDINGS OF THE USENIX WINDOWS NT WORKSHOP, P17
   CORLISS ML, 2003, P C LANG COMP TOOLS, P232
   De Bus B, 2003, COMMUN ACM, V46, P41, DOI 10.1145/859670.859696
   De Bus Bruno., 2004, PASTE 04, P29
   De Sutter B, 2005, ACM T PROGR LANG SYS, V27, P882, DOI 10.1145/1086642.1086645
   De Sutter B, 2002, ACM SIGPLAN NOTICES, V37, P275, DOI 10.1145/583854.582445
   De Sutter B, 2000, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, P1013
   De Sutter B, 2006, J SYST ARCHITECT, V52, P535, DOI 10.1016/j.sysarc.2006.03.001
   Debray SK, 2000, ACM T PROGR LANG SYS, V22, P378, DOI 10.1145/349214.349233
   DEBUS B, 2005, THESIS GHENT U
   DESUTTER B, 2001, P ACM SIGPLAN WORKSH, P29
   DESUTTER B, 2003, P 2003 ACM SIGPLAN C, P245
   Franz M, 1997, COMMUN ACM, V40, P87, DOI 10.1145/265563.265576
   Franz M, 1997, LECT NOTES COMPUT SC, V1222, P263
   FRSER C, 1999, P ACM SIGPLAN 1999 C, P242
   Furber S., 1996, ARM SYSTEM ARCHITECT
   Haber G, 2003, INT SYM CODE GENER, P228, DOI 10.1109/CGO.2003.1191548
   KASTNER D, 2000, P 2000 ACM SIGPLAN W
   KASTNER D, 2002, P JOINT C LANG COMP, P46
   Kemp TM, 1998, IBM J RES DEV, V42, P807, DOI 10.1147/rd.426.0807
   KIROVSKI D, 1997, P 30 ANN INT S MICR
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lekatsas H, 2003, DES AUT CON, P306
   LEVINE J.R., 2000, LINKERS LOADERS
   Luk CK, 2004, INT SYM CODE GENER, P15
   Muth R, 2001, SOFTWARE PRACT EXPER, V31, P67, DOI 10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A
   PUGH W, 1999, P 1999 ACM SIGPLAN C, P247
   SRIVASTAVA A, 1994, P ACM SIGPLAN C PROG, P49
   [No title captured]
NR 36
TC 9
Z9 17
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 5
DI 10.1145/1210268.1210273
PG 43
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 314SV
UT WOS:000256830000005
DA 2024-07-18
ER

PT J
AU Loghi, M
   Benini, L
   Poncino, M
AF Loghi, Mirko
   Benini, Luca
   Poncino, Massimo
TI Power macromodeling of MPSoC message passing primitives
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE measurement performance; communication primitives; macromodeling;
   multiprocessor; system-on-chip
ID DESIGN; DISSIPATION; MODEL
AB Estimating the energy consumption of software in multiprocessor systems-on-chip (MPSoCs) is crucial for enabling quick evaluations of both software and hardware optimizations. However, high-level estimations should be applicable at software level, possibly constructing effective power models depending on parameters that can be extracted directly from the application characteristics. We propose a methodology for accurate analysis of power consumption of message-passing primitives in a MPSoC, and, in particular, an energy model which, in spite of its simplicity, allows to model the traffic-dependent nature of energy consumption through the use of a single, abstract parameter, namely, the size of the message exchanged.
C1 [Loghi, Mirko] Univ Verona, I-37100 Verona, Italy.
   [Benini, Luca] Univ Bologna, Bologna, Italy.
   [Poncino, Massimo] Politecn Torino, Turin, Italy.
C3 University of Verona; University of Bologna; Polytechnic University of
   Turin
RP Loghi, M (corresponding author), Univ Verona, I-37100 Verona, Italy.
EM mirko.loghi@polito.it
OI BENINI, LUCA/0000-0001-8068-3806
CR Aarts E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P2
   ACKLAND B, 2000, IEEE4 J SOLID STATE, V35
   Acquaviva A, 2003, COMPILERS AND OPERATING SYSTEMS FOR LOW POWER, P53
   ACQUAVIVA A, 2003, P EUR SIM MOD C, P39
   Benini L, 2003, AMBIENT INTELLIGENCE: IMPACT ON EMBEDDED SYSTEM DESIGN, P31
   Benini L, 2002, DES AUTOM EMBED SYST, V7, P183, DOI 10.1023/A:1019722105713
   Bona A, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P318, DOI 10.1109/DATE.2004.1269258
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Chinosi M, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P112, DOI 10.1109/LPE.1998.708169
   CUMMING P, 2003, TI IMAP PLATFORM APP
   Dick RP, 2003, IEEE T COMPUT AID D, V22, P615, DOI 10.1109/TCAD.2003.810745
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Givargis T, 2002, IEEE T VLSI SYST, V10, P856, DOI 10.1109/TVLSI.2002.808443
   Grammatikakis M, 2003, NETWORKS ON CHIP, P281
   Gurumurthi S, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P141
   Henkel J, 2002, IEEE T VLSI SYST, V10, P454, DOI 10.1109/TVLSI.2002.800524
   Lahiri K, 2001, IEEE T COMPUT AID D, V20, P768, DOI 10.1109/43.924830
   Lajolo M, 2002, IEEE T VLSI SYST, V10, P253, DOI 10.1109/TVLSI.2002.1043328
   LOGHI M, 2004, P DATE 04, P725
   MACII E, 2004, LOW POWER ELECT DESI
   Muresan R, 2002, IEE P-COMPUT DIG T, V149, P173, DOI [10.1049/ip-cdt:20020449, 10.1049/cdt:20020449]
   RICHARDSON S, 2002, HPL2002186
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   Simunic T, 2001, IEEE T VLSI SYST, V9, P15, DOI 10.1109/92.920814
   Tan TK, 2002, PR IEEE COMP DESIGN, P515, DOI 10.1109/ICCD.2002.1106822
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   TSUEI TF, 1992, IEEE T PARALL DISTR, V3, P712, DOI 10.1109/71.180626
   Vijayachari P., 2003, J MED MICROBIOL, V52, P1
   Ziegenbein D, 2002, IEEE T VLSI SYST, V10, P379, DOI 10.1109/TVLSI.2002.807767
NR 29
TC 6
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 31
DI 10.1145/1274858.1274869
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LD
UT WOS:000256880600011
DA 2024-07-18
ER

PT J
AU Hsu, YJ
   Wu, CH
   Tsai, YC
   Liu, CC
AF Hsu, Yao-Jen
   Wu, Chin-Hsien
   Tsai, Yu-Chieh
   Liu, Chia-Cheng
TI A Granularity-Based Clustering Method for ReducingWrite Amplification in
   Solid-State Drives
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Granularity; clustering method; write amplification; solid-state drives;
   NAND flash memory
AB In recent years, solid-state drives (SSDs) that adopt NAND flash memory have been widely used as the main storage devices. In particular, NAND flash memory has a special feature of "out-of-place" updates to write the up-to-date data to a free page, and the corresponding old page will become invalid. When the number of free pages in SSDs is insufficient, garbage collection (GC) will be executed to reclaim the invalid pages in a block by erasing the block. Many studies have shown that a good hot/cold data separation (i.e., clustering) can greatly reduce the overhead of GC so as to improve the SSD performance. However, previous clustering methods usually use a static number of clusters or a fixed size of granularity (i.e., a fine-grained or a coarse-grained granularity), so they may not always perform well for different kinds of workloads. Therefore, we propose a granularity-based clustering method to adaptively adjust the size of granularity groups for an appropriate number of clusters at runtime according to the update distances of logical addresses. According to the experimental results, we can improve SSD performance by reducing the overhead of GC and decrease the write amplification. Furthermore, we can showthat the proposed method can utilize a fine-grained granularity to retain the record accuracy of update distances and also utilize a coarse-grained granularity to reduce the space required to record update distances.
C1 [Hsu, Yao-Jen; Tsai, Yu-Chieh; Liu, Chia-Cheng] Natl Taiwan Univ Sci & Technol, Taipei, Taiwan.
   [Wu, Chin-Hsien] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, 43 Keelung Rd,Sect 4, Keelung 106, Taiwan.
C3 National Taiwan University of Science & Technology; National Taiwan
   University of Science & Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, 43 Keelung Rd,Sect 4, Keelung 106, Taiwan.
EM m10802126@gapps.ntust.edu.tw; chwu@mail.ntust.edu.tw;
   m10902108@gapps.ntust.edu.tw; m11002147@mail.ntust.edu.tw
OI LIU, CHIA-CHENG/0000-0002-2249-9725
FU Ministry of Science and Technology [MOST 111-2221-E-011-086-MY3]
FX This work was supported in part by a research grant from the Ministry of
   Science and Technology under grant MOST 111-2221-E-011-086-MY3.
CR Bae Duck-Ho, 2014, P 29 ANN ACM S APPL, P1492
   Chang LP, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2820613
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chiang ML, 1997, ISCE '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, P177, DOI 10.1109/ISCE.1997.658381
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   Gao CM, 2022, ACM T STORAGE, V18, DOI 10.1145/3487064
   Guo JY, 2017, INT PARALL DISTRIB P, P1184, DOI 10.1109/IPDPS.2017.55
   Hsu Yao-Jen, 2021, THESIS NATL TAIWAN U
   Hu Xiao-Yu, 2009, P SYSTOR 2009 ISR EX, P1
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Jen-Wei Hsieh, 2006, ACM Transaction on Storage, V2, P22, DOI 10.1145/1138041.1138043
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim Jaehyun, 2015, IEICE ELECTRON EXPR, V13
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Lee J., 2013, P 6 INT SYSTEMS STOR, P1
   Li Q, 2020, IEEE T COMPUT, V69, P475, DOI 10.1109/TC.2019.2959318
   Li Y., 2015, Proceedings of the 6th ACM/SPEC International Conference on Performance Engineering, P305
   Lin WH, 2012, DES AUT TEST EUROPE, P117
   Luo YX, 2015, IEEE S MASS STOR SYS
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   Hiep NV, 2018, PROCEEDINGS OF THE 2018 CONFERENCE ON RESEARCH IN ADAPTIVE AND CONVERGENT SYSTEMS (RACS 2018), P255, DOI 10.1145/3264746.3264790
   Siau C, 2019, ISSCC DIG TECH PAP I, V62, P218, DOI 10.1109/ISSCC.2019.8662445
   Storage Performance Council, 2002, SPC TRAC FIL FORM SP
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Tavakkol A, 2018, CONF PROC INT SYMP C, P397, DOI 10.1109/ISCA.2018.00041
   Wang Y, 2022, IEEE T COMPUT AID D, V41, P1302, DOI 10.1109/TCAD.2021.3091957
   Wang Y, 2020, IEEE T COMPUT AID D, V39, P4611, DOI 10.1109/TCAD.2020.2982623
   Wu CH, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2915916
   Xiao-Yu Hu, 2011, Proceedings of the 2011 IEEE 19th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2011), P237, DOI 10.1109/MASCOTS.2011.50
   Xie W, 2017, PARALLEL COMPUT, V61, P3, DOI 10.1016/j.parco.2016.10.006
   Yang J, 2019, SYSTOR '19: PROCEEDINGS OF THE 12TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, P155, DOI 10.1145/3319647.3325840
   Yi-Ying Lu, 2020, RACS '20: Proceedings of the International Conference on Research in Adaptive and Convergent Systems, P213, DOI 10.1145/3400286.3418239
   Yong Hwanjin, 2018, P 10 USENIX C HOT TO, P1
NR 35
TC 0
Z9 0
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 70
DI 10.1145/3605779
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300011
DA 2024-07-18
ER

PT J
AU Song, SH
   Balaji, A
   Das, A
   Kandasamy, N
AF Song, Shihao
   Balaji, Adarsha
   Das, Anup
   Kandasamy, Nagarajan
TI Design-Technology Co-Optimization for NVM-Based Neuromorphic Processing
   Elements
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neuromorphic computing; design-technology co-optimization (DTCO);
   non-volatile memory (NVM); oxide-based resistive random access memory
   (OxRRAM)
ID SPIKING NEURAL-NETWORKS; COMPUTING SYSTEM; TRADE-OFFS; FRAMEWORK;
   INFERENCE; LIFETIME; COMPACT; NEURONS
AB An emerging use case of machine learning (ML) is to train a model on a high-performance system and deploy the trained model on energy-constrained embedded systems. Neuromorphic hardware platforms, which operate on principles of the biological brain, can significantly lower the energy overhead of an ML inference task, making these platforms an attractive solution for embedded ML systems. We present a design-technology tradeoff analysis to implement such inference tasks on the processing elements (PEs) of a non-volatile memory (NVM)-based neuromorphic hardware. Through detailed circuit-level simulations at scaled process technology nodes, we show the negative impact of technology scaling on the information-processing latency, which impacts the quality of service of an embedded ML system. At a finer granularity, the latency inside a PE depends on (1) the delay introduced by parasitic components on its current paths, and (2) the varying delay to sense different resistance states of its NVM cells. Based on these two observations, we make the following three contributions. First, on the technology front, we propose an optimization scheme where the NVM resistance state that takes the longest time to sense is set on current paths having the least delay, and vice versa, reducing the average PE latency, which improves the quality of service. Second, on the architecture front, we introduce isolation transistors within each PE to partition it into regions that can be individually power-gated, reducing both latency and energy. Finally, on the system-software front, we propose a mechanism to leverage the proposed technological and architectural enhancements when implementing an ML inference task on neuromorphic PEs of the hardware. Evaluations with a recent neuromorphic hardware architecture show that our proposed design-technology co-optimization approach improves both performance and energy efficiency of ML inference tasks without incurring high cost-per-bit.
C1 [Song, Shihao; Balaji, Adarsha; Das, Anup; Kandasamy, Nagarajan] Drexel Univ, 3141 Chestnut St, Philadelphia, PA 19104 USA.
C3 Drexel University
RP Das, A (corresponding author), Drexel Univ, 3141 Chestnut St, Philadelphia, PA 19104 USA.
EM anup.das@drexel.edu
RI Das, Anup/AAZ-4792-2021
OI Das, Anup/0000-0002-5673-2636
FU U.S. Department of Energy [DE-SC0022014]; National Science Foundation
   [CCF-1937419]; National Science Foundation Faculty Early Career
   Development Award [CCF-1942697]; U.S. Department of Energy (DOE)
   [DE-SC0022014] Funding Source: U.S. Department of Energy (DOE)
FX This work was supported by the U.S. Department of Energy under Award
   DE-SC0022014, the National Science Foundation Award CCF-1937419 (RTML:
   Small: Design of System Software to Facilitate Real-Time Neuromorphic
   Computing), and the National Science Foundation Faculty Early Career
   Development Award CCF-1942697 (CAREER: Facilitating Dependable
   Neuromorphic Computing: Vision, Architecture, and Impact on
   Programmability).
CR Amir A, 2013, IEEE IJCNN
   Ankit A, 2017, ICCAD-IEEE ACM INT, P533, DOI 10.1109/ICCAD.2017.8203823
   [Anonymous], 2022, ACM T EMBED COMPUT S, V21
   Balaji Adarsha, 2021, ICONS 2021: International Conference on Neuromorphic Systems 2021, DOI 10.1145/3477145.3477156
   Balaji A, 2020, 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), DOI 10.1109/igsc51522.2020.9290830
   Balaji A, 2021, IEEE EMBED SYST LETT, V13, P142, DOI 10.1109/LES.2020.3025873
   Balaji A, 2020, IEEE T VLSI SYST, V28, P76, DOI 10.1109/TVLSI.2019.2951493
   Balaji A, 2020, J SIGNAL PROCESS SYS, V92, P1293, DOI 10.1007/s11265-020-01573-8
   Balaji A, 2019, IEEE COMP SOC ANN, P194, DOI 10.1109/ISVLSI.2019.00043
   Balaji A, 2019, IEEE COMPUT ARCHIT L, V18, P149, DOI 10.1109/LCA.2019.2951507
   Balaji A, 2019, PR GR LAK SYMP VLSI, P495, DOI 10.1145/3299874.3319491
   Balaji A, 2018, J LOW POWER ELECTRON, V14, P508, DOI 10.1166/jolpe.2018.1582
   Balaji Adarsha, 2020, P IJCNN
   Bekolay T, 2014, FRONT NEUROINFORM, V7, DOI 10.3389/fninf.2013.00048
   Bose SK, 2019, CONF REC ASILOMAR C, P1522, DOI [10.1109/ieeeconf44664.2019.9048891, 10.1109/IEEECONF44664.2019.9048891]
   Burr GW, 2017, ADV PHYS-X, V2, P89, DOI 10.1080/23746149.2016.1259585
   Catthoor F., 2018, CMOS CIRCUITS BIOL S, P315
   Chen PY, 2016, IEEE T VLSI SYST, V24, P3460, DOI 10.1109/TVLSI.2016.2553123
   Chen PY, 2015, IEEE T ELECTRON DEV, V62, P4022, DOI 10.1109/TED.2015.2492421
   Chen YY, 2020, IEEE T ELECTRON DEV, V67, P1420, DOI 10.1109/TED.2019.2961505
   Chou TS, 2018, IEEE IJCNN
   Christensen DV, 2022, Arxiv, DOI [arXiv:2105.05956, DOI 10.48550/ARXIV.2105.05956]
   Curzel Serena, 2021, P ICCAD
   Das A, 2018, PR GR LAK SYMP VLSI, P419, DOI 10.1145/3194554.3194627
   Das A, 2018, 2018 IEEE/ACM INTERNATIONAL CONFERECE ON CONNECTED HEALTH: APPLICATIONS, SYSTEMS AND ENGINEERING TECHNOLOGIES (CHASE), P69, DOI 10.1145/3278576.3278598
   Das A, 2018, DES AUT TEST EUROPE, P1217, DOI 10.23919/DATE.2018.8342201
   Das A, 2018, NEURAL NETWORKS, V99, P134, DOI 10.1016/j.neunet.2017.12.015
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   DeBole MV, 2019, COMPUTER, V52, P20, DOI 10.1109/MC.2019.2903009
   Diehl PU, 2015, FRONT COMPUT NEUROSC, V9, DOI 10.3389/fncom.2015.00099
   Doevenspeck J, 2021, IEEE T ELECTRON DEV, V68, P2301, DOI 10.1109/TED.2021.3068696
   Fernando BR, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206929
   Fouda M, 2018, NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, P31, DOI 10.1145/3232195.3232226
   Fouda ME, 2020, IEEE ACCESS, V8, P228392, DOI 10.1109/ACCESS.2020.3044652
   Fouda ME, 2019, CONF REC ASILOMAR C, P495, DOI [10.1109/ieeeconf44664.2019.9049043, 10.1109/IEEECONF44664.2019.9049043]
   Fouda ME, 2018, IEEE T CIRCUITS-I, V65, P270, DOI 10.1109/TCSI.2017.2714101
   Frenkel C., 2020, THESIS U CATHOLIQUE
   Galluppi Francesco, 2012, P CF
   Goodman DFM, 2009, FRONT NEUROSCI-SWITZ, V3, P192, DOI 10.3389/neuro.01.026.2009
   Gopalakrishnan R, 2020, FRONT NEUROSCI-SWITZ, V14, DOI 10.3389/fnins.2020.00907
   Gulli A., 2017, Deep learning with Keras
   He Yintao, 2020, P DAC
   Hines ML, 1997, NEURAL COMPUT, V9, P1179, DOI 10.1162/neco.1997.9.6.1179
   Hore Alain, 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P2366, DOI 10.1109/ICPR.2010.579
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Hu M, 2014, IEEE T NEUR NET LEAR, V25, P1864, DOI 10.1109/TNNLS.2013.2296777
   Indiveri G, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, P820
   Jeong Y, 2018, IEEE T NANOTECHNOL, V17, P184, DOI 10.1109/TNANO.2017.2784364
   Ji Y, 2016, INT SYMP MICROARCH
   Huynh PK, 2022, Arxiv, DOI arXiv:2202.08897
   Kim Y, 2015, ACM J EMERG TECH COM, V11, DOI 10.1145/2700234
   Krestinskaya O, 2019, IEEE INT SYMP CIRC S
   Kundu S., 2021, P VTS
   Lakshmi Varshika M., 2022, P DATE
   Le Minh, 2021, P ISOCC
   Lee D, 2013, INT S HIGH PERF COMP, P615, DOI 10.1109/HPCA.2013.6522354
   Li TJ, 2017, DES AUT CON, DOI 10.1145/3061639.3062318
   Li YS, 2021, ADV INTELL SYST-GER, V3, DOI 10.1002/aisy.202000137
   Liao CY, 2021, IEEE ELECTR DEVICE L, V42, P617, DOI 10.1109/LED.2021.3060589
   Lin CK, 2018, ACM SIGPLAN NOTICES, V53, P78, DOI 10.1145/3192366.3192371
   Liu CC, 2015, DES AUT CON, DOI 10.1145/2744769.2744783
   Liu XX, 2018, ASIA S PACIF DES AUT, P141, DOI 10.1109/ASPDAC.2018.8297296
   Maass W, 1997, NEURAL NETWORKS, V10, P1659, DOI 10.1016/S0893-6080(97)00011-7
   Mallik A, 2017, S VLSI TECH, pT178, DOI 10.23919/VLSIT.2017.7998166
   MEAD C, 1990, P IEEE, V78, P1629, DOI 10.1109/5.58356
   Moradi S, 2018, IEEE T BIOMED CIRC S, V12, P106, DOI 10.1109/TBCAS.2017.2759700
   Mutlu Onur, 2014, [Supercomputing Frontiers and Innovations, Supercomputing Frontiers and Innovations], V1, P19
   Mutlu O, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P21, DOI 10.1109/IMW.2013.6582088
   Nukala NS, 2014, J PARALLEL DISTR COM, V74, P2452, DOI 10.1016/j.jpdc.2013.09.013
   Paul A, 2022, Arxiv, DOI arXiv:2201.11527
   Paul Ankita, 2021, P IGSC WORKSHOPS
   Rajendran B, 2019, IEEE SIGNAL PROC MAG, V36, P97, DOI 10.1109/MSP.2019.2933719
   Rakka M, 2021, IEEE T CIRCUITS-II, V68, P762, DOI 10.1109/TCSII.2020.3017477
   Shihao Song, 2020, ISMM 2020: Proceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management, P100, DOI 10.1145/3381898.3397215
   Shihao Song, 2020, ISMM 2020: Proceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management, P30, DOI 10.1145/3381898.3397210
   Shim WB, 2020, INT RELIAB PHY SYM, DOI 10.1109/irps45951.2020.9129252
   Song SH, 2021, Arxiv, DOI arXiv:2108.02023
   Song SA, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3462330
   Song SA, 2021, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP52443.2021.00010
   Song SH, 2020, 2020 16TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2020), P17, DOI 10.1109/EDCC51268.2020.00013
   Song SA, 2021, ASIA S PACIF DES AUT, P657, DOI 10.1145/3394885.3431529
   Song SH, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P38, DOI 10.1145/3372799.3394364
   Song SA, 2020, MIDWEST SYMP CIRCUIT, P596, DOI [10.1109/mwscas48704.2020.9184557, 10.1109/MWSCAS48704.2020.9184557]
   Song SH, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358180
   Song Shihao, 2021, P ICCAD
   Song Shihao, 2020, P IGSC WORKSHOPS
   Thomas SA, 2021, MIDWEST SYMP CIRCUIT, P309, DOI 10.1109/MWSCAS47672.2021.9531867
   Titirsha T., 2020, P LCPC
   Titirsha T, 2020, 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), DOI 10.1109/igsc51522.2020.9290845
   Titirsha T, 2022, IEEE T PARALL DISTR, V33, P288, DOI 10.1109/TPDS.2021.3065591
   Titirsha T, 2021, PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), P124, DOI 10.1145/3457388.3458664
   Tuli Shikhar, 2020, P ASP DAC
   Wijesinghe P, 2018, IEEE TETCI, V2, P345, DOI 10.1109/TETCI.2018.2829924
   Xu C, 2011, DES AUT TEST EUROPE, P734
   Xue Cheng-Xin, 2019, P ISSCC
   Yi-Hsuan Chiu, 2010, 2010 IEEE International Conference on IC Design & Technology (ICICDT), P20, DOI 10.1109/ICICDT.2010.5510298
   Yongtae Kim, 2012, 2012 IEEE 25th International SOC Conference (SOCC), P328, DOI 10.1109/SOCC.2012.6398336
   Young SR, 2019, IEEE INT CONF BIG DA, P4479, DOI 10.1109/BigData47090.2019.9006239
   Yu SM, 2014, IEEE INT SYMP CIRC S, P421, DOI 10.1109/ISCAS.2014.6865155
   Zhang XJ, 2018, PHYS STATUS SOLIDI A, V215, DOI 10.1002/pssa.201700875
   Zhao W, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1229175.1229176
   ZhehuiWang Huaipeng Zhang, 2020, P ICONS
   Zhu Z., 2018, P ICCAD, P1
NR 103
TC 3
Z9 3
U1 2
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 77
DI 10.1145/3524068
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Goyal, V
   Das, R
   Bertacco, V
AF Goyal, Vidushi
   Das, Reetuparna
   Bertacco, Valeria
TI Hardware-friendly User-specific Machine Learning for Edge Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Datasets; neural networks; image classification; pruning; inference;
   personalized ML
AB Machine learning (ML) on resource-constrained edge devices is expensive and often requires offloading computation to the cloud, which may compromise the privacy of user data. In contrast, the type of data processed at edge devices is user-specific and limited to a few inference classes. In this work, we explore building smaller, user-specific machine learning models, rather than utilizing a generic, compute-intensive machine learning model that caters to a diverse range of users. We first present a hardware-friendly, lightweight pruning technique to create user-specific models directly on mobile platforms, while simultaneously executing inferences. The proposed technique leverages compute sharing between pruning and inference, customizes the backward pass of training, and chooses a pruning granularity for efficient processing on edge. We then propose architectural support to prune user-specific models on a systolic edge ML inference accelerator. We demonstrate that user-specific models provide a speedup of 2.9x and 2.3x on the mobile CPUs for the ResNet-50 and Inception-V3 models.
C1 [Goyal, Vidushi; Das, Reetuparna; Bertacco, Valeria] Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48105 USA.
C3 University of Michigan System; University of Michigan
RP Goyal, V (corresponding author), Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48105 USA.
EM vidushi@umich.edu; reetudas@umich.edu; valeria@umich.edu
OI Das, Reetuparna/0000-0002-5894-8342
FU Semiconductor Research Corporation (SRC), System Level Design (SLD)
   thrust; Applications Driving Architectures (ADA) Research Center, a JUMP
   Center - SRC; Applications Driving Architectures (ADA) Research Center,
   a JUMP Center - DARPA
FX This work was supported by the Semiconductor Research Corporation (SRC),
   System Level Design (SLD) thrust and by the Applications Driving
   Architectures (ADA) Research Center, a JUMP Center co-sponsored by SRC
   and DARPA.
CR [Anonymous], Edge-tpu
   [Anonymous], iphone 12 pro specifications
   [Anonymous], WHAT IS NPU GALAXY W
   [Anonymous], INTEL IMAGE CLASSIFI
   [Anonymous], Xnnpack
   [Anonymous], Edge tpu performance benchmarks
   Apostolopoulos PA, 2020, IEEE ACM T NETWORK, V28, P1405, DOI 10.1109/TNET.2020.2983119
   Ashok A, 2017, Arxiv, DOI arXiv:1709.06030
   Bonawitz K, 2019, Arxiv, DOI arXiv:1902.01046
   Buckler M, 2018, Arxiv, DOI arXiv:1803.06312
   Cai H, 2018, PR MACH LEARN RES, V80
   Chen TQ, 2016, Arxiv, DOI [arXiv:1511.05641, DOI 10.48550/ARXIV.1511.05641]
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Gong ZXW, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P796, DOI 10.1109/MICRO50266.2020.00070
   Gong Zhangxiaowen, 2020, P ACM INT C PARALLEL, P279
   Guo SP, 2020, PROC CVPR IEEE, P1536, DOI 10.1109/CVPR42600.2020.00161
   Hadidi R, 2019, I S WORKL CHAR PROC, P35, DOI [10.1109/iiswc47752.2019.9041955, 10.1109/IISWC47752.2019.9041955]
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   He HT, 2020, IEEE T SIGNAL PROCES, V68, P1702, DOI 10.1109/TSP.2020.2976585
   He KM, 2016, Arxiv, DOI arXiv:1603.05027
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Holmes C, 2019, PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), DOI 10.1145/3302424.3303949
   Huang CT, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P182, DOI 10.1145/3352460.3358263
   Huang XL, 2018, MOBILE NETW APPL, V23, P68, DOI 10.1007/s11036-017-0962-2
   Jain A, 2018, CONF PROC INT SYMP C, P776, DOI 10.1109/ISCA.2018.00070
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kang YP, 2017, ACM SIGPLAN NOTICES, V52, P615, DOI 10.1145/3093336.3037698
   Khani M, 2020, IEEE T WIREL COMMUN, V19, P5635, DOI 10.1109/TWC.2020.2996144
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Luo CQ, 2020, IEEE T NETW SCI ENG, V7, P227, DOI 10.1109/TNSE.2018.2848960
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Lym S, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356156
   Mahmoud M, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P781, DOI 10.1109/MICRO50266.2020.00069
   Mattson P, 2020, IEEE MICRO, V40, P8, DOI 10.1109/MM.2020.2974843
   Whatmough PN, 2019, Arxiv, DOI arXiv:1902.11128
   Naumov M., 2019, ARXIV
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Riera M, 2018, CONF PROC INT SYMP C, P57, DOI 10.1109/ISCA.2018.00016
   Romero A, 2015, Arxiv, DOI arXiv:1412.6550
   Samajdar Ananda, 2018, arXiv, DOI DOI 10.48550/ARXIV.1811.02883
   Samragh M, 2017, ANN IEEE SYM FIELD P, P85, DOI 10.1109/FCCM.2017.43
   Samuel N, 2017, IEEE INT WORK SIGN P
   Simonyan K, 2014, Arxiv, DOI arXiv:1406.2199
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song MC, 2018, INT S HIGH PERF COMP, P92, DOI 10.1109/HPCA.2018.00018
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Wang SQ, 2020, IEEE T COMPUT AID D, V39, P2254, DOI 10.1109/TCAD.2019.2944584
   Wang XW, 2019, INT S HIGH PERF COMP, P81, DOI 10.1109/HPCA.2019.00029
   Wang ZH, 2020, INT CONFER PARA, P31, DOI 10.1145/3410463.3414654
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Ye H, 2018, IEEE WIREL COMMUN LE, V7, P114, DOI 10.1109/LWC.2017.2757490
   Yosinski J, 2014, ADV NEUR IN, V27
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Zhang JQ, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P292, DOI 10.1145/3307650.3322263
   Zhu YH, 2018, Arxiv, DOI arXiv:1803.11232
NR 66
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 62
DI 10.1145/3524125
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200015
DA 2024-07-18
ER

PT J
AU Jeong, E
   Kim, J
   Ha, S
AF Jeong, Eunjin
   Kim, Jangryul
   Ha, Soonhoi
TI TensorRT-Based Framework and Optimization Methodology for Deep Learning
   Inference on Jetson Boards
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep learning; optimization; framework; acceleration
AB As deep learning inference applications are increasing in embedded devices, an embedded device tends to equip neural processing units (NPUs) in addition to a multi-core CPU and a GPU. NVIDIA Jetson AGX Xavier is an example. For fast and efficient development of deep learning applications, TensorRT is provided as the SDK for high-performance inference, including an optimizer and runtime that delivers low latency and high throughput for deep learning inference applications. Like most deep learning frameworks, TensorRT assumes that the inference is executed on a single processing element, GPU or NPU, not both. In this article, we present a TensorRT-based framework supporting various optimization parameters to accelerate a deep learning application targeted on an NVIDIA Jetson embedded platform with heterogeneous processors, including multi-threading, pipelining, buffer assignment, and network duplication. Since the design space of allocating layers to diverse processing elements and optimizing other parameters is huge, we devise a parameter optimization methodology that consists of a heuristic for balancing pipeline stages among heterogeneous processors and fine-tuning the process for optimizing parameters. With nine real-life benchmarks, we could achieve 101%similar to 680% performance improvement and up to 55% energy reduction over the baseline inference using a GPU only.
C1 [Jeong, Eunjin; Kim, Jangryul; Ha, Soonhoi] Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea.
C3 Seoul National University (SNU)
RP Ha, S (corresponding author), Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea.
EM chjej202@snu.ac.kr; urmydata@snu.ac.kr; sha@snu.ac.kr
RI Jeong, EunJin/HSE-5749-2023
OI Jeong, EunJin/0000-0002-9585-3369
FU Samsung Electronics Co., Ltd. [IO201210-07941-01]
FX This work was supported by Samsung Electronics Co., Ltd. (grant no.
   IO201210-07941-01).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2021, NVIDIA TENSORRT
   [Anonymous], 2021, NVIDIA JETSON PLATFO
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   CodaLab, 2021, US
   Densenet201+Yolo, 2020, US
   Fowler M., 2002, Patterns of Enterprise Application Architecture
   Golestani H., 2016, P 24 ACM INT C MULT, P1201
   Google TensorFlow Lite, 2021, US
   Hegde G, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968511
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Jeong E, 2022, IEEE EMBED SYST LETT, V14, P15, DOI 10.1109/LES.2021.3087707
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Kang D, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240786
   Kang D, 2020, IEEE ACCESS, V8, P43980, DOI 10.1109/ACCESS.2020.2977496
   Kang D, 2018, DES AUT TEST EUROPE, P715, DOI 10.23919/DATE.2018.8342102
   Lane ND, 2016, 2016 15TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN)
   Mathur A, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P68, DOI 10.1145/3081333.3081359
   Mezzetti E., 2019, 31 EUROMICRO C REAL
   Minakova S, 2020, LECT NOTES COMPUT SC, V12471, P18, DOI 10.1007/978-3-030-60939-9_2
   Mirhoseini A., 2018, INT C LEARN REPR
   Paszke A, 2019, ADV NEUR IN, V32
   Rallapalli S., 2016, IEEE T CIRC SYST VID
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Redmon Joseph, 2013, Darknet: Open Source Neural Networks in C, DOI DOI 10.1109/CVPR.2016.91
   Tang LP, 2018, Arxiv, DOI arXiv:1807.09667
   Verucchi M, 2020, IEEE INT C EMERG, P937, DOI [10.1109/etfa46521.2020.9212130, 10.1109/ETFA46521.2020.9212130]
   Wang CY, 2021, PROC CVPR IEEE, P13024, DOI 10.1109/CVPR46437.2021.01283
   Wang CY, 2020, IEEE COMPUT SOC CONF, P1571, DOI 10.1109/CVPRW50498.2020.00203
   Wang SQ, 2020, IEEE T COMPUT AID D, V39, P2254, DOI 10.1109/TCAD.2019.2944584
   Xiang YC, 2019, REAL TIM SYST SYMP P, P392, DOI 10.1109/RTSS46320.2019.00042
   Xu XW, 2021, IEEE T PATTERN ANAL, V43, P392, DOI 10.1109/TPAMI.2019.2932429
   Yang M, 2019, IEEE REAL TIME, P305, DOI 10.1109/RTAS.2019.00033
   Zhou HS, 2018, IEEE REAL TIME, P190, DOI 10.1109/RTAS.2018.00028
NR 36
TC 25
Z9 27
U1 5
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 51
DI 10.1145/3508391
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200004
DA 2024-07-18
ER

PT J
AU Resch, S
   Khatamifard, SK
   Chowdhury, ZI
   Zabihi, M
   Zhao, ZY
   Cilasun, H
   Wang, JP
   Sapatnekar, SS
   Karpuzcu, UR
AF Resch, Salonik
   Khatamifard, S. Karen
   Chowdhury, Zamshed I.
   Zabihi, Masoud
   Zhao, Zhengyang
   Cilasun, Husrev
   Wang, Jian-Ping
   Sapatnekar, Sachin S.
   Karpuzcu, Ulya R.
TI Energy-efficient and Reliable Inference in Nonvolatile Memory under
   Extreme Operating Conditions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Processing in memory; beyond-edge computing
ID NEURAL-NETWORK; SOFT ERRORS; MITIGATION; RADIATION; CIRCUIT; DESIGN;
   TECHNOLOGIES; ARCHITECTURE; PERFORMANCE; TOLERANCE
AB Beyond-edge devices can operate outside the reach of the power grid and without batteries. Such devices can be deployed in large numbers in regions that are difficult to access. Using machine learning, these devices can solve complex problems and relay valuable information back to a host. Many such devices deployed in low Earth orbit can even be used as nanosatellites. Due to the harsh and unpredictable nature of the environment, these devices must be highly energy-efficient, be capable of operating intermittently over a wide temperature range, and be tolerant of radiation. Here, we propose a non-volatile processing-in-memory architecture that is extremely energy-efficient, supports minimal overhead checkpointing for intermittent computing, can operate in a wide range of temperatures, and has a natural resilience to radiation.
C1 [Resch, Salonik; Khatamifard, S. Karen; Chowdhury, Zamshed I.; Zabihi, Masoud; Zhao, Zhengyang; Cilasun, Husrev; Wang, Jian-Ping; Sapatnekar, Sachin S.; Karpuzcu, Ulya R.] Univ Minnesota, 200 Union St SE, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Resch, S (corresponding author), Univ Minnesota, 200 Union St SE, Minneapolis, MN 55455 USA.
EM resc0059@umn.edu; khatami@umn.edu
RI zhao, zhengyang/HGB-0875-2022; WANG, JINGYI/GSJ-1241-2022
OI Wang, Jian-Ping/0000-0003-2815-6624
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Anguita D., 2013, P 21 EUROPEAN S ARTI
   [Anonymous], 2016, ARXIV160202830
   [Anonymous], 2019, UCI Machine Learning repository
   [Anonymous], 2021, LEO TEMPERATURES
   [Anonymous], 2019, US
   Aouda FaycalAit., 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P738, DOI 10.1109/TCAD.2016.2527713
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Barton Mark., 2005, Modular thermal design concepts: Thermal design of a spacecraft on a module level for leo missions
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Bayer T, 2017, AEROSP CONF PROC
   Berthou G, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P189
   Chandrakasan AP, 2008, SYMP VLSI CIRCUITS, P2, DOI 10.1109/VLSIC.2008.4585930
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chen XZ, 2018, ASIA S PACIF DES AUT, P123, DOI 10.1109/ASPDAC.2018.8297293
   Chowdhury Z, 2018, IEEE COMPUT ARCHIT L, V17, P42, DOI 10.1109/LCA.2017.2751042
   Cilasun H, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218673
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Conraux Y, 2003, J APPL PHYS, V93, P7301, DOI 10.1063/1.1558659
   Conti F, 2018, IEEE T COMPUT AID D, V37, P2940, DOI 10.1109/TCAD.2018.2857019
   de Winkel J, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P53, DOI 10.1145/3373376.3378464
   Denby B, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P939, DOI 10.1145/3373376.3378473
   Denby B, 2019, IEEE COMPUT ARCHIT L, V18, P59, DOI 10.1109/LCA.2019.2907539
   Diao ZT, 2007, APPL PHYS LETT, V90, DOI 10.1063/1.2717556
   Dong XY, 2008, DES AUT CON, P554
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Dürrenfeld P, 2015, PHYS REV B, V92, DOI 10.1103/PhysRevB.92.214424
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Fang Su, 2017, 2017 Symposium on VLSI Technology, pT260, DOI 10.23919/VLSIT.2017.7998149
   Fleming PR, 2008, IEEE T CIRCUITS-II, V55, P838, DOI 10.1109/TCSII.2008.923437
   Ganesan K, 2019, INT S HIGH PERF COMP, P211, DOI 10.1109/HPCA.2019.00039
   Garello K, 2018, SYMP VLSI CIRCUITS, P81, DOI 10.1109/VLSIC.2018.8502269
   Gerardin S, 2010, IEEE T NUCL SCI, V57, P3016, DOI 10.1109/TNS.2010.2084101
   Gobieski G, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P670, DOI 10.1145/3352460.3358277
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gobieski Graham., 2018, Intermittent deep neural network inference
   Greenspan H, 2016, IEEE T MED IMAGING, V35, P1153, DOI 10.1109/TMI.2016.2553401
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Harjani R., 2014, CUSTOM INTEGRATED CI, P1
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hester Josiah., 2016, Amulet: An Energy-Efficient, P216
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Hirtzlin Tifenn., 2019, 2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), P1, DOI DOI 10.1109/NANOARCH47378
   Hu G, 2015, 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Huang XD, 2020, IEEE ELECTR DEVICE L, V41, P549, DOI 10.1109/LED.2020.2977397
   Hughes H, 2012, IEEE T NUCL SCI, V59, P3027, DOI 10.1109/TNS.2012.2223487
   Hwang K, 2014, IEEE WRK SIG PRO SYS, P174
   Jan Guenole., 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, P1, DOI DOI 10.1109/VLSIT.2014.6894357
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Jia H, 2019, JOINT CONF IEEE INT, DOI 10.1109/fcs.2019.8856126
   Jun SW, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P1, DOI 10.1145/2749469.2750412
   Jung W, 2014, ISSCC DIG TECH PAP I, V57, P398, DOI 10.1109/ISSCC.2014.6757486
   Kang Y, 2013, IEEE S MASS STOR SYS
   Kappert H, 2015, IEEE INT SYMP CIRC S, P1162, DOI 10.1109/ISCAS.2015.7168845
   Kim S, 2014, P IEEE, V102, P1649, DOI 10.1109/JPROC.2014.2357031
   Kim S, 2016, INFORM SCIENCES, V327, P183, DOI 10.1016/j.ins.2015.07.056
   Kobayashi D, 2017, JPN J APPL PHYS, V56, DOI 10.7567/JJAP.56.0802B4
   Kobayashi D, 2014, IEEE T NUCL SCI, V61, P1710, DOI 10.1109/TNS.2014.2304738
   Kohavi R., 1996, KDD-96 Proceedings. Second International Conference on Knowledge Discovery and Data Mining, P202
   Kortbeek V, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P85, DOI 10.1145/3373376.3378476
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kumar Jeetendra., 2005, P WORKSHOP SYSTEM EF
   Lang LL, 2020, APPL PHYS LETT, V116, DOI 10.1063/1.5129553
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee SC, 2011, IEEE INT SYM WRBL CO, P3, DOI 10.1109/ISWC.2011.27
   Leonov V, 2013, IEEE SENS J, V13, P2284, DOI 10.1109/JSEN.2013.2252526
   Li SC, 2016, DES AUT CON, DOI [10.1109/ICAUMS.2016.8479697, 10.1145/2897937.2898064]
   Liang S, 2018, NEUROCOMPUTING, V275, P1072, DOI 10.1016/j.neucom.2017.09.046
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Liu QR, 2016, IEEE NON-VOLATILE ME
   Liu YP, 2015, DES AUT CON, DOI 10.1145/2744769.2747910
   Lowther R, 2011, P ADDITIONAL C DEVIC
   Lucia B, 2021, GETMOBILE-MOB COMPU, V25, P16, DOI 10.1145/3471440.3471446
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Lucia Brandon, 2017, 2nd Summit on Advances in Programming Languages ( SNAPL 2017)
   Lukosevicius Giedrius., 2017, Proceedings of the Fifth ACM International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P31
   Ma KS, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P204, DOI 10.1145/3123939.3124533
   Ma KS, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3077575
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Manic M, 2016, IEEE IND ELECTRON M, V10, P32, DOI 10.1109/MIE.2016.2615575
   Mavis DG, 2002, INT REL PHY, P216, DOI 10.1109/RELPHY.2002.996639
   Miguel JS, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P600, DOI [10.1109/MICRO.2018.00055, 10.1109/MICR0.2018.00055]
   Mizukami S, 2009, J APPL PHYS, V105, DOI 10.1063/1.3067607
   Montoya EA, 2020, SCI REP-UK, V10, DOI 10.1038/s41598-020-67257-2
   Nicolaidis M, 1999, IEEE VLSI TEST SYMP, P86, DOI 10.1109/VTEST.1999.766651
   Noguchi H., 2015, Solid-State Circuits Conference-(ISSCC), 2015 IEEE International, IEEE, P1, DOI [DOI 10.1109/ISSCC.2015.7062963, DOI 10.1109/ISSCC.2015.]
   Oboril F, 2015, IEEE T COMPUT AID D, V34, P367, DOI 10.1109/TCAD.2015.2391254
   Oliveira R, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P905
   Patra B, 2018, IEEE J SOLID-ST CIRC, V53, P309, DOI 10.1109/JSSC.2017.2737549
   Pawlowski J. Thomas, 2011, 2011 IEEE Hot Chips 23 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2011.7477494
   Qiu KN, 2020, INT S HIGH PERF COMP, P315, DOI 10.1109/HPCA47549.2020.00034
   R Core Team, 2018, R LANG ENV STAT COMP
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rarnadass YK, 2007, IEEE POWER ELECTRON, P2353
   Ren FH, 2012, IEEE T NUCL SCI, V59, P3034, DOI 10.1109/TNS.2012.2224375
   Resch S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P400, DOI 10.1109/MICRO50266.2020.00042
   Resch S, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3357250
   Resch Salonik, 2021, IEEE COMPUT ARCHITEC
   Rezaei S, 2018, PR IEEE COMP DESIGN, P374, DOI 10.1109/ICCD.2018.00063
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Saida D., 2016, VLSI Technology, 2016 IEEE Symposium on, P1, DOI DOI 10.1109/VLSIT.2016.7573412
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sato H, 2014, APPL PHYS LETT, V105, DOI 10.1063/1.4892924
   Sayil S., 2016, Soft Error Mechanisms, Modeling and Mitigation, DOI [10.1007/978-3-319-30607-0, DOI 10.1007/978-3-319-30607-0]
   Sayil S, 2019, ANALOG INTEGR CIRC S, V99, P63, DOI 10.1007/s10470-018-1300-8
   Sayil S, 2017, IEEE DES TEST, V34, P47, DOI 10.1109/MDAT.2015.2499272
   Schrimpf R.D., 2004, Radiation effects and soft errors in integrated circuits and electronic devices, V34
   Seok M, 2008, SYMP VLSI CIRCUITS, P188, DOI 10.1109/VLSIC.2008.4586001
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shin M, 2014, 2014 11TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE ELECTRONICS (WOLTE), P29, DOI 10.1109/WOLTE.2014.6881018
   Singh G, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P608, DOI 10.1109/DSD.2018.00106
   Sun Xiaoyu, 2018, ASIA S PACIFIC DESIG, P374
   Tang TQ, 2017, ASIA S PACIF DES AUT, P782, DOI 10.1109/ASPDAC.2017.7858419
   Torabzadehkashi M, 2019, EUROMICRO WORKSHOP P, P430, DOI 10.1109/EMPDP.2019.8671589
   Torabzadehkashi M, 2018, IEEE SYM PARA DISTR, P1260, DOI 10.1109/IPDPSW.2018.00195
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Valavi H, 2019, IEEE J SOLID-ST CIRC, V54, P1789, DOI 10.1109/JSSC.2019.2899730
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Vasisht D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P515
   Wang Jian-Ping., 2016, Nanomagnetic and Spintronic Devices for Energy-Efficient Memory and Computing, page, P133
   Wang JC, 2020, IEEE J SOLID-ST CIRC, V55, P76, DOI 10.1109/JSSC.2019.2939682
   Wang QW, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993641
   Williams H, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P69, DOI 10.1145/3373376.3378478
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Xia L., 2016, P 53 ANN DESIGN AUTO, P125
   Xia LX, 2016, DES AUT CON, DOI 10.1145/2897937.2898101
   Yamada K, 2018, INT RELIAB PHY SYM
   Yau Jeng-Bang., 2017, P 35 INT COSMIC RAY
   Yelten Mustafa Berke, BALKAN J ELECT COMPU, V7, P3
   Yu SM, 2016, INT EL DEVICES MEET
   Yuan L, 2006, PHYS REV B, V73, DOI 10.1103/PhysRevB.73.134403
   Zabihi M, 2020, IEEE J EXPLOR SOLID-, V6, P71, DOI 10.1109/JXCDC.2020.2985314
   Zabihi M, 2019, IEEE T COMPUT, V68, P1159, DOI 10.1109/TC.2018.2858251
   Zabihi M, 2019, INT SYM QUAL ELECT, P52, DOI 10.1109/ISQED.2019.8697377
   Zajac Stephanie A., P IEEE RAD EFFECTS D, P1
   Zhang JT, 2019, IEEE J EM SEL TOP C, V9, P358, DOI 10.1109/JETCAS.2019.2912352
   Zhou QM, 2006, IEEE T COMPUT AID D, V25, P155, DOI 10.1109/TCAD.2005.853696
   Zhou QM, 2008, PROC EUR TEST SYMP, P179, DOI 10.1109/ETS.2008.39
NR 149
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 57
DI 10.1145/3520130
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200010
DA 2024-07-18
ER

PT J
AU An, SZ
   Ogras, UY
AF An, Sizhe
   Ogras, Umit Y.
TI MARS: mm Wave-based Assistive Rehabilitation System for Smart Healthcare
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Human pose estimation; point cloud; millimeter wave; smart healthcare
ID PARKINSONS-DISEASE; POSE; RECOGNITION; CHALLENGES; MOVEMENT; PEOPLE
AB Rehabilitation is a crucial process for patients suffering from motor disorders. The current practice is performing rehabilitation exercises under clinical expert supervision. New approaches are needed to allow patients to perform prescribed exercises at their homes and alleviate commuting requirements, expert shortages, and healthcare costs. Human joint estimation is a substantial component of these programs since it offers valuable visualization and feedback based on body movements. Camera-based systems have been popular for capturing joint motion. However, they have high-cost, raise serious privacy concerns, and require strict lighting and placement settings. We propose a millimeter-wave (mmWave)-based assistive rehabilitation system (MARS) for motor disorders to address these challenges. MARS provides a low-cost solution with a competitive object localization and detection accuracy. It first maps the 5D time-series point cloud from mmWave to a lower dimension. Then, it uses a convolution neural network (CNN) to estimate the accurate location of human joints. MARS can reconstruct 19 human joints and their skeleton from the point cloud generated by mmWave radar. We evaluate MARS using ten specific rehabilitation movements performed by four human subjects involving all body parts and obtain an average mean absolute error of 5.87 cm for all joint positions. To the best of our knowledge, this is the first rehabilitation movements dataset using mmWave point cloud. MARS is evaluated on the Nvidia Jetson Xavier-NX board. Model inference takes only 64 mu s and consumes 442 mu J energy. These results demonstrate the practicality of MARS on low-power edge devices.
C1 [An, Sizhe; Ogras, Umit Y.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP An, SZ (corresponding author), Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
EM sizhe.an@wisc.edu; uogras@wisc.edu
RI An, Sizhe/ACA-8079-2022; Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; AN, SIZHE/0000-0002-9211-4886
FU NSF CAREER award [CNS-2114499]
FX This research was funded in part by NSF CAREER award CNS-2114499.
CR Abadi M., 2015, TENSORFLOW LARGE SCA
   Abbate S, 2014, INT J TELEMED APPL, V2014, DOI 10.1155/2014/617495
   Abbruzzese G, 2016, PARKINSONISM RELAT D, V22, pS60, DOI 10.1016/j.parkreldis.2015.09.005
   Abdalla AT, 2018, ETRI J, V40, P376, DOI 10.4218/etrij.2017-0241
   Adib F, 2015, ACM T GRAPHIC, V34, DOI 10.1145/2816795.2818072
   Ahad MdAtiqurRahman, 2019, P IEEE C COMP VIS PA, P1
   [Anonymous], 2014, Datasheet
   Antunes J., 2018, BMVC, P332
   Ar I, 2014, IEEE T NEUR SYS REH, V22, P1160, DOI 10.1109/TNSRE.2014.2326254
   Aung MSH, 2016, IEEE T AFFECT COMPUT, V7, P435, DOI 10.1109/TAFFC.2015.2462830
   Bhat G, 2019, IEEE DES TEST, V36, P27, DOI 10.1109/MDAT.2019.2906110
   Bondarenko M., 2011, Radioelectronics and Communications Systems, V54, P436, DOI 10.3103/S0735272711080061
   Cao Z, 2017, PROC CVPR IEEE, P1302, DOI 10.1109/CVPR.2017.143
   Chollet F, 2015, KERAS
   Czarnecki K, 2012, PARKINSONISM RELAT D, V18, P247, DOI 10.1016/j.parkreldis.2011.10.011
   Dham Vivek, 2017, SWRA553 TEXAS I
   Giorgino T, 2009, IEEE T INF TECHNOL B, V13, P1012, DOI 10.1109/TITB.2009.2028020
   Giorgino T, 2009, IEEE T NEUR SYS REH, V17, P409, DOI 10.1109/TNSRE.2009.2019584
   Godfrey A, 2008, MED ENG PHYS, V30, P1364, DOI 10.1016/j.medengphy.2008.09.005
   He KM, 2020, IEEE T PATTERN ANAL, V42, P386, DOI [10.1109/TPAMI.2018.2844175, 10.1109/ICCV.2017.322]
   Intel, 2014, REALS SENS
   King DB, 2015, ACS SYM SER, V1214, P1
   Lee KB, 2015, INT J REHABIL RES, V38, P173, DOI 10.1097/MRR.0000000000000108
   Leightley D, 2013, IEEE SYS MAN CYBERN, P261, DOI 10.1109/SMC.2013.51
   Lemic F, 2016, INT WIREL COMMUN, P1033, DOI 10.1109/IWCMC.2016.7577201
   Liu HP, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3432235
   Meng Z, 2020, AAAI CONF ARTIF INTE, V34, P849
   Microsoft, 2014, Kinect sensor
   Minkler Gary, 1990, NASA STI RECON TECHN, V90, P23371
   Nvidia, 2014, Jetson Xavier NX Developer Kit
   Patel S, 2012, J NEUROENG REHABIL, V9, DOI 10.1186/1743-0003-9-21
   Ramanan D, 2005, PROC CVPR IEEE, P271
   Rao Sandeep, 2017, TEX INSTR TI MMWAV T
   Sengupta A, 2020, IEEE SENS J, V20, P10032, DOI 10.1109/JSEN.2020.2991741
   Shao L, 2013, IEEE T CYBERNETICS, V43, P1314, DOI 10.1109/TCYB.2013.2276144
   de Lima ALS, 2017, PLOS ONE, V12, DOI 10.1371/journal.pone.0189161
   Singh AD, 2019, PROCEEDINGS OF THE 3RD ACM WORKSHOP ON MILLIMETER-WAVE NETWORKS AND SENSING SYSTEMS, MMNETS 2019, P51, DOI 10.1145/3349624.3356768
   Szczuko P, 2019, MULTIMED TOOLS APPL, V78, P29357, DOI 10.1007/s11042-019-7433-7
   Ten Bhomer Martijn, 2013, NORDES, V1, P5
   Texas Instruments, 2014, MMWAVETUTORIAL
   Texas Instruments, 2014, IWR1443BOOST
   Texas Instruments, 2020, MMWAVEFUNDAMENTALS
   Texas Instruments, 2018, ZON OCC
   Vakanski A, 2018, DATA, V3, DOI 10.3390/data3010002
   Wang Q, 2017, J NEUROENG REHABIL, V14, DOI 10.1186/s12984-017-0229-y
   Weiss A, 2019, GAIT POSTURE, V67, P224, DOI 10.1016/j.gaitpost.2018.10.018
   Yang ZC, 2016, MOBIHOC '16: PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P211, DOI 10.1145/2942358.2942381
   Zhao MM, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P267, DOI 10.1145/3230543.3230579
NR 48
TC 29
Z9 30
U1 4
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 72
DI 10.1145/3477003
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600023
DA 2024-07-18
ER

PT J
AU Lee, G
   Kim, B
   Song, S
   Kim, C
   Kim, J
   Kim, H
AF Lee, Gyeongmin
   Kim, Bongjun
   Song, Seungbin
   Kim, Changsu
   Kim, Jong
   Kim, Hanjun
TI Precise Correlation Extraction for IoT Fault Detection With Concurrent
   Activities
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Internet of Things; anomaly detection; compiler
ID ACTIVITY RECOGNITION
AB In the Internet of Things (IoT) environment, detecting a faulty device is crucial to guarantee the reliable execution of IoT services. To detect a faulty device, existing schemes trace a series of events among IoT devices within a certain time window, extract correlations among them, and find a faulty device that violates the correlations. However, if a few users share the same IoT environment, since their concurrent activities make non-correlated devices react together in the same time window, the existing schemes fail to detect a faulty device without differentiating the concurrent activities. To correctly detect a faulty device in the multiple concurrent activities, this work proposes a new precise correlation extraction scheme, called PCoExtractor. Instead of using a time window, PCoExtractor continuously traces the events, removes unrelated device statuses that inconsistently react for the same activity, and constructs fine-grained correlations. Moreover, to increase the detection precision, this work newly defines a fine-grained correlation representation that reflects not only sensor values and functionalities of actuators but also their transitions and program states such as contexts. Compared to existing schemes, PCoExtractor detects and identifies 40.06% more faults for 4 IoT services with concurrent activities of 12 users while reducing 80.3% of detection and identification times.
C1 [Lee, Gyeongmin] Samsung Adv Inst Technol, 130 Samsung Ro, Suwon 16678, Gyeonggi, South Korea.
   [Kim, Bongjun; Kim, Changsu; Kim, Jong] POSTECH, 77 Cheongam Ro, Pohang 37673, Gyeongbuk, South Korea.
   [Song, Seungbin; Kim, Hanjun] Yonsei Univ, 50 Yonsei Ro, Seoul 03722, South Korea.
C3 Samsung; Pohang University of Science & Technology (POSTECH); Yonsei
   University
RP Kim, H (corresponding author), Yonsei Univ, 50 Yonsei Ro, Seoul 03722, South Korea.
EM gm05.lee@samsung.com; bong90@postech.ac.kr; seungbin@yonsei.ac.kr;
   kcs9301@postech.ac.kr; jkim@postech.ac.kr; hanjun@yonsei.ac.kr
RI Kim, Bongjun/KHU-3170-2024
OI Kim, Bongjun/0000-0002-5142-0262; Kim, Hanjun/0000-0002-0762-7901
FU Institute of Information and Communication Technology Planning and
   Evaluation (IITP) - Ministry of Science and ICT [IITP-2020-0-01847,
   IITP-2020-0-01361, IITP-2021-0-00853]; Samsung Electronics
FX This work is supported by IITP-2020-0-01847, IITP-2020-0-01361 and
   IITP-2021-0-00853 through the Institute of Information and Communication
   Technology Planning and Evaluation (IITP) funded by the Ministry of
   Science and ICT. This work is also supported by Samsung Electronics.
CR AllJoyn, 2018, ALLJOYN
   [Anonymous], 2009, Pervasive Computing and Communications, DOI DOI 10.1109/PERCOM.2009.4912776
   Antonakakis M, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1093
   Ardekani MS, 2017, PROCEEDINGS OF THE 2017 INTERNATIONAL MIDDLEWARE CONFERENCE (MIDDLEWARE'17), P41, DOI 10.1145/3135974.3135988
   Azkune G, 2018, IEEE ACCESS, V6, P41745, DOI 10.1109/ACCESS.2018.2861004
   Birnbach S, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1455, DOI 10.1145/3319535.3354254
   Choi J, 2018, I C DEPEND SYS NETWO, P610, DOI 10.1109/DSN.2018.00068
   Civitarese G, 2018, INT CONF PERVAS COMP, P125
   CommunitySmartapps 2021, SMARTTHINGS SMARTAPP
   Cook DJ, 2013, COMPUTER, V46, P62, DOI 10.1109/MC.2012.328
   Fernandes E, 2016, P IEEE S SECUR PRIV, P636, DOI 10.1109/SP.2016.44
   Ghosh N, 2019, IEEE INTERNET THINGS, V6, P10773, DOI 10.1109/JIOT.2019.2941767
   Guo S, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P253
   Heo J, 2009, ACM/IEEE SIXTH INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING AND COMMUNICATIONS (ICAC '09), P77
   Hnat T. W., 2011, P 9 ACM C EMB NETW S, P232, DOI DOI 10.1145/2070942.2070966
   Hunger C, 2018, ACM SIGPLAN NOTICES, V53, P722, DOI [10.1145/3296957.3173213, 10.1145/3173162.3173213]
   IoTivity 2021, IOTIVITY
   Jia YHA, 2017, 24TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2017), DOI 10.14722/ndss.2017.23051
   Kapitanova K, 2012, UBICOMP'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P51
   Kodeswaran P A., 2016, Proceedings of the 14th Annual International Conference on Mobile Systems, Applications, and Services, P43, DOI [10.1145/2906388.2906406, DOI 10.1145/2906388.2906406]
   Kumar D, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1169
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Liono J, 2019, INT CONF PERVAS COMP, DOI 10.1109/percom.2019.8767394
   Miettinen M, 2017, INT CON DISTR COMP S, P2177, DOI 10.1109/ICDCS.2017.283
   Munir S, 2014, IEEE INT CONF MOB, P73, DOI 10.1109/MASS.2014.16
   Norris M, 2020, 2020 ACM/IEEE FIFTH INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI 2020), P142, DOI 10.1109/IoTDI49375.2020.00021
   openHAB 2021, OPENHAB
   PublicSmartapps 2021, SMARTTHINGS PUBLIC S
   Riboni D, 2016, UBICOMP'16: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P1, DOI 10.1145/2971648.2971691
   Schuster R, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1056, DOI 10.1145/3243734.3243817
   Shen CG, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P143
   Sikder AK, 2019, 35TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSA), P28, DOI 10.1145/3359789.3359840
   Sikder AK, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P397
   SmartThings, 2020, SAMSUNG SMARTTHINGS
   Soltan S, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P15
   Su S, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9030437
   Su X, 2018, INT CONF PERVAS COMP, P199
   Nguyen TD, 2019, INT CON DISTR COMP S, P756, DOI 10.1109/ICDCS.2019.00080
   van Kasteren TLM, 2011, ATL AMB PERVAS INTEL, V4, P165
   Wang T, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P652, DOI 10.1109/INM.2015.7140351
   Wang XQ, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1151
   WSU CASAS Datasets 2020, WSU CASAS DATASETS
   Ye J, 2016, PERVASIVE MOB COMPUT, V33, P32, DOI 10.1016/j.pmcj.2016.06.012
   Ye J, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATION WORKSHOPS (PERCOM WORKSHOPS), P44, DOI 10.1109/PERCOMW.2015.7133991
   Ye J, 2015, INT CONF PERVAS COMP, P20, DOI 10.1109/PERCOM.2015.7146505
   Ye JS, 2019, PUBLIC HEALTH NUTR, V22, P1048, DOI [10.1017/s1368980018003129, 10.1017/S1368980018003129]
   Zhao PS, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P78, DOI 10.1109/ICPHM.2017.7998309
   Zhou S, 2015, IEEE INT CONF SERV, P65, DOI 10.1109/SOCA.2015.38
   Zhou W, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1133
NR 49
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 94
DI 10.1145/3477025
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600045
DA 2024-07-18
ER

PT J
AU Oh, C
   So, J
   Kim, S
   Yi, YM
AF Oh, Chanyoung
   So, Junhyuk
   Kim, Sumin
   Yi, Youngmin
TI Exploiting Activation Sparsity for Fast CNN Inference on Mobile GPUs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE On-device deep learning; convolutional neural network; sparsity
AB Over the past several years, the need for on-device deep learning has been rapidly increasing, and efficient CNN inference on mobile platforms has been actively researched. Sparsity exploitation has been one of the most active research themes, but the studies mostly focus on weight sparsity by weight pruning. Activation sparsity, on the contrary, requires compression at runtime for every input tensor. Hence, the research on activation sparsity mainly targets NPUs that can efficiently process this with their own hardware logic. In this paper, we observe that it is difficult to accelerate CNN inference on mobile GPUs with natural activation sparsity and that the widely used CSR-based sparse convolution is not sufficiently effective due to the compression overhead. We propose several novel sparsification methods that can boost activation sparsity without harming accuracy. In particular, we selectively sparsify some layers with an extremely high sparsity and adopt sparse convolution or dense convolution depending on the layers. Further, we present an efficient sparse convolution method without compression and demonstrate that it can be faster than the CSR implementation. With ResNet-50, we achieved 1.88x speedup compared to TFLite on a Mali-G76 GPU.
C1 [Oh, Chanyoung] KT AI2XL, Taebong Ro 151, Seoul 06763, South Korea.
   [Oh, Chanyoung; So, Junhyuk; Kim, Sumin; Yi, Youngmin] Univ Seoul, Seoulsiripdae Ro 163, Seoul, South Korea.
C3 University of Seoul
RP Yi, YM (corresponding author), Univ Seoul, Seoulsiripdae Ro 163, Seoul, South Korea.
EM chany.oh@kt.com; goqhadl9298@gmail.com; kmisimn76@uos.ac.kr;
   ymy@uos.ac.kr
FU Incubation Center of Samsung Electronics [SRFC-IT1901-15]; Samsung
   Research Funding
FX Thiswork was supported by Samsung Research Funding& Incubation Center of
   Samsung Electronics under Project Number SRFC-IT1901-15 and was
   supported by the computing resources of Urban Big data and AI Institute
   (UBAI) at the University of Seoul.
CR Akiba T, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P2623, DOI 10.1145/3292500.3330701
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], 2017, ARXIV PREPRINT ARXIV
   Cai H., 2019, ONCE FOR ALL TRAIN N, P1
   Cao SJ, 2019, PROC CVPR IEEE, P11208, DOI 10.1109/CVPR.2019.01147
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Elsen Erich, 2020, P IEEE CVF C COMP VI, P14629
   Figurnov M, 2017, PROC CVPR IEEE, P1790, DOI 10.1109/CVPR.2017.194
   Georgiadis G, 2019, PROC CVPR IEEE, P7078, DOI 10.1109/CVPR.2019.00725
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   Greathouse Joseph L., 2016, Proceedings of the 4th International Workshop on OpenCL", IWOCL'16, DOI [DOI 10.1145/2909437.2909442, 10.1145/2909437.2909442]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Kim D, 2018, IEEE DES TEST, V35, P39, DOI 10.1109/MDAT.2017.2741463
   Kurtz Mark, 2020, INT C MACH LEARN PML, P5533
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Lin SH, 2019, PROC CVPR IEEE, P2785, DOI 10.1109/CVPR.2019.00290
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Park J., 2017, INT C LEARN REPR, P1
   Qualcomm Technologies Inc., 2017, QUAL SNAPDR MOB PLAT
   Ren MY, 2018, PROC CVPR IEEE, P8711, DOI 10.1109/CVPR.2018.00908
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Verelst T, 2020, PROC CVPR IEEE, P2317, DOI 10.1109/CVPR42600.2020.00239
   Wang ZH, 2020, INT CONFER PARA, P31, DOI 10.1145/3410463.3414654
   Xie JM, 2019, LECT NOTES COMPUT SC, V11719, P71, DOI 10.1007/978-3-030-29611-7_6
   Yang Q, 2019, PROC INT C TOOLS ART, P1401, DOI 10.1109/ICTAI.2019.00197
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhu JY, 2018, DES AUT TEST EUROPE, P241, DOI 10.23919/DATE.2018.8342010
NR 29
TC 3
Z9 3
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 77
DI 10.1145/3477008
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600028
DA 2024-07-18
ER

PT J
AU Roy, SK
   Devaraj, R
   Sarkar, A
   Senapati, D
AF Roy, Sanjit Kumar
   Devaraj, Rajesh
   Sarkar, Arnab
   Senapati, Debabrata
TI <i>SLAQA</i>: Quality-level Aware Scheduling of Task Graphs on
   Heterogeneous Distributed Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Distributed systems; optimal scheduling; directed-acyclic task graphs;
   integer linear programming; heterogeneous platform; quality-of-service
ID PARALLEL
AB Continuous demands for higher performance and reliability within stringent resource budgets is driving a shift from homogeneous to heterogeneous processing platforms for the implementation of today's cyber-physical systems (CPSs). These CPSs are typically represented as Directed-acyclic Task Graph (DTG) due to the complex interactions between their functional components that are often distributed in nature. In this article, we consider the problem of scheduling a real-time application modelled as a single DTG, where tasks may have multiple implementations designated as quality-levels, with higher quality-levels producing more accurate results and contributing to higher rewards/Quality-of-Service for the system. First, we introduce an optimal solution using Integer Linear Programming (ILP) for a DTG with multiple quality-levels, to be executed on a heterogeneous distributed platform. However, this ILP-based optimal solution exhibits high computational complexity and does not scale for moderately large problem sizes. Hence, we propose two low-overhead heuristic algorithms called Global Slack Aware Quality-level Allocator (G-SLAQA) and Total Slack Aware Quality-level Allocator (T-SLAQA), which are able to produce satisfactorily efficient as well as fast solutions within a reasonable time. G-SLAQA, the baseline heuristic, is greedier and faster than its counter-part T-SLAQA, whose performance is at least as efficient as G-SLAQA. The efficiency of all the proposed schemes have been extensively evaluated through simulation-based experiments using benchmark and randomly generated DTGs. Through the case study of a real-world automotive traction controller, we generate schedules using our proposed schemes to demonstrate their practical applicability.
C1 [Roy, Sanjit Kumar; Senapati, Debabrata] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
   [Devaraj, Rajesh] Nvidia Graph, Bangalore 560045, Karnataka, India.
   [Sarkar, Arnab] Indian Inst Technol Kharagpur, Adv Technol Dev Ctr, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Roy, SK (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
EM sanjit.roy@iitg.ac.in; rdevaraj@nvidia.com; arnab@atdc.iitkgp.ac.in;
   debab176101003@iitg.ac.in
RI Roy, Sanjit Kumar/AAJ-6131-2021; Senapati, Debabrata/JWO-8919-2024;
   Devaraj, RAJESH/J-1984-2019
OI Devaraj, RAJESH/0000-0002-4481-102X; Senapati, Dr.
   Debabrata/0000-0002-2009-0088; Roy, Sanjit Kumar/0000-0002-6498-1077
CR Ahmad I, 1998, IEEE T PARALL DISTR, V9, P872, DOI 10.1109/71.722221
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Bajaj R, 2004, IEEE T PARALL DISTR, V15, P107, DOI 10.1109/TPDS.2004.1264795
   Benoit A, 2009, PARALLEL COMPUT, V35, P83, DOI 10.1016/j.parco.2008.11.001
   Boeres C, 2004, 16TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, P214, DOI 10.1109/SBAC-PAD.2004.1
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Casini D, 2018, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2018.00056
   Devaraj R, 2021, J SCHEDULING, V24, P69, DOI 10.1007/s10951-020-00669-0
   Devaraj R, 2017, P AMER CONTR CONF, P3212, DOI 10.23919/ACC.2017.7963442
   Devaraj R, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3012278
   Dinh S., 2020, Proceedings of the 26th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), P1
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hou Y, 2014, CHIN CONT DECIS CONF, P864, DOI 10.1109/CCDC.2014.6852285
   HU TC, 1961, OPER RES, V9, P841, DOI 10.1287/opre.9.6.841
   Jedari B, 2009, STUD COMPUT INTELL, V208, P249
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Juve G, 2013, FUTURE GENER COMP SY, V29, P682, DOI 10.1016/j.future.2012.08.015
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Kandasamy N, 2003, IEEE T COMPUT, V52, P113, DOI 10.1109/TC.2003.1176980
   Kanemitsu H, 2016, IEEE T PARALL DISTR, V27, P3144, DOI 10.1109/TPDS.2016.2526682
   Kang J, 2010, J PARALLEL DISTR COM, V70, P417, DOI 10.1016/j.jpdc.2010.02.005
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Liu J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2935749
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Puaut Isabelle., 2019, P 31 EUR C REAL TIM
   Rho J, 2017, J PARALLEL DISTR COM, V109, P286, DOI 10.1016/j.jpdc.2017.06.012
   Rouxel B, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126496
   Roy SK, 2022, IEEE T COMPUT AID D, V41, P281, DOI 10.1109/TCAD.2021.3059569
   Roy SK, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101706
   Roy SK, 2019, P AMER CONTR CONF, P157, DOI 10.23919/acc.2019.8815148
   Ruaro M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3328755
   Socci D, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P198, DOI 10.1109/ISORC.2015.18
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Venugopalan S, 2015, IEEE T PARALL DISTR, V26, P142, DOI 10.1109/TPDS.2014.2308175
   Wang X, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17010033
   Wu M.-Y., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P330, DOI 10.1109/71.80160
   Xiaomin Zhu, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P224, DOI 10.1109/CCGRID.2010.64
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Xie GQ, 2015, J PARALLEL DISTR COM, V83, P1, DOI 10.1016/j.jpdc.2015.04.005
   Xie Guoqi, 2016, DISTRIBUTED COMPUTIN
   Zhu XM, 2011, IEEE T COMPUT, V60, P800, DOI 10.1109/TC.2011.68
NR 42
TC 18
Z9 18
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 45
DI 10.1145/3462776
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100008
DA 2024-07-18
ER

PT J
AU Witterauf, M
   Walter, D
   Hannig, F
   Teich, J
AF Witterauf, Michael
   Walter, Dominik
   Hannig, Frank
   Teich, Juergen
TI Symbolic Loop Compilation for Tightly Coupled Processor Arrays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Systolic arrays; compilation; polyhedral model
AB Tightly Coupled Processor Arrays (TCPAs), a class of massively parallel loop accelerators, allow applications to offload computationally expensive loops for improved performance and energy efficiency. To achieve these two goals, executing a loop on a TCPA requires an efficient generation of specific programs as well as other configuration data for each distinct combination of loop bounds and number of available processing elements (PEs). Since both these parameters are generally unknown at compile time the number of available PEs due to dynamic resource management, and the loop hounds, because they depend on the problem size-both the programs and configuration data must be generated at runtime. However, pure just-in-time compilation is impractical, because mapping a loop program onto a TCPA entails solving multiple NP-complete problems.
   As a solution, this article proposes a unique mixed static/dynamic approach called symbolic loop compilation. It is shown that at compile time, the NP-complete problems (modulo scheduling, register allocation, and routing) can still be solved to optimality in a symbolic way resulting in a so-called symbolic configuration, a space-efficient intermediate representation parameterized in the loop bounds and number of PEs. This phase is called symbolic mapping. At runtime, for each requested accelerated execution of a loop program with given loop bounds and known number of available PEs, a concrete configuration, including PE programs and configuration data for all other components, is generated from the symbolic configuration according to these parameter values. This phase is called instantiation. We describe both phases in detail and show that instantiation runs in polynomial time with its most complex step, program instantiation, not directly depending on the number of PEs and thus scaling to arbitrary sizes of TCPAs.
   To validate the efficiency of this mixed static/dynamic compilation approach, we apply symbolic loop compilation to a set of real-world loop programs from several domains, measuring both compilation time and space requirements. Our experiments confirm that a symbolic configuration is a space-efficient representation suited for systems with little memory-in many cases, a symbolic configuration is smaller than even a single concrete configuration instantiated from it-and that the times for the runtime phase of program instantiation and configuration loading are negligible and moreover independent of the size of the available processor array. To give an example, instantiating a configuration for a matrix-matrix multiplication benchmark takes equally long for 4 x 4 and 32 x 32 PEs.
C1 [Witterauf, Michael; Walter, Dominik; Hannig, Frank; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg, Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Witterauf, M (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg, Erlangen, Germany.
EM michael.witterauf@fau.de; dominik.l.walter@fau.de; frank.hannig@fau.de;
   juergen.teich@fau.de
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre "Invasive Computing" [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Centre "Invasive Computing"
   (SFB/TR 89).
CR [Anonymous], 2006, P INT WORKSH REC COM, P31
   Bohnenstiehl B, 2017, IEEE MICRO, V37, P63, DOI 10.1109/MM.2017.34
   Boppu S, 2014, J SIGNAL PROCESS SYS, V77, P5, DOI 10.1007/s11265-014-0891-2
   Boppu S, 2013, IEEE INT CONF ASAP, P10
   Boppu Srinivas, 2015, THESIS F ALEXANDER U THESIS F ALEXANDER U
   Brand M, 2017, 2017 IEEE 11TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2017), P5, DOI 10.1109/MCSoC.2017.17
   Caamaño JMM, 2016, LECT NOTES COMPUT SC, V9833, P225, DOI 10.1007/978-3-319-43659-3_17
   CHAITIN GJ, 1981, COMPUT LANG, V6, P47, DOI 10.1016/0096-0551(81)90048-5
   de Dinechin BD, 2013, IEEE HIGH PERF EXTR
   FEAUTRIER P, 1991, INT J PARALLEL PROG, V20, P23, DOI 10.1007/BF01407931
   Hannig F., 2009, THESIS U ERLANGEN NU
   Hannig F, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584660
   Hartono A., 2010, An Investigation into Strategic Human Resource Management in Indonesia: A Grounded Research Approach, P1
   Jimborean A, 2014, INT J PARALLEL PROG, V42, P529, DOI 10.1007/s10766-013-0259-4
   Karunaratne M, 2017, DES AUT CON, DOI 10.1145/3061639.3062262
   Kim D, 2010, LECT NOTES COMPUT SC, V5898, P293, DOI 10.1007/978-3-642-13374-9_20
   Kong M, 2013, ACM SIGPLAN NOTICES, V48, P127, DOI 10.1145/2499370.2462187
   Konstantinidis A, 2014, LECT NOTES COMPUT SC, V8664, P136, DOI 10.1007/978-3-319-09967-5_8
   MichaelWitterauf Frank Hannig, 2019, P 17 ACM IEEE INT C
   NELIS HW, 1988, CIRC SYST SIGNAL PR, V7, P235, DOI 10.1007/BF01602099
   Rau B. R., 1981, 14th Annual Microprogramming Workshop, P183
   TEICH J, 1991, J VLSI SIGN, V3, P77, DOI 10.1007/BF00927836
   Teich J, 1996, INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, P131, DOI 10.1109/ASAP.1996.542808
   Teich J, 2014, J SIGNAL PROCESS SYS, V77, P31, DOI 10.1007/s11265-014-0905-0
   Teich J, 2013, IEEE INT CONF ASAP, P1
   Teich Jurgen, 1993, COMPILER APPL SPECIF
   THIELE L, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P2239, DOI 10.1109/ISCAS.1989.100823
   Thiele L., 1991, Algorithms and Parallel VLSI Architectures. Lectures and Tutorials Presented at the International Workshop, P329
   Verdoolaege S, 2010, LECT NOTES COMPUT SC, V6327, P299, DOI 10.1007/978-3-642-15582-6_49
   Wijtvliet M, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P235, DOI 10.1109/SAMOS.2016.7818353
   Witterauf M, 2016, IEEE INT CONF ASAP, P58, DOI 10.1109/ASAP.2016.7760773
NR 31
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 49
DI 10.1145/3466897
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dupont, G
   Ait-Ameur, Y
   Singh, NK
   Pantel, M
AF Dupont, Guillaume
   Ait-Ameur, Yamine
   Singh, Neeraj Kumar
   Pantel, Marc
TI Event-B Hybridation: A Proof and Refinement-based Framework for
   Modelling Hybrid Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CPS; hybrid systems; continuous and discrete models; formal methods;
   refinement and proof; Event-B; Rodin IDE
ID CYBER-PHYSICAL SYSTEMS; KEYMAERA
AB Hybrid systems are complex systems where a software controller interacts with a physical environment, usually named a plant, through sensors and actuators. The specification and design of such systems usually rely on the description of both continuous and discrete behaviours. From complex embedded systems to autonomous vehicles, these systems became quite common, including in safety critical domains. However, their formal verification and validation as a whole is still a challenge.
   To address this challenge, this article contributes to the definition of a reusable and tool supported formal framework handling the design and verification of hybrid system models that integrate both discrete (the controller part) and continuous (the plant part) behaviours. This framework includes the development of a process for defining a class of basic theories and developing domain theories and then the use of these theories to develop a generic model and system-specific models. To realise this framework, we present a formal proof tool chain, based on the Event-B correct-by-construction method and its integrated development environment Rodin, to develop a set of theories, a generic model, proof processes, and the required properties for designing hybrid systems in Event-B.
   Our approach relies on hybrid automata as basic models for such systems. Discrete and continuous variables model system states and behaviours are given using discrete state changes and continuous evolution following a differential equation. The proposed approach is based on refinement and proof using the Event-B method and the Rodin toolset. Two case studies borrowed from the literature are used to illustrate our approach. An assessment of the proposed approach is provided for evaluating its extensibility, effectiveness, scalability, and usability.
C1 [Dupont, Guillaume; Ait-Ameur, Yamine; Singh, Neeraj Kumar; Pantel, Marc] IRIT INPT ENSEEIHT, 2 Rue Charles Camichel, F-31000 Toulouse, France.
C3 Universite Federale Toulouse Midi-Pyrenees (ComUE); Universite de
   Toulouse; Institut National Polytechnique de Toulouse; Universite
   Toulouse III - Paul Sabatier
RP Dupont, G (corresponding author), IRIT INPT ENSEEIHT, 2 Rue Charles Camichel, F-31000 Toulouse, France.
EM guillaume.dupont@toulouse-inp.fr; yamine.ait-ameur@toulouse-inp.fr;
   neeraj.singh@toulouse-inp.fr; marc.pantel@toulouse-inp.fr
RI Singh, Neeraj Kumar/AAJ-3674-2021
OI Singh, Neeraj Kumar/0000-0002-7894-3354
FU DISCONT French Research Agency [ANR-17-CE25-0005]; Agence Nationale de
   la Recherche (ANR) [ANR-17-CE25-0005] Funding Source: Agence Nationale
   de la Recherche (ANR)
FX This work was supported by the DISCONT French Research Agency Grant
   ANR-17-CE25-0005 http://discont.loria.fr.
CR Abrial J R, 2010, Modeling in Event-B: system and softeng
   Abrial J-R., 2009, PROPOSALS MATH EXTEN
   Abrial Jean-Raymond, 2014, AIRCRAFT LANDING GEA, P19
   Abrial Jean-Raymond, 1996, B BOOK ASSIGNING PRO
   Akkaya I, 2016, P IEEE, V104, P997, DOI 10.1109/JPROC.2015.2512265
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Anderson James M., 2014, P 20 AIAA CEAS AER C
   Andriamiarina Manamiary Bruno, 2013, INTEGRATED FORMAL ME, P268, DOI 10.1007/978-3-642-38613-8_19
   [Anonymous], 2016, From Action Systems to Distributed Systems-the Refinement Approach, DOI DOI 10.1201/B20053-5
   Aréchiga N, 2012, P AMER CONTR CONF, P3573
   Asarin E., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P365
   Babin G, 2016, LECT NOTES COMPUT SC, V10009, P106, DOI 10.1007/978-3-319-47846-3_8
   Back R.-J., 2001, Nordic Journal of Computing, V8, P2
   Back RJ, 2000, LECT NOTES COMPUT SC, V1926, P202
   Badeau F, 2005, LECT NOTES COMPUT SC, V3455, P334
   Banach Richard, 2013, Theories of Programming and Formal Methods. Essays Dedicated to Jifeng He on the Occasion of His 70th Birthday. LNCS 8051, P37, DOI 10.1007/978-3-642-39698-4_3
   Banach Richard, 2012, Abstract State Machines, Alloy, B, VDM, and Z. Proceedings Third International Conference, ABZ 2012, P51, DOI 10.1007/978-3-642-30885-7_4
   Banach R, 2011, ELECTRON P THEOR COM, P121, DOI 10.4204/EPTCS.55.8
   Banach R, 2016, 2016 10TH INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P65, DOI 10.1109/TASE.2016.16
   Banach R, 2016, LECT NOTES COMPUT SC, V9675, P376, DOI 10.1007/978-3-319-33600-8_32
   Banach R, 2015, SCI COMPUT PROGRAM, V105, P92, DOI 10.1016/j.scico.2015.02.003
   Banach R, 2014, ACM T SOFTW ENG METH, V24, DOI 10.1145/2610375
   Behm P, 1999, LECT NOTES COMPUT SC, V1708, P369
   Benaissa N, 2010, LECT NOTES COMPUT SC, V5947, P282, DOI 10.1007/978-3-642-11486-1_24
   Benyagoub Sarah, 2020, J SOFTW EVOL PROCESS, V32, P2
   Bertot Y., 2004, TEXT THEORET COMP S
   Boldo S, 2015, MATH COMPUT SCI, V9, P41, DOI 10.1007/s11786-014-0181-1
   Boldo S, 2014, COMPUT MATH APPL, V68, P325, DOI 10.1016/j.camwa.2014.06.004
   Butler Michael, 2013, Theories of Programming and Formal Methods. Essays Dedicated to Jifeng He on the Occasion of His 70th Birthday. LNCS 8051, P67, DOI 10.1007/978-3-642-39698-4_5
   Butler M, 2020, LECT NOTES COMPUT SC, V12327, P189, DOI 10.1007/978-3-030-58298-2_8
   Chaochen Z., 1995, International Hybrid Systems Workshop, P511
   Clarke EM, 1999, MODEL CHECKING, P1
   Colombo AW, 2017, IEEE IND ELECTRON M, V11, P6, DOI 10.1109/MIE.2017.2648857
   Dey N, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0921-x
   Dupont Guillaume, 2020, Formal Methods and Software Engineering. 22nd International Conference on Formal Engineering Methods, ICFEM 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12531), P251, DOI 10.1007/978-3-030-63406-3_15
   Dupont G, 2019, 2019 13TH INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE 2019), P9, DOI [10.1109/TASE.2019.00009, 10.1109/TASE.2019.00-25]
   Dupont Guillaume, 2018, Abstract State Machines, Alloy, B, TLA, VDM, and Z. 6th International Conference, ABZ 2018. Proceedings: LNCS 10817, P155, DOI 10.1007/978-3-319-91271-4_11
   Dupont G, 2018, COMM COM INF SC, V929, P153, DOI 10.1007/978-3-030-02852-7_14
   Dupont Guillaume, 2020, LNCS, V12071, P155
   Dupont Guillaume, 2020, LECT NOTES COMPUTER
   Eggers A, 2011, LECT NOTES COMPUT SC, V7041, P172, DOI 10.1007/978-3-642-24690-6_13
   Ekanayake J.B., 2012, SMART GRID TECHNOLOG
   Essamée D, 2007, LECT NOTES COMPUT SC, V4355, P252
   Farah Z, 2017, INT J SOFTW TOOLS TE, V19, P465, DOI 10.1007/s10009-016-0421-6
   Filliâtre JC, 2007, LECT NOTES COMPUT SC, V4590, P173
   Franzle M., 2007, J. Satisf. Boolean Model. Comput., V1, P209
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Fulton N, 2015, LECT NOTES ARTIF INT, V9195, P527, DOI 10.1007/978-3-319-21401-6_36
   Girard A, 2007, AUTOMATICA, V43, P1307, DOI 10.1016/j.automatica.2007.01.019
   Grimm Christoph, 2014, EMBEDDED SYSTEMS SMA
   Henzinger TA, 2000, NATO ADV SCI I F-COM, V170, P265
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   Hoare CAR., 1985, Communicating Sequential Processes
   Immler, 2018, EPIC SERIES COMPUTIN, P53, DOI DOI 10.29007/MSKF
   Immler F, 2019, J AUTOM REASONING, V62, P215, DOI 10.1007/s10817-018-9449-5
   Immler F, 2018, J AUTOM REASONING, V61, P73, DOI 10.1007/s10817-017-9448-y
   Immler Fabian, 2019, PROC INT WORKSHOP AP, V61, P41
   Jifeng H., 1994, A Classical Mind, Essays in Honour of C.A.R. Hoare, P171
   Kouskoulas Y., 2013, PROC 16 INT C HYBRID, P263, DOI [10.1145/2461328.2461369, DOI 10.1145/2461328.2461369]
   Laibinis L, 2016, LECT NOTES COMPUT SC, V10009, P141, DOI 10.1007/978-3-319-47846-3_10
   Lee E.A., 2014, Introduction to Embedded Systems - A Cyber-Physical Systems Approach, V1st
   Lee EA, 2015, SENSORS-BASEL, V15, P4837, DOI 10.3390/s150304837
   Liang Zou, 2014, Verified Software: Theories, Tools, Experiments. 5th International Conference, VSTTE 2013. Revised Selected Papers: LNCS 8164, P262, DOI 10.1007/978-3-642-54108-7_14
   Liu J, 2010, LECT NOTES COMPUT SC, V6461, P1, DOI [10.1109/PCSPA.2010.9, 10.1007/978-3-642-17164-2_1]
   Loos SM, 2016, PROCEEDINGS OF THE 31ST ANNUAL ACM-IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE (LICS 2016), P505, DOI 10.1145/2933575.2934555
   Lunel Simon, 2019, Formal Methods - The Next 30 Years. Third World Congress, FM 2019. Proceedings. Lecture Notes in Computer Science (LNCS 11800), P354, DOI 10.1007/978-3-030-30942-8_22
   Lunel S, 2017, INT CONF APPL CONCUR, P19, DOI 10.1109/ACSD.2017.16
   Marche Claude., 2007, Proceedings of the 2007 Workshop on Programming Languages Meets Program Verification, P1, DOI DOI 10.1145/1292597.1292598
   Meinicke L, 2006, LECT NOTES COMPUT SC, V4014, P316, DOI 10.1007/11783596_19
   Méry D, 2011, LECT NOTES COMPUT SC, V6976, P401, DOI 10.1007/978-3-642-24550-3_30
   Nipkow T., 2002, ISABELLE HOL PROOF A, DOI DOI 10.1007/3-540-45949-9
   Platzer A, 2008, J AUTOM REASONING, V41, P143, DOI 10.1007/s10817-008-9103-8
   Platzer A, 2008, LECT NOTES ARTIF INT, V5195, P171, DOI 10.1007/978-3-540-71070-7_15
   Platzer A, 2015, LECT NOTES ARTIF INT, V9195, P467, DOI 10.1007/978-3-319-21401-6_32
   Platzer A, 2009, LECT NOTES COMPUT SC, V5885, P246, DOI 10.1007/978-3-642-10373-5_13
   Platzer A, 2009, LECT NOTES COMPUT SC, V5850, P547, DOI 10.1007/978-3-642-05089-3_35
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Quesel JD, 2016, INT J SOFTW TOOLS TE, V18, P67, DOI 10.1007/s10009-015-0367-0
   Schwab Klaus, 2017, 4 IND REVOLUTION, DOI DOI 10.1080/10686967.2018.1436355
   Shuling Wang, 2015, Formal Methods and Software Engineering. 17th International Conference on Formal Engineering Methods (ICFEM 2015). Proceedings: LNCS 9407, P382, DOI 10.1007/978-3-319-25423-4_25
   Singh Neeraj Kumar, 2015, Digital Human Modeling. Applications in Health, Safety, Ergonomics and Risk Management: Ergonomics and Health. 6th International Conference, DHM 2015, held as part of HCI International 2015. Proceedings: LNCS 9185, P387, DOI 10.1007/978-3-319-21070-4_39
   Singh NK, 2016, IEEE INT C ENG COMP, P43, DOI [10.1109/ICECCS.2016.10, 10.1109/ICECCS.2016.015]
   Singh NK., 2013, USING EVENT B CRITIC, DOI [10.1007/978-1-4471-5260-6, DOI 10.1007/978-1-4471-5260-6]
   Stankaitis P, 2019, IEEE HI ASS SYS ENGR, P90, DOI 10.1109/HASE.2019.00023
   Su W, 2017, INT J SOFTW TOOLS TE, V19, P141, DOI 10.1007/s10009-015-0400-3
   Su W, 2014, SCI COMPUT PROGRAM, V94, P164, DOI 10.1016/j.scico.2014.04.015
   Thrun S., 2007, Stanley: The Robot That Won the DARPA Grand Challenge, P1, DOI [DOI 10.1007/978-3-540-73429-1_1, 10 . 1007 / 978 - 3 - 540 - 73429 - 1 _ 1]
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zhao HJ, 2014, LECT NOTES COMPUT SC, V8442, P733, DOI 10.1007/978-3-319-06410-9_49
NR 90
TC 12
Z9 12
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 35
DI 10.1145/3448270
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400009
DA 2024-07-18
ER

PT J
AU Luppold, A
   Oehlert, D
   Falk, H
AF Luppold, Arno
   Oehlert, Dominic
   Falk, Heiko
TI Compiling for the Worst Case: Memory Allocation for Multi-task and
   Multi-core Hard Real-time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE WCET optimization; multi-core systems; scheduling analysis
ID SENSITIVITY-ANALYSIS; PERFORMANCE
AB Modern embedded hard real-time systems feature multiple tasks running on multiple processing cores. Schedulability analysis of such systems is usually performed on an abstract system level with each task being represented as a black box with fixed timing properties. If timing constraints are violated, then optimizing the system on a code-level to achieve schedulability is a tedious task.
   To tackle this issue, we propose an extension to the WCET-aware C Compiler framework WCC. We integrated an optimization framework based on Integer-Linear Programming into the WCC that is able to optimize a multi-core system with multiple tasks running on each core with regards to its schedulability. We evaluate the framework by providing two approaches on a schedulability aware static Scratchpad Memory (SPM) allocation: one based on Integer-Linear Programming (ILP) and one based on a genetic algorithm.
C1 [Luppold, Arno; Oehlert, Dominic; Falk, Heiko] Hamburg Univ Technol, Schwarzenberg Campus 3, D-21073 Hamburg, Germany.
C3 Hamburg University of Technology
RP Luppold, A (corresponding author), Hamburg Univ Technol, Schwarzenberg Campus 3, D-21073 Hamburg, Germany.
EM arno.luppoid@tuhh.de; dominic.oehlert@tuhh.de; heiko.falk@tuhh.de
OI Oehlert, Dominic/0000-0001-5974-757X; Falk, Heiko/0000-0003-1196-0122
FU Deutsche Forschungsgemeinschaft (DFG) [FA 1017/3-1]; European Union
   [779882]
FX This work received funding from Deutsche Forschungsgemeinschaft (DFG)
   under grant FA 1017/3-1. This work is part of a project that has
   received funding from the European Union's Horizon 2020 research and
   innovation programme under grant agreement No 779882.
CR AbsInt Angewandte Informatik GmbH, 2019, AIT WORST CAS EX TIM
   [Anonymous], 2010, P EMBEDDED REAL TIME
   [Anonymous], 2017, P EUR C REAL TIM SYS
   [Anonymous], 2005, THESIS
   Baruah Sanjoy K., 2003, SPRINGER REAL TIME S, V24, P1
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bini E, 2008, REAL-TIME SYST, V39, P5, DOI 10.1007/s11241-006-9010-1
   Bisschop J., 2017, AIMMS Optimization Modeling
   de Michiel M, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P161, DOI 10.1109/RTCSA.2008.53
   Falk H., 2016, 16 INT WORKSH WORST
   Falk Heiko, 2009, P DES AUT C
   Falk Heiko, 2010, SPRINGER REAL TIME S, V46, P2
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Gresser Klaus, 1993, P EUR C REAL TIM SYS
   Gustafsson Jan, 2010, P WORST CAS EX TIM A
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Healy C, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P12, DOI 10.1109/RTTAS.1998.683183
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Jia Xu, 2010, 2010 IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA 2010), P288, DOI 10.1109/MESA.2010.5552058
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kelter T., 2014, P INT C EMB COMP SYS
   Kelter T, 2017, SCI COMPUT PROGRAM, V133, P175, DOI 10.1016/j.scico.2016.01.007
   Kelter Timon, 2015, THESIS
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee Corinna G., 2018, UTDSP BENCHMARK SUIT
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lokuciejewski P., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1918, DOI 10.1109/CIT.2010.327
   Lokuciejewski P, 2009, INT SYM CODE GENER, P136, DOI 10.1109/CGO.2009.17
   Luppold A., 2018, Evaluating the Performance of Solvers for Integer-Linear Programming
   Luppold Arno, 2015, P IEEE INT S OBJ COM
   Luppold Arno, 2017, P DES AUT TEST EUR C
   Luppold Arno., 2016, Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, SCOPES'16, page, P77
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   Mitic Milica., 2006, Proc. 41st Int. Conf. Inform. Commun. Energy Syst. Technol.(ICEST), P282
   Neukirchner M, 2013, DES AUT TEST EUROPE, P135
   Oehlert Dominic, 2018, P DAT WORKSH NEW PLA
   Oehlert Dominic, 2016, P SOFTW COMP EMB SYS
   Phavorin G, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P109, DOI 10.1145/2834848.2834853
   Pouchet Louis-Noel, 2018, POLYBENCH C POLYHEDR
   StreamIt Community, 2018, STREAMIT BENCHMARK S
   Suhendra V., 2005, P IEEE REAL TIM SYST
   Synopsys Inc, 2018, COMET SYST ENG IDE
   Turing AM, 1937, P LOND MATH SOC, V42, P230, DOI 10.1112/plms/s2-42.1.230
   Wandeler Ernesto, 2006, THESIS
   Zhang FX, 2011, REAL-TIME SYST, V47, P224, DOI 10.1007/s11241-011-9124-y
   Ziccardi Marco, 2015, P WORST CAS EX TIM A
   Zivojnovic Vojin, 1994, P INT C SIGN PROC AP
NR 48
TC 3
Z9 3
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 14
DI 10.1145/3381752
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800006
DA 2024-07-18
ER

PT J
AU Seo, H
AF Seo, Hwajeong
TI Compact Software Implementation of Public-Key Cryptography on MSP430X
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Public key cryptography; MSP430X; multiplication; squaring; Curve25519;
   32-bit hardware multiplier
ID SENSOR NETWORKS; MULTIPLICATION
AB On the low-end embedded processors, the implementations of Elliptic Curve Cryptography (ECC) are considered to be a challenging task due to the limited computation power and storage of the low-end embedded processors. Particularly, the multi-precision multiplication and squaring operations are the most expensive operations for ECC implementations. In order to enhance the performance, many works presented efficient multiplication and squaring routines on the target devices. Recent works show that 128-bit security level ECC is available within a second and this is practically fast enough for IoT services. However, previous approaches missed the other important storage issues (i.e., program size, ROM). Considering that the embedded processors only have a few KB ROM, we need to pay attention to the compact ROM size with reasonable performance. In this article, we present very compact and generic implementations of multiplication and squaring operations on the 16-bit MSP430X processors for the ECC. The implementations utilize the new 32-bit multiplier and advanced multiplication and squaring routines. Since the proposed routines are generic, the arbitrary length of operand is available with high-speed and small code size. With proposed multiplication and squaring routines, we implemented Curve25519 on the MSP430X processors. The scalar multiplication is performed within 6,666,895 clock cycles and 4,054 bytes. Compared with previous works based on the speed-optimized version, our memory-efficient version reduces the code size by 59.8%, sacrificing the execution timing by 20.5%.
C1 [Seo, Hwajeong] Hansung Univ, Seoul, South Korea.
   [Seo, Hwajeong] 631 Ho Yengu Gwan 116 Samseongyoro 16gil, Seoul 135792, South Korea.
C3 Hansung University
RP Seo, H (corresponding author), Hansung Univ, Seoul, South Korea.; Seo, H (corresponding author), 631 Ho Yengu Gwan 116 Samseongyoro 16gil, Seoul 135792, South Korea.
EM hwajeong84@gmail.com
RI seo, hwajeong/AAG-9052-2019
FU National Research Foundation of Korea (NRF) grant - Korea government
   (MSIT) [NRF-2017R1C1B5075742]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT) (No.
   NRF-2017R1C1B5075742).
CR [Anonymous], IEEE T DEPENDABLE SE
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   COMBA PG, 1990, IBM SYST J, V29, P526, DOI 10.1147/sj.294.0526
   Dull Michael, 2015, DESIGN CODES CRYPTOG, V77
   Gouvêa CPL, 2012, J CRYPTOGR ENG, V2, P19, DOI 10.1007/s13389-012-0029-z
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Hinterwalder Gesine, 2014, INT C CRYPT INF SEC, P31
   Hwajeong Seo, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P227, DOI 10.1007/978-3-319-03515-4_15
   Liu A, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P245, DOI 10.1109/IPSN.2008.47
   Liu Z., 2015, PROC ACM S INF COMPU, P145
   Gouvêa CPL, 2009, LECT NOTES COMPUT SC, V5922, P248
   Marin L, 2011, LECT NOTES COMPUT SC, V6908, P205, DOI 10.1007/978-3-642-23300-5_16
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Oliveira LB, 2011, COMPUT COMMUN, V34, P485, DOI 10.1016/j.comcom.2010.05.013
   Peters Daniel, 2009, ISAST T COMPUTERS IN, V1, P2
   Seo H, 2014, I C INF COMM TECH CO, P356, DOI 10.1109/ICTC.2014.6983154
   Seo H, 2014, SECUR COMMUN NETW, V7, P774, DOI 10.1002/sec.779
   Seo H, 2013, SECUR COMMUN NETW, V6, P151, DOI 10.1002/sec.422
   Szczechowiak P, 2008, LECT NOTES COMPUT SC, V4913, P305
   Wenger Erich, 2011, Smart Card Research and Advanced Applications. 10th IFIP WG 8.8/11.2 International Conference. CARDIS 2011. Revised Selected Papers, P166, DOI 10.1007/978-3-642-27257-8_11
NR 20
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 66
DI 10.1145/3190855
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800009
DA 2024-07-18
ER

PT J
AU Dutt, S
   Nandi, S
   Trivedi, G
AF Dutt, Sunil
   Nandi, Sukumar
   Trivedi, Gaurav
TI Analysis and Design of Adders for Approximate Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; approximate adders; error-resilient applications;
   delay-power-area-accuracy trade-off
AB The concept of approximate computing, that is, to sacrifice computation quality for computation efforts, has recently emerged as a promising design approach. Over the past decade, several research works have explored approximate computing at both the software level and hardware level of abstraction with encouraging results. At the hardware level of abstraction, adders (being the fundamental and most widely used data operators in digital systems) have attracted a significant attention for approximation. In this article, we first explain briefly the need/significance of approximate adders. We then propose four Approximate Full Adders (AFAs) for high-performance energy-efficient approximate computing. The key design objective behind the proposed AFAs is to curtail the length of carry propagation subjected to minimal error rate. Next, we exploit one of the proposed AFAs (optimal one) to construct an N-bit approximate adder that hereinafter is referred as "ApproxADD." An emergent property of ApproxADD is that carries do not propagate in it, and, consequently, it provides bit-width-aware constant delay (O(1)). ApproxADD also provides improvement in dynamic power consumption by 46.31% and in area by 28.57% w.r.t. Ripple Carry Adder (RCA), which exhibits the lowest power and area. Although ApproxADD provides a significant improvement in delay, power, and area, it may not be preferred for some of the error-resilient applications because its: (i) Error Distance (ED) is too high; and (ii) Error Rate (ER) increases rapidly with bit-width (N). To improve ED and ER, we exploit the concept of carry-lifetime and Error Detection and Correction logic, respectively. In this way, we introduce two more (improved) versions of ApproxADD-ApproxADDv1 and ApproxADD. We call these as ApproxADDv1 and ApproxADDv2 with existing approximate adders based on conventional design metrics and approximate computing design metrics. Furthermore, to inspect effectiveness of the proposed approach in real-life applications, we demonstrate image compression and decompression by replacing the conventional addition operations in Discrete Cosine Transform (DCT) and Inverse Discrete Cosine Transform (IDCT) modules with ApproxADDv2.
C1 [Dutt, Sunil; Trivedi, Gaurav] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati 781039, Assam, India.
   [Nandi, Sukumar] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Guwahati
RP Dutt, S (corresponding author), Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati 781039, Assam, India.
EM sunil.dutt@iitg.ernet.in; sukumar@iitg.ernet.in; trivedi@iitg.ernet.in
RI Trivedi, Gaurav/J-9069-2019; Nandi, Sukumar/AGV-8994-2022; Trivedi,
   Gaurav/ABX-6534-2022
OI Trivedi, Gaurav/0000-0001-8472-2139; Nandi, Sukumar/0000-0002-5869-1057;
   
CR BRENT RP, 1982, IEEE T COMPUT, V31, P260, DOI 10.1109/TC.1982.1675982
   CEVA, 2012, CEVAS DSP COR
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Dutt S, 2016, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA 2016), P61, DOI 10.1109/RADIOELEK.2016.7477392
   Dutt S, 2016, I CONF VLSI DESIGN, P134, DOI 10.1109/VLSID.2016.101
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Gupta A., 1997, PARALLEL COMPUTER AR
   Gupta V, 2013, IEEE T COMPUT AID D, V32, P124, DOI 10.1109/TCAD.2012.2217962
   Hill Mark D., 2012, OUTBR DARPA ISAT WOR
   HSPICE, 2013, GOLD STAND ACC CIRC
   Jiang H., 2015, P GREAT LAK S VLS, P343
   Kabbani Adnan, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P281, DOI 10.1109/ISVLSI.2008.83
   Kahng AB, 2012, DES AUT CON, P820
   Kim Y, 2013, ICCAD-IEEE ACM INT, P130, DOI 10.1109/ICCAD.2013.6691108
   Kogge P. M., 1973, IEEE Transactions on Computers, VC22, P786, DOI 10.1109/TC.1973.5009159
   Kudelka M. J., 2012, WDS 2012 P, V1, P94
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Liu C, 2015, IEEE T COMPUT, V64, P1268, DOI 10.1109/TC.2014.2317180
   Lu SL, 2004, COMPUTER, V37, P67, DOI 10.1109/MC.2004.1274006
   Mahdiani HR, 2010, IEEE T CIRCUITS-I, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Miller Mark, 2005, NANOMETER YIELD ENHA
   Mittal Sparsh, 2016, COMPUT SURV, V48
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   Prasad R.e., 2009, New horizons in mobile and wireless communications. Volume 2 networks
   Rabaey J, 2009, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71713-5
   Shin D, 2008, ASIAN TEST SYMPOSIUM, P431, DOI 10.1109/ATS.2008.75
   Sklansky J., 1960, IRE Transactions on Electronic computers, VEC-9, P226, DOI DOI 10.1109/TEC.1960.5219822
   Soares L.B., 2015, Proceedings of the IEEE International New Circuits and Systems Conference, P1, DOI DOI 10.1109/NEWCAS.2015.7182095
   Sutherland I., 1999, Logical effort: designing fast CMOS circuits
   Tanner, 2015, TANNER S EDIT SCHEMA
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Wang Z., 2006, Modern Image Quality Assessment, DOI 10.2200/S00010ED1V01Y200508IVM003
   Weste N., 2010, CMOS VLSI DESIGN CIR
   Yang XH, 2016, IEEE COMP SOC ANN, P373, DOI 10.1109/ISVLSI.2016.16
   Zhu N, 2009, PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), P400
   Zhu N, 2010, IEEE T VLSI SYST, V18, P1225, DOI 10.1109/TVLSI.2009.2020591
NR 36
TC 20
Z9 20
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 40
DI 10.1145/3131274
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500012
DA 2024-07-18
ER

PT J
AU Huang, T
   Zhu, YX
   Ha, YJ
   Wang, X
   Qiu, MK
AF Huang, Tian
   Zhu, Yongxin
   Ha, Yajun
   Wang, Xu
   Qiu, Meikang
TI A Hardware Pipeline with High Energy and Resource Efficiency for FMM
   Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fast multipole method (FMM); field programmable gate arrays (FPGAs);
   pipeline; energy efficiency; resource efficiency
ID FAST MULTIPOLE METHOD; MASSIVELY-PARALLEL; ALGORITHM; FPGA
AB The fast multipole method (FMM) is a promising mathematical technique that accelerates the calculation of long-ranged forces in the large-sized n-body problem. Existing implementations of the FMM on generalpurpose processors are energy and resource inefficient. To mitigate these issues, we propose a hardware pipeline that accelerates three key FMM steps. The pipeline improves energy efficiency by exploiting finegranularity parallelism of the FMM. We reuse the pipeline for different FMM steps to reduce resource usage by 66%. Compared to the state-of-the-art implementations on CPUs and GPUs, our implementation requires 15% less energy and delivers 2.61 times more floating-point operations.
C1 [Huang, Tian; Zhu, Yongxin; Wang, Xu] Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Ha, Yajun] ShanghaiTech Univ, Sch Informat Sci & Technol, 393 Middle Huaxia Rd, Shanghai 201210, Peoples R China.
   [Qiu, Meikang] Shenzhen Univ, Coll Comp Sci & Software Engn, Comp Bldg,South Campus, Shenzhen 518060, Guangdong, Peoples R China.
   [Huang, Tian] Univ Cambridge, Dept Phys, Cambridge, England.
   [Qiu, Meikang] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA.
   [Zhu, Yongxin] Chinese Acad Sci, Shanghai Adv Res Inst, 99 Haike Rd,Zhangjiang Hitech Pk, Shanghai 201210, Peoples R China.
C3 Shanghai Jiao Tong University; ShanghaiTech University; Shenzhen
   University; University of Cambridge; Columbia University; Chinese
   Academy of Sciences; Shanghai Advanced Research Institute, CAS
RP Huang, T (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM zhuyongxin@sjtu.edu.cn; zhuyongxin@sari.ac.cn; hayj@shanghaitech.edu.cn;
   wang2002xu@sjtu.edu.cn; mq2203@columbia.edu
RI Huang, Tian/GRS-2833-2022; Ha, Yajun/B-9747-2019
OI Huang, Tian/0000-0002-8765-1783; Qiu, Meikang/0000-0002-1004-0140; Zhu,
   Yongxin/0000-0002-1813-1792
FU National High Technology Research and Development Program of China
   [2015AA050204, 2009AA012201]; National Key Research and Development
   Program [2016YFE0100600]; NSF [CNS-1249223]
FX This research was supported in part by Grant No. 2015AA050204 and No.
   2009AA012201 from National High Technology Research and Development
   Program of China, and Grant No. 2016YFE0100600 from National Key
   Research and Development Program. Professor Qiu is partially supported
   by NSF CNS-1249223.
CR [Anonymous], NON TRADITIONAL REF
   Barba L.A., 2013, SIAM NEWS, V46, P1
   Barrio P, 2014, J SYST ARCHITECT, V60, P579, DOI 10.1016/j.sysarc.2014.07.001
   Beldianu SF, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514644
   Carey SJ, 2013, J SYST ARCHITECT, V59, P889, DOI 10.1016/j.sysarc.2013.03.016
   Chai YH, 2011, ADV MATER RES-SWITZ, V291-294, P3272, DOI 10.4028/www.scientific.net/AMR.291-294.3272
   Choi Jee., 2014, P WORKSHOP GEN PURPO, P64
   Cipra B.A., 2000, SIAM news, V33, P4
   Cruz FA, 2011, INT J NUMER METH ENG, V85, P403, DOI 10.1002/nme.2972
   Cruz Felipe A., 2008, ARXIV08091810
   Darve E, 2000, J COMPUT PHYS, V160, P195, DOI 10.1006/jcph.2000.6451
   Dehnen W., 2014, COMPUT ASTROPHYS COS, V1, P1, DOI DOI 10.1186/S40668-014-0001-7
   Fong W, 2009, J COMPUT PHYS, V228, P8712, DOI 10.1016/j.jcp.2009.08.031
   Gong F, 2012, IEEE T VLSI SYST, V20, P1729, DOI 10.1109/TVLSI.2011.2161352
   GREENGARD L, 1987, J COMPUT PHYS, V73, P325, DOI 10.1016/0021-9991(87)90140-9
   Gumerov NA, 2008, J COMPUT PHYS, V227, P8290, DOI 10.1016/j.jcp.2008.05.023
   Hafla Wolfgang, 2006, 6 INT C COMP EL, P1
   Hagihara Yusuke, 1970, CELESTIAL MECH DYNAM, V1
   Hamada T., 2009, P C HIGH PERFORMANCE, P62
   Lashuk I, 2012, COMMUN ACM, V55, P101, DOI [10.1145/2160718.2160740, 10.1145/2180718.2180740]
   PETERSEN HG, 1995, P R SOC-MATH PHYS SC, V448, P389, DOI 10.1098/rspa.1995.0023
   PETERSEN HG, 1995, P R SOC-MATH PHYS SC, V448, P401, DOI 10.1098/rspa.1995.0024
   SCHMIDT KE, 1991, J STAT PHYS, V63, P1223, DOI 10.1007/BF01030008
   Takahashi T, 2012, INT J NUMER METH ENG, V89, P105, DOI 10.1002/nme.3240
   Winkel M, 2012, COMPUT PHYS COMMUN, V183, P880, DOI 10.1016/j.cpc.2011.12.013
   Yokota R, 2009, COMPUT PHYS COMMUN, V180, P2066, DOI 10.1016/j.cpc.2009.06.009
   Yokota R, 2013, COMPUT PHYS COMMUN, V184, P445, DOI 10.1016/j.cpc.2012.09.011
   Zhe Zheng, 2010, Proceedings 2010 IEEE 13th International Conference on Computational Science and Engineering (CSE 2010), P132, DOI 10.1109/CSE.2010.25
   Zhou B, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2536747.2536755
NR 29
TC 6
Z9 6
U1 3
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 51
DI 10.1145/3157670
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500023
DA 2024-07-18
ER

PT J
AU Hu, H
   Zhang, H
   Guo, JX
   Wang, F
AF Hu, Hang
   Zhang, Hang
   Guo, Jianxin
   Wang, Feng
TI Joint Optimization of Sensing and Power Allocation in Energy-Harvesting
   Cognitive Radio Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cognitive radio networks; energy-harvesting; spectrum efficiency;
   throughput; sensing time; power allocation
ID SPECTRUM ACCESS; STRATEGY; 5G
AB The energy-harvesting cognitive radio (CR) network is proposed to improve the spectrum efficiency and energy efficiency. We focus on the optimization of sensing time and power allocation to maximize the throughput of the energy-harvesting CR network subject to the energy causality constraint and collision constraint. Based on the classification of operating regions, the optimization problem is divided into two subproblems. Then, the efficient iterative Algorithm 1 and Algorithm 2 are proposed to solve sub-problem (A) and sub-problem (B), respectively. Numerical results show that a significant improvement in the throughput is achieved via joint optimization of sensing time and power allocation.
C1 [Hu, Hang; Wang, Feng] Air Force Engn Univ, Informat & Nav Coll, 1 Fenghao Rd, Xian 710077, Shaanxi, Peoples R China.
   [Zhang, Hang] PLA Univ Sci & Technol, Coll Commun Engn, 1 Haifuxiang, Nanjing 210007, Jiangsu, Peoples R China.
   [Guo, Jianxin] Xijing Univ, Sch Informat Engn, 1 Xijing Rd, Xian 710123, Shaanxi, Peoples R China.
C3 Air Force Engineering University; Army Engineering University of PLA;
   Xijing University
RP Hu, H (corresponding author), Air Force Engn Univ, Informat & Nav Coll, 1 Fenghao Rd, Xian 710077, Shaanxi, Peoples R China.
EM xd_huhang@126.com; hangzh_2002@163.com; guojx_516@126.com;
   8594263@qq.com
FU National Natural Science Foundation of China [61671475]
FX This work is supported by the National Natural Science Foundation of
   China (Grant No. 61671475).
CR [Anonymous], 2008, IEEE TRANSACTTIONS01
   Atapattu S, 2011, IEEE T WIREL COMMUN, V10, P1232, DOI 10.1109/TWC.2011.012411.100611
   Bi SZ, 2015, IEEE COMMUN MAG, V53, P117, DOI 10.1109/MCOM.2015.7081084
   Chapra SC, 2010, NUMERICAL METHOD ENG, V6th
   CHEN S, 2014, IEEE COMMUNICATIONS, V52, P5
   Chung W, 2014, IEEE T WIREL COMMUN, V13, P2601, DOI 10.1109/TWC.2014.032514.130637
   Demestichas P, 2013, IEEE VEH TECHNOL MAG, V8, P47, DOI 10.1109/MVT.2013.2269187
   Deng RL, 2016, IEEE J SEL AREA COMM, V34, P1307, DOI 10.1109/JSAC.2016.2520181
   Deng RL, 2012, IEEE T VEH TECHNOL, V61, P716, DOI 10.1109/TVT.2011.2179323
   Gavrilovska L, 2014, IEEE COMMUN SURV TUT, V16, P2092, DOI 10.1109/COMST.2014.2322971
   Ku ML, 2016, IEEE COMMUN SURV TUT, V18, P1384, DOI 10.1109/COMST.2015.2497324
   Liang YC, 2011, IEEE T VEH TECHNOL, V60, P3386, DOI 10.1109/TVT.2011.2158673
   Lu X, 2014, IEEE WIREL COMMUN, V21, P102, DOI 10.1109/MWC.2014.6845054
   Mohjazi L, 2015, IEEE COMMUN MAG, V53, P94, DOI 10.1109/MCOM.2015.7081081
   Park S, 2014, IEEE T WIREL COMMUN, V13, P1010, DOI 10.1109/TWC.2013.121713.130820
   Park S, 2013, IEEE T WIREL COMMUN, V12, P6166, DOI 10.1109/TWC.2013.103113.130018
   Park S, 2013, IEEE T WIREL COMMUN, V12, P1386, DOI 10.1109/TWC.2013.012413.121009
   Pei YY, 2011, IEEE J SEL AREA COMM, V29, P1648, DOI 10.1109/JSAC.2011.110914
   Stotas S, 2011, IEEE T COMMUN, V59, P226, DOI 10.1109/TCOMM.2010.110310.090473
   Wang CX, 2014, IEEE COMMUN MAG, V52, P122, DOI 10.1109/MCOM.2014.6736752
   Wu Y, 2011, IEEE COMMUN LETT, V15, P545, DOI 10.1109/LCOMM.2011.032811.110102
   Yin SX, 2014, IEEE T WIREL COMMUN, V13, P4693, DOI 10.1109/TWC.2014.2322972
   Zhang YM, 2016, IEEE ACM T NETWORK, V24, P1632, DOI 10.1109/TNET.2015.2425146
NR 23
TC 2
Z9 2
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 8
DI 10.1145/3070709
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100008
DA 2024-07-18
ER

PT J
AU Sutar, S
   Raha, A
   Kulkarni, D
   Shorey, R
   Tew, J
   Raghunathan, V
AF Sutar, Soubhagya X. Z.
   Raha, Arnab
   Kulkarni, Devadatta
   Shorey, Rajeev
   Tew, Jeffrey
   Raghunathan, Vijay
TI D-PUF: An Intrinsically Reconfigurable DRAM PUF for Device
   Authentication and Random Number Generation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware security; physically unclonable functions; authentication
ID PHYSICAL UNCLONABLE FUNCTIONS; MEMORY
AB Physically Unclonable Functions (PUFs) have proved to be an effective and low-cost measure against counterfeiting by providing device authentication and secure key storage services. Memory-based PUF implementations are an attractive option due to the ubiquitous nature of memory in electronic devices and the requirement of minimal (or no) additional circuitry. Dynamic Random Access Memory-(DRAM) based PUFs are particularly advantageous due to their large address space and multiple controllable parameters during response generation. However, prior works on DRAM PUFs use a static response-generation mechanism making them vulnerable to security attacks. Further, they result in slow device authentication, are not applicable to commercial off-the-shelf devices, or require DRAM power cycling prior to authentication. In this article, we propose D-PUF, an intrinsically reconfigurable DRAM PUF based on the idea of DRAM refresh pausing. A key feature of the proposed DRAM PUF is reconfigurability, that is, by varying the DRAM refresh-pause interval, the challenge-response behavior of the PUF can be altered, making it robust to various attacks. The article is broadly divided into two parts. In the first part, we demonstrate the use of D-PUF in performing device authentication through a secure, low-overhead methodology. In the second part, we show the generation of true random numbers using D-PUF. The design is implemented and validated using an Altera Stratix IV GX FPGA-based Terasic TR4-230 development board and several off-the-shelf 1GB DDR3 DRAM modules. Our experimental results demonstrate a 4.3 x -6.4 x reduction in authentication time compared to prior work. Using controlled temperature and accelerated aging tests, we also demonstrate the robustness of our authentication mechanism to temperature variations and aging effects. Finally, the ability of the design to generate random numbers is verified using the NIST Statistical Test Suite.
C1 [Sutar, Soubhagya X. Z.; Raha, Arnab; Raghunathan, Vijay] Purdue Univ, Elect Engn Bldg,465 Northwestern Ave, W Lafayette, IN 47907 USA.
   [Kulkarni, Devadatta; Shorey, Rajeev; Tew, Jeffrey] Tata Consultancy Serv, Seven Hills Pk,1000 Summit Dr, Milford, OH 45150 USA.
C3 Purdue University System; Purdue University; Tata Sons; Tata Consultancy
   Services Limited (TCS)
RP Sutar, S (corresponding author), Purdue Univ, Elect Engn Bldg,465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM ssutar@purdue.edu; araha@purdue.edu; devadatta.kulkarni@tcs.com;
   rajeev.shorey@tcs.com; jeffrey.tew@tcs.com; vr@purdue.edu
RI SHOREY, RAJEEV/AAD-8053-2021; Raha, Arnab/R-7462-2019
OI Shorey, Rajeev/0000-0003-3664-6527
FU NSF [CNS-0953468, CNS-1527829]
FX This work was supported in part by NSF grants CNS-0953468 and
   CNS-1527829. A portion of the work was performed during the first
   author's summer internship at the Tata Consultancy Services (TCS)
   Innovation Labs, Milford, OH.
CR Altera, 2015, NOIS 2 PROC
   [Anonymous], P INT C ARCH SUPP PR
   Bassham L.E, 2010, tech. rep.
   Chang MC, 2005, IEEE T ELECTRON DEV, V52, P484, DOI 10.1109/TED.2005.844743
   Che WJ, 2015, ICCAD-IEEE ACM INT, P337, DOI 10.1109/ICCAD.2015.7372589
   Eichhorn P., 2011, P 6 ACM WORKSH SCAL, P59
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Hashemian MS, 2015, DES AUT TEST EUROPE, P647
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Jayakumar H, 2016, ASIA S PACIF DES AUT, P298, DOI 10.1109/ASPDAC.2016.7428027
   JEDEC, 2016, ACC FACT TEMP
   Jensen F., 1985, Qual. Rel. Eng. Int, V1, P13, DOI 10.1002/qre.4680010104
   Keller C, 2014, IEEE INT SYMP CIRC S, P2740, DOI 10.1109/ISCAS.2014.6865740
   Kim H, 2011, IEEE T ELECTRON DEV, V58, P2952, DOI 10.1109/TED.2011.2160066
   Kocabas U., 2012, TRUST, P142, DOI 10.1007/978-3-642-30921-2_9
   Kursawe K, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P22, DOI 10.1109/HST.2009.5225058
   Lim D., 2004, THESIS
   Nair P, 2013, INT S HIGH PERF COMP, P627, DOI 10.1109/HPCA.2013.6522355
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Pecht M, 2006, IEEE SPECTRUM, V43, P37, DOI 10.1109/MSPEC.2006.1628506
   Qureshi MK, 2015, I C DEPEND SYS NETWO, P427, DOI 10.1109/DSN.2015.58
   Raha A, 2015, INT CONF COMPIL ARCH, P89, DOI 10.1109/CASES.2015.7324549
   Rau PLP, 2013, ADV HUM-COMPUT INTER, V2013, DOI 10.1155/2013/263721
   Restle P. J., 1992, INT EL DEV M
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sutar S, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968519
   Tehranipoor F, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P79, DOI 10.1109/HST.2016.7495561
   Tehranipoor N., 2015, P 25 GREAT LAK S VLS, P15
   Terasic, 2015, TR4 FPGA DEV KIT
   Wang YL, 2012, P IEEE S SECUR PRIV, P33, DOI 10.1109/SP.2012.12
   Xiong WJ, 2016, LECT NOTES COMPUT SC, V9813, P432, DOI 10.1007/978-3-662-53140-2_21
   Yaney D. S., 1987, 1987 International Electron Devices Meeting, IEDM. Technical Digeset (Cat. No.87CH2515-5), P336, DOI 10.1109/IEDM.1987.191425
NR 34
TC 30
Z9 32
U1 2
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 17
DI 10.1145/3105915
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100017
DA 2024-07-18
ER

PT J
AU Kim, SH
   Jeong, J
   Kim, JS
AF Kim, Sang-Hoon
   Jeong, Jinkyu
   Kim, Jin-Soo
TI Application-Aware Swapping for Mobile Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memory management; mobile systems; swapping
AB There has been a constant demand for memory in modern mobile systems to provide users with better experience. Swapping is one of the cost-effective software solutions to provide extra usable memory by reclaiming inactive pages and improving memory utilization. However, swapping has not been actively adopted to mobile systems since it incurs a significant amount of I/O, which in fact impairs system performance as well as user experience.
   In this paper, we propose a novel scheme to properly harness the swapping to mobile systems. We identify that a vast amount of I/O for swapping comes from the conflict of the traditional page-level approach of the swapping and the process-level memory management scheme tailored to mobile systems. Moreover, we find out that the current victim page selection policy is not effective due to the process-level policy. To address these problems, we revise the victim selection policy to resolve the conflict and to selectively perform swapping according to the efficacy of swapping. Evaluation using a running prototype with realistic workloads indicates that the propose scheme effectively reduces the paging traffic, thereby improving user experience as well as energy consumption.
C1 [Kim, Sang-Hoon] Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, 250 Perry St, Blacksburg, VA 24061 USA.
   [Jeong, Jinkyu; Kim, Jin-Soo] Sungkyunkwan Univ, Coll Informat & Commun Engn, 2066 Seobu Ro, Suwon 16419, South Korea.
C3 Virginia Polytechnic Institute & State University; Sungkyunkwan
   University (SKKU)
RP Kim, SH (corresponding author), Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, 250 Perry St, Blacksburg, VA 24061 USA.
RI Kim, Sang-Hoon/AAD-8797-2021; Jeong, Jinkyu/KQU-1902-2024
OI Jeong, Jinkyu/0000-0002-4905-9244
FU National Research Foundation of Korea (NRF) grant - Korea Government
   (MSIP) [2016R1A2A1A05005494]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea Government (MSIP) (No.
   2016R1A2A1A05005494).
CR Android, 2014, LOW RAM
   Android, 2013, ANDR DEB BRIDG ADB
   Android, 2013, MAN ACT LIF
   [Anonymous], 2015, WORLDW Q MOB PHON TR
   [Anonymous], P INT C ARCH SUPP PR
   [Anonymous], 2010, P USENIX ANN TECH C
   [Anonymous], 1993, ACM SIGMOD RECORD, DOI DOI 10.1145/170035.170081
   Apple Inc, 2013, APPL IOS 7
   Briglia A. F., 2007, P OLS JUN, P53
   Carr R. W, 1984, VIRTUAL MEMORY MANAG
   Carroll Aaron, 2013, P 4 ACM SIGOPS AS PA
   Chu D., 2011, P 13 USENIX C HOT TO, P16
   Falaki Hossein., 2010, Diversity in smartphone usage, P179, DOI DOI 10.1145/1814433.1814453
   Flinn Jason, 2000, WRLTN56 HP
   GSMArena.com, 2010, MOT XT720 MOTOROI FU
   Hackborn Dianne, 2010, MULTITASKING ANDROID
   Hayter A., 2012, PROBABILITY STAT ENG
   Jennings Seth, 2013, The zswap compressed swap cache, DOI Articles/537422/
   Johnson T., 1994, P 20 INT C VER LARG, P439
   Kim SH, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2894755
   Lai AC, 2001, ACM COMP AR, P144, DOI 10.1109/ISCA.2001.937443
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   Lewin Sarah, 2014, IEEE SPECTRUM
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   Nitin Gupta, 2010, COMPC COMPR CACH LIN
   Parate A, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P275, DOI 10.1145/2493432.2493490
   Rahmati Ahmad, 2011, TR20110624
   Samsung Electronics Co. Ltd, 2014, SAMS GAL S4 LIF COMP
   Samsung Electronics Co. Ltd., 2014, SAMS GAL S3
   Samsung Electronics Co. Ltd., 2016, GAL S7 GAL S7 EDG
   Shepard C., 2011, ACM SIGMETRICS Performance Evaluation Review, V38, P15, DOI /10.1145/1925019.1925023
   The Linux Foundation, 2013, TIZ OP SOURC STAND B
   Tolia N, 2006, COMPUTER, V39, P46, DOI 10.1109/MC.2006.101
   Trestian I, 2009, IMC'09: PROCEEDINGS OF THE 2009 ACM SIGCOMM INTERNET MEASUREMENT CONFERENCE, P267
   Yan T., 2012, ACM MOBISYS
   Zhang C., 2013, LECT NOTES I COMPUTE, P294, DOI [DOI 10.1007/978-3-642-36632-1_17, 10.1007/978-3-642-36632-117, DOI 10.1007/978-3-642-36632-117]
   Zhou P, 2004, ACM SIGPLAN NOTICES, V39, P177, DOI 10.1145/1037187.1024415
NR 37
TC 13
Z9 14
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 182
DI 10.1145/3126509
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800065
DA 2024-07-18
ER

PT J
AU Kim, D
   Chon, Y
   Jung, W
   Kim, Y
   Cha, H
AF Kim, Dongwon
   Chon, Yohan
   Jung, Wonwoo
   Kim, Yungeun
   Cha, Hojung
TI Accurate Prediction of Available Battery Time for Mobile Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Energy constraints; mobile devices;
   predictability
AB Energy consumption in mobile devices is an important issue for both system developers and users. Users are aware of the battery-related information of their mobile devices and tend to take appropriate actions to increase the battery life. In this article, we propose a framework that accurately estimates the remaining battery time of applications at runtime. The framework profiles the power behavior of applications tied with activated hardware components and estimates the remaining battery budget utilizing the battery-related data provided by the device. The experiments validate that our method predicts the remaining battery time for applications with approximately 93% of accuracy.
C1 [Kim, Dongwon; Chon, Yohan; Jung, Wonwoo; Kim, Yungeun; Cha, Hojung] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
C3 Yonsei University
RP Kim, D (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
EM dwkim@mobed.yonsei.ac.kr; yohan@mobed.yonsei.ac.kr;
   wwjung@mobed.yonsei.ac.kr; ygkim@mobed.yonsei.ac.kr; hjcha@yonsei.ac.kr
FU National Research Foundation of Korea (NRF) - Korean government,
   Ministry of Education, Science and Technology [2014R1A2A1A11049979]
FX This work was supported by a grant from the National Research Foundation
   of Korea (NRF), funded by the Korean government, Ministry of Education,
   Science and Technology under Grant (No. 2014R1A2A1A11049979).
CR Ferreira D, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P563, DOI 10.1145/2493432.2493465
   Kang Joon-Myung, 2011, J COMPUT SCI ENG, V5.4, P338
   Lane N.D., 2013, P 11 ACM C EMBEDDED, P7
   Oliner A J., 2013, Proceedings of the 11th acm conference on embedded networked sensor systems p, P10
   Oliver E, 2011, UBICOMP'11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P345
   Pathak Abhijit D., 2012, Proceedings of the PCIM ASIA 2012. International Conference and Exhibition for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, P29
   Pathak A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P153
   Ravi N, 2008, INT CONF PERVAS COMP, P224, DOI 10.1109/PERCOM.2008.108
   Serrao Lorenzo, 2011, P AM CONTR C ACC 201
   Trippe AE, 2014, IEEE PES INNOV SMART
   Truong KN, 2010, UBICOMP 2010: PROCEEDINGS OF THE 2010 ACM CONFERENCE ON UBIQUITOUS COMPUTING, P341
   Wen Y, 2004, LECT NOTES COMPUT SC, V3164, P57
   Yoon Chanmin, 2012, P USENIX 2012 ANN TE
   Yoon Chanmin, 2013, UTILIZATION BASED PO
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
   Zhao Xia., 2011, P 2011 ACM S APPL CO, P641
NR 16
TC 4
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 48
DI 10.1145/2875423
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700009
DA 2024-07-18
ER

PT J
AU Wang, YC
   Liu, X
   Hsu, CH
AF Wang, Yichuan
   Liu, Xin
   Hsu, Cheng-Hsin
TI UPDATE: User-Profile-Driven Adaptive TransfEr for Mobile Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Opportunistic transfers; scheduling; resource conservation; user
   profiling; Performance
AB Existing channel-aware scheduling work has mainly focused on scheduling in small timescales, that is, tens to hundreds of seconds. We propose to use long-term user profiles to provide useful statistical information on future network conditions in large timescales. We design scheduling algorithms based on Markov decision theory. We collect and use a large set of real-life traces from the general public. Extensive trace-driven evaluations show that many real mobile users can benefit from our framework. In addition, we compare our framework against state-of-the-art algorithms and observe significant performance differences because the existing algorithms were not designed for the large timescale scenario.
C1 [Wang, Yichuan; Liu, Xin] Univ Calif Davis, Dept Comp Sci, One Shields Ave, Davis, CA 95616 USA.
   [Hsu, Cheng-Hsin] Natl Tsing Una Univ, Dept Comp Sci, 101 Sec 2 Kuang Fu Rd, Hsinchu, Taiwan.
C3 University of California System; University of California Davis
RP Wang, YC (corresponding author), Univ Calif Davis, Dept Comp Sci, One Shields Ave, Davis, CA 95616 USA.
CR Agilent Technologies, 2005, US GUID 66321B D MOB
   [Anonymous], 3 INT C COMM SYST NE
   [Anonymous], 2014, 36211 3GPP TS
   [Anonymous], 2010, P 10 ACM SIGCOMM C I
   BALASUBRAMANIAN A., 2010, Proceedings of MobiSys, P209, DOI DOI 10.1145/1814433.1814456
   Balasubramanian N, 2009, IMC'09: PROCEEDINGS OF THE 2009 ACM SIGCOMM INTERNET MEASUREMENT CONFERENCE, P280
   Gilbert H., 1966, J AM STAT ASSOC, V61, P313
   González MC, 2008, NATURE, V453, P779, DOI 10.1038/nature06958
   Ha S, 2012, ACM SIGCOMM COMP COM, V42, P247, DOI 10.1145/2377677.2377723
   Han J., 2005, DATA MINING CONCEPTS
   Higgins BD, 2010, MOBICOM 10 & MOBIHOC 10: PROCEEDINGS OF THE 16TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING AND THE 11TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P73
   Lee K., 2010, Proceedings of the 6th International Conference, P26
   Lin Kaisen., 2010, P 8 INT C MOBILE SYS, P285, DOI DOI 10.1145/1814433.1814462
   Nicholson AJ, 2008, MOBICOM'08: PROCEEDINGS OF THE FOURTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P46, DOI 10.1145/1409944.1409952
   Nirjon S, 2012, IEEE REAL TIME, P251, DOI 10.1109/RTAS.2012.9
   Qian F., 2012, ACM WWW LYON FRANCE, P51
   Ra M.-R., 2010, 8th International Conference on Mobile systems, Applications, and Services, P255
   Rahmati A, 2011, IEEE T MOBILE COMPUT, V10, P54, DOI 10.1109/TMC.2010.139
   Rahmati A, 2007, MOBISYS '07: PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P165
   Ravindranath L, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P232, DOI 10.1145/2594368.2594387
   SamuelCahn E, 1996, J AM STAT ASSOC, V91, P357, DOI 10.2307/2291415
   Schulman A, 2010, MOBICOM 10 & MOBIHOC 10: PROCEEDINGS OF THE 16TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING AND THE 11TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P85
   Song CM, 2010, SCIENCE, V327, P1018, DOI 10.1126/science.1177170
   Trestian I., 2011, P IEEE INFOCOM 11, P2040
   Tse D., 2005, Fundementals of Wireless Communications
   Wang Y., 2012, P ACM INT WORKSH NET
NR 26
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 42
DI 10.1145/2889489
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700003
DA 2024-07-18
ER

PT J
AU Yang, MC
   Chang, YH
   Tsao, CW
AF Yang, Ming-Chang
   Chang, Yuan-Hao
   Tsao, Che-Wei
TI Byte-Addressable Update Scheme to Minimize the Energy Consumption of
   PCM-Based Storage Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Algorithms; Management; Design; Phase change memory;
   storage system; file system; journaling; reliability; performance;
   energy consumption; byte addressability; asymmetry; nonvolatility
AB In recent years, phase-change memory (PCM) has generated a great deal of interest because of its byte addressability and nonvolatility properties. It is regarded as a good alternative storage medium that can reduce the performance gap between the main memory and the secondary storage in computing systems. However, its high energy consumption on writes is a challenging issue in the design of battery-powered mobile computing systems. To reduce the energy consumption, we exploit the byte addressability and the asymmetric read-write energy/latency of PCM in an energy-efficient update scheme for journaling file systems. We also introduce a concept called the 50% rule to determine/recommend the best update strategy for block updates. The proposed scheme only writes modified data, instead of the whole updated block, to PCM-based storage devices without extra hardware support. Moreover, it guarantees the sanity/integrity of file systems even if the computing system crashes or there is a power failure during the data update process. We implemented the proposed scheme on the Linux system and conducted a series of experiments to evaluate the scheme. The results are very encouraging.
C1 [Yang, Ming-Chang; Chang, Yuan-Hao; Tsao, Che-Wei] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
C3 Academia Sinica - Taiwan
RP Yang, MC (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
EM mcyang@iis.sinica.edu.tw; johnson@iis.sinica.edu.tw;
   bearman.sky@iis.sinica.edu.tw
RI Yang, Ming-Chang/ABB-2357-2020; Chang, Yuan-Hao/ABA-6935-2020
OI Yang, Ming-Chang/0000-0002-4029-757X; Chang,
   Yuan-Hao/0000-0002-1282-2111
FU Ministry of Science and Technology [103-2221-E001-012-MY2,
   102-2221-E-001-009-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology under Grant Nos. 103-2221-E001-012-MY2 and
   102-2221-E-001-009-MY3.
CR [Anonymous], 1997, Tech. Rep. TR3022
   [Anonymous], 2005, File System Forensic Analysis
   Chen Shimin, 2011, P CIDR
   Cho S., 2009, P IEEE ACM MICRO
   Coker R., 2001, BONNIE BENCHMARK SUI
   Condit J., 2009, P ACM SOSP
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Dhiman G., 2009, P IEEE ACM DAC
   Eilert S., 2009, P IEEE IMW
   Gao S., 2011, P ACM CIKM
   Hu J., 2010, P IEEE ACM DAC
   Lee B. C., 2009, P IEEE ACM ISCA
   Lee E., 2013, P USENIX FAST
   Lee E, 2012, IEEE S MASS STOR SYS
   Liu Z., 2012, P IEEE MASCOTS
   Meza J., 2012, COMPUTER ARCHITECTUR
   Norcott WilliamD., 2006, IOzone filesystem benchmark
   Park Y., 2011, IEEE T COMPUTERS
   Prabhakaran  V., 2005, P USENIX ANN TECHN C
   Qureshi M. K., 2012, P IEEE ACM ISCA
   Qureshi M. K., 2009, P IEEE ACM ISCA
   Qureshi M. K., 2010, P IEEE ACM HPCA
   Ramos L., 2011, P ACM ICS
   Seok H., 2011, P ACM SAC
   Yang M.-C., 2013, P IEEE RTCSA
   Yue J., 2013, P IEEE HPCA
   Yue J., 2013, P IEEE DATE
   Zhou P., 2009, P IEEE ACM ISCA
NR 28
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 55
DI 10.1145/2910590
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700016
DA 2024-07-18
ER

PT J
AU Knapik, M
   Meski, A
   Penczek, W
AF Knapik, Michal
   Meski, Artur
   Penczek, Wojciech
TI Action Synthesis for Branching Time Logic: Theory and Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Parametric model checking; parameter synthesis; parametric verification;
   Algorithms; Reliability; Verification
ID PARAMETRIC MODEL-CHECKING
AB The article introduces a parametric extension of Action-Restricted Computation Tree Logic called pmARCTL. A symbolic fixed-point algorithm providing a solution to the exhaustive parameter synthesis problem is proposed. The parametric approach allows for an in-depth system analysis and synthesis of the correct parameter values. The time complexity of the problem and the algorithm is provided. An existential fragment of proARCTL (pmEARCTL) is identified, in which all of the solutions can be generated from a minimal and unique base. A method for computing this base using symbolic methods is provided. The prototype tool SPATULA implementing the algorithm is applied to the analysis of three benchmarks: faulty Train-Gate-Controller, Peterson's mutual exclusion protocol, and a generic pipeline processing network. The experimental results show efficiency and scalability of our approach compared to the naive solution to the problem.
C1 [Knapik, Michal; Meski, Artur; Penczek, Wojciech] PAS, Inst Comp Sci, Warsaw, Poland.
   [Meski, Artur] Univ Lodz, FMCS, PL-90131 Lodz, Poland.
   [Penczek, Wojciech] Univ Nat Sci & Humanities, Siedlce, Poland.
C3 Polish Academy of Sciences; Institute of Computer Science of the Polish
   Academy of Sciences; University of Lodz
RP Knapik, M (corresponding author), PAS, Inst Comp Sci, Warsaw, Poland.
EM knapik@ipipan.waw.pl; meski@ipipan.waw.pl; penczek@ipipan.waw.pl
OI Meski, Artur/0000-0003-2917-8438; Knapik, Michal/0000-0003-3259-9786;
   Penczek, Wojciech/0000-0001-6477-4863
FU Foundation for Polish Science under Int. Ph.D. Projects in Intelligent
   Computing; EU within the Innovative Economy OP; ERDF; NCN Preludium 4
   grant [DEC-2012/07/N/ST6/03426]
FX M. Knapik is supported by the Foundation for Polish Science under Int.
   Ph.D. Projects in Intelligent Computing. The project was financed from
   the EU within the Innovative Economy OP 2007-2013 and ERDF, and was
   partially funded by a DEC-2012/07/N/ST6/03426 NCN Preludium 4 grant.
CR Alur R., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P592, DOI 10.1145/167088.167242
   Alur R., 2001, ACM Transactions on Computational Logic, V2, P388, DOI [DOI 10.1145/377978.377990, 10.1145/377978.377990]
   Andre Etienne, 2012, FM 2012: Formal Methods. Proceedings of the 18th International Symposium, P33, DOI 10.1007/978-3-642-32759-9_6
   [Anonymous], LECT NOTES COMPUT SC
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Belardinelli F, 2011, FUND INFORM, V112, P19, DOI 10.3233/FI-2011-576
   Bruyère V, 2008, ACM T COMPUT LOG, V9, DOI 10.1145/1342991.1342996
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Classen A, 2011, 2011 33RD INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P321, DOI 10.1145/1985793.1985838
   Coudert O., 1993, P 4 SASIMI WORKSH
   Daskalakis C, 2011, SIAM J COMPUT, V40, P597, DOI 10.1137/070697720
   Di Giampaolo B, 2010, LECT NOTES COMPUT SC, V6031, P249, DOI 10.1007/978-3-642-13089-2_21
   Goldsmith J, 2008, INFORM COMPUT, V206, P760, DOI 10.1016/j.ic.2008.03.002
   Hune T, 2002, J LOGIC ALGEBR PROGR, V52-3, P183, DOI 10.1016/S1567-8326(02)00037-1
   Jones A. V., 2012, P 11 INT C AUT AG MU, P1107
   Katz G, 2010, LECT NOTES COMPUT SC, V6015, P435, DOI 10.1007/978-3-642-12002-2_36
   Knapik Michal, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P1, DOI 10.1109/ACSD.2014.22
   Knapik M., 2014, SPATULA SIMPLE PARAM
   Peled D., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P409
   PETERSON GL, 1981, INFORM PROCESS LETT, V12, P115, DOI 10.1016/0020-0190(81)90106-X
   Quine Willard V, 1952, AM MATH MON, V59, P521, DOI [DOI 10.2307/2308219, 10.1080/00029890.1952.11988183, DOI 10.1080/00029890.1952.11988183]
   Schnoebelen P., 2002, Advances in Modal Logic, V4, P393
   Somenzi F., 2012, CUDD: CU Decision Diagram Package-Release 2.4.0
NR 23
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 64
DI 10.1145/2746337
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600004
DA 2024-07-18
ER

PT J
AU Matthews, A
   Bobovych, S
   Banerjee, N
   Parkerson, JP
   Robucci, R
   Patel, C
AF Matthews, Adam
   Bobovych, Stanislav
   Banerjee, Nilanjan
   Parkerson, James P.
   Robucci, Ryan
   Patel, Chintan
TI Perpetuu: A Tiered Solar-powered GIS Microserver
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multi-tiered design; solar powered; GIS micro server
AB The aftermath of a natural disaster is characterized by lack of a reliable medium for dissemination of information to survivors. The state-of-the-art emergency response systems rely on satellite radio-enabled devices, but survivors, unlike first responders, do not have access to such devices. To mitigate this problem, we present perpetuu, a solar-powered portable GIS microserver. The microserver node can be deployed in a disaster scene and can serve maps to survivors viewable on browsers of off-the-shelf mobile systems. The perpetuu nodes can form a wireless mesh to cover a large geographic region. A key innovation in the design of the perpetuu node is a tiered software and hardware architecture the system combines a low-power micro-controller with a high-power micro-processor to provide a large spectrum of power states. perpetuu stays in its lowest power state most of the time, and it can in-vitro detect survivors using Wi-Fi sensing, and consequently wake up the higher-power tier to disseminate high-resolution maps on standard web browsers that provide directions to safe locations. The tiered design leverages hardware-assisted energy measurements and a wakeup controller to balance energy harvested from solar panels with energy consumed by the system. We evaluate perpetuu using measurements from our prototype and trace-based simulations, and show that it can function near-perpetually while serving maps to a large number of survivors.
C1 [Matthews, Adam; Parkerson, James P.] Univ Arkansas, Fayetteville, AR 72701 USA.
   [Bobovych, Stanislav; Banerjee, Nilanjan; Robucci, Ryan; Patel, Chintan] Univ Maryland Baltimore Cty, Baltimore, MD 21228 USA.
C3 University of Arkansas System; University of Arkansas Fayetteville;
   University System of Maryland; University of Maryland Baltimore County
RP Matthews, A (corresponding author), 1 Univ Arkansas, Fayetteville, AR 72701 USA.
FU National Science Foundation [CNS-1305099, IIS-1406626, CNS-1308723,
   CNS-1314024]; Microsoft SEIF Awards
FX This material is based upon work supported by the National Science
   Foundation under awards CNS-1305099 and IIS-1406626, CNS-1308723,
   CNS-1314024, and the Microsoft SEIF Awards. Any opinions, findings, and
   conclusions or recommendations expressed in this material are those of
   the authors and do not necessarily reflect the views of the NSF or
   Microsoft.
CR Agarwal Yuvraj., 2009, P 6 USENIX S NETWORK, P365
   [Anonymous], 2011, BBC
   Banerjee N., 2007, Proceedings of ACM MobiSys
   Banerjee N, 2007, IEEE INFOCOM SER, P776, DOI 10.1109/INFCOM.2007.96
   Barabási AL, 2005, NATURE, V435, P207, DOI 10.1038/nature03459
   Cutter S.L., 2003, T GIS, V7, P439, DOI DOI 10.1111/1467-9671.00157
   Forest Benjamin., 2008, An Analysis of Military Use of Commercial Satellite Communications
   Govil K., 1995, P 1 ACM INT C MOB CO
   Gumstix, 2014, GUMST MOD
   Helmbold D. P., 1996, P 2 ACM INT C MOB CO
   Huang H., 2003, P USENIX TECHN C
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kansal Aman, 2006, P 43 DES AUT C DAC 0
   Lin Kris, 2005, P ACM SENS
   Lorch Jacob, 1995, TECHNICAL REPORT
   Mapnik, 2011, MAPN TOOL
   Mclntire K. Ho D., 2005, TECHNICAL REPORT
   NREL (National Renewable Energy Laboratory), 2014, NAT SOL RAD DAT
   Pering T., 2006, P MOB
   Pering T., 2005, P IEEE INT C VLSI DE
   PGRouting, 2011, PGROUTING TOOL
   PVEducation, 2014, COLL RES PHOT ED
   Rahmati Ahmad, 2007, P MOB
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   Reicosky D. C., 1989, AGR FOREST METEOROL, V73
   Schott B., 2005, P INF PROC SENS NETW
   Shih E., 2002, P 8 ACM C MOB COMP N
   Sorber J, 2005, Proceedings of the Third International Conference on Mobile Systems, Applications, and Services (MobiSys 2005), P261, DOI 10.1145/1067170.1067198
   Sorber Jacob, 2007, P ACM SENSYS
   SunriseSunset, 2014, SUNR SUNS TIM TOOL
   Turoff M, 2002, COMMUN ACM, V45, P29, DOI 10.1145/505248.505265
   Vázquez A, 2006, PHYS REV E, V73, DOI 10.1103/PhysRevE.73.036127
   Wang D, 2012, REAL-TIME SYST, V48, P135, DOI 10.1007/s11241-011-9138-5
   Wunderground, 2014, WEATH UND
   Yuan W., 2003, Operating Systems Review, V37, P149, DOI 10.1145/1165389.945460
NR 35
TC 1
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 78
DI 10.1145/2767128
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600018
DA 2024-07-18
ER

PT J
AU Jimenez, X
   Novo, D
   Ienne, P
AF Jimenez, Xavier
   Novo, David
   Ienne, Paolo
TI Libra: Software-Controlled Cell Bit-Density to Balance Wear in NAND
   Flash
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Reliability; NAND
   flash memory; lifetime; endurance; SLC; MLC; wear leveling; wear
   balancing
ID TRANSLATION LAYER; MEMORY
AB Hybrid flash storages combine a small Single-Level Cell (SLC) partition with a large Multilevel Cell (MLC) partition. Compared to MLC-only solutions, the SLC partition exploits fast and short local write updates, while the MLC part brings large capacity. On the whole, hybrid storage achieves a tangible performance improvement for a moderate extra cost. Yet, device lifetime is an important aspect often overlooked: in a hybrid system, a large ratio of writes may be directed to the small SLC partition, thus generating a local stress that could exhaust the SLC lifetime significantly sooner than the MLC partition's. To address this issue, we propose Libra, which builds on flash storage made solely of MLC flash and uses the memory devices in SLC mode when appropriate; that is, we exploit the fact that writing a single bit per cell in an MLC provides characteristics close to those of an ordinary SLC. In our scheme, the cell bit-density of a block can be decided dynamically by the flash controller, and the physical location of the SLC partition can now be moved around the whole device, balancing wear across it. This article provides a thorough analysis and characterization of the SLC mode for MLCs and gives evidence that the inherent flexibility provided by Libra simplifies considerably the stress balance on the device. Overall, our technique improves lifetime by up to one order of magnitude at no cost when compared to any hybrid storage that relies on a static SLC-MLC partitioning.
C1 [Jimenez, Xavier; Novo, David; Ienne, Paolo] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, IC ISIM LAP, CH-1015 Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne
RP Jimenez, X (corresponding author), Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, IC ISIM LAP, Stn 14,INF 137, CH-1015 Lausanne, Switzerland.
EM xavier.jimenez@epfl.ch; david.novo@epfl.ch; paolo.ienne@epfl.ch
CR Bates K., 2007, OLTP APPL I O
   Caulfield A. M., 2009, P 42 ANN IEEE ACM IN, P24
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chiao ML, 2011, IEEE T COMPUT, V60, P753, DOI 10.1109/TC.2011.67
   Cho H, 2009, DES AUT TEST EUROPE, P507
   Frankie Roohparvar, 2007, US Patent, Patent No. [11/298,013, 11298013]
   Grupp Laura M, 2012, USENIX C FIL STOR TE
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Jimenez X, 2012, DES AUT CON, P229
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee Sungjin, 2009, USENIX ANN TECHN C S
   Micheloni Rino, 2010, Inside NAND Flash Memories
   Micron, 2010, BAD BLOCK MAN NAND F
   Mielke N, 2006, INT RELIAB PHY SYM, P29, DOI 10.1109/RELPHY.2006.251188
   Mohan V., 2010, HOTSTORAGE, V10, P3
   Murugan M., 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P481, DOI 10.1109/MASCOTS.2012.60
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   ONFI Workgroup, 2013, OP NAND FLASH INT 3
   Park JW, 2011, MICROPROCESS MICROSY, V35, P48, DOI 10.1016/j.micpro.2010.08.001
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Woodhouse David, 2001, P LIN S OTT ONT CAN
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
NR 24
TC 6
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 28
DI 10.1145/2638552
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800009
DA 2024-07-18
ER

PT J
AU Quan, W
   Pimentel, AD
AF Quan, Wei
   Pimentel, Andy D.
TI A Hybrid Task Mapping Algorithm for Heterogeneous MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded systems; KPN; MPSoC; task mapping; simulation
ID ARCHITECTURES; DESIGN
AB The application workloads in modern MPSoC-based embedded systems are becoming increasingly dynamic. Different applications concurrently execute and contend for resources in such systems, which could cause serious changes in the intensity and nature of the workload demands over time. To cope with the dynamism of application workloads at runtime and improve the efficiency of the underlying system architecture, this article presents a hybrid task mapping algorithm that combines a static mapping exploration and a dynamic mapping optimization to achieve an overall improvement of system efficiency. We evaluate our algorithm using a heterogeneous MPSoC system with three real applications. Experimental results reveal the effectiveness of our proposed algorithm by comparing derived solutions to the ones obtained from several other runtime mapping algorithms. In test cases with three simultaneously active applications, the mapping solutions derived by our approach have average performance improvements ranging from 45.9% to 105.9% and average energy savings ranging from 14.6% to 23.5%.
C1 [Quan, Wei; Pimentel, Andy D.] Univ Amsterdam, Inst Informat, NL-1098 XH Amsterdam, Netherlands.
   [Quan, Wei] Natl Univ Def Technol, Sch Comp Sci, Changsha, Hunan, Peoples R China.
C3 University of Amsterdam; National University of Defense Technology -
   China
RP Quan, W (corresponding author), Univ Amsterdam, Inst Informat, Sci Pk 904, NL-1098 XH Amsterdam, Netherlands.
EM w.quan@uva.nl; a.d.pimentel@uva.nl
OI Pimentel, Andy/0000-0002-2043-4469
FU National Nature Science Foundation of China [61033008, 61272145]
FX This work is supported by the National Nature Science Foundation of
   China under NSFC No. 61033008, 61272145.
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 1974, PROC IFIP C 74
   Briao E., 2008, P C DES AUT TEST EUR, P1386, DOI DOI 10.1145/1403375.1403709
   Cannella E, 2012, VLSI DES, DOI 10.1155/2012/987209
   Castrillon J., 2011, IND INFORM IEEE T, P1
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Dutta MK, 2013, INT CONF CONTEMP, P108, DOI 10.1109/IC3.2013.6612172
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Huang Jia., 2011, DESIGN AUTOMATION TE, P1
   Kumar R, 2004, CONF PROC INT SYMP C, P64
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Paul JM, 2006, IEEE T VLSI SYST, V14, P868, DOI 10.1109/TVLSI.2006.878474
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Quan W., 2013, P 50 ANN DES AUT C
   Quan W, 2013, IEEE SYM EMBED SYST, P115, DOI 10.1109/ESTIMedia.2013.6704510
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Singh AK, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390200
   van Stralen P., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P11, DOI 10.1109/ICSAMOS.2010.5642097
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Wei Sun, 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P599, DOI 10.1109/IPDPS.2011.209
   Ykman-Couvreur C, 2011, IET COMPUT DIGIT TEC, V5, P123, DOI 10.1049/iet-cdt.2010.0030
NR 24
TC 55
Z9 59
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 14
DI 10.1145/2680542
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200014
OA Green Published
DA 2024-07-18
ER

PT J
AU Hettiarachchi, PM
   Fisher, N
   Ahmed, M
   Wang, LY
   Wang, SN
   Shi, WS
AF Hettiarachchi, Pradeep M.
   Fisher, Nathan
   Ahmed, Masud
   Wang, Le Yi
   Wang, Shinan
   Shi, Weisong
TI A Design and Analysis Framework for Thermal-Resilient Hard Real-Time
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Reliability; Real-time systems; thermal-aware
   systems; multimode systems; control-theoretic systems; schedulability;
   EDF; reactive systems; thermal resiliency; multimode system;
   thermal-aware system; thermal-aware periodic resource
ID TEMPERATURE
AB We address the challenge of designing predictable real-time systems in an unpredictable thermal environment where environmental temperature may dynamically change (e.g., implantable medical devices). Towards this challenge, we propose a control-theoretic design methodology that permits a system designer to specify a set of hard real-time performance modes under which the system may operate. The system automatically adjusts the real-time performance mode based on the external thermal stress. We show (via analysis, simulations, and a hardware testbed implementation) that our control design framework is stable and control performance is equivalent to previous real-time thermal approaches, even under dynamic temperature changes. A crucial and novel advantage of our framework over previous real-time control is the ability to guarantee hard deadlines even under transitions between modes. Furthermore, our system design permits the calculation of a new metric called thermal resiliency that characterizes the maximum external thermal stress that any hard real-time performance mode can withstand. Thus, our design framework and analysis may be classified as a thermal stress analysis for real-time systems.
C1 [Hettiarachchi, Pradeep M.; Fisher, Nathan; Ahmed, Masud; Wang, Shinan; Shi, Weisong] Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
   [Wang, Le Yi] Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA.
C3 Wayne State University; Wayne State University
RP Hettiarachchi, PM (corresponding author), Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
EM pradeepmh@wayne.edu
RI Shi, Weisong/D-2233-2016; wang, le/HKN-3406-2023; wang,
   leyi/JVY-9720-2024; Wang, shuainan/JDW-8508-2023
OI Shi, Weisong/0000-0001-5864-4675; 
FU NSF [CNS-0953585, CNS-1116787, CNS-1136007, CNS-1205338]; Air Force
   Office of Scientific Research [FA9550-10-1-0210]; Wayne State University
   Office of Vice President of Research; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [1116787] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [0953585] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1205338] Funding Source: National Science Foundation
FX This research has been supported in part by the NSF (grant nos.
   CNS-0953585, CNS-1116787, CNS-1136007, and CNS-1205338), the Air Force
   Office of Scientific Research (grant no. FA9550-10-1-0210), and two
   grants from Wayne State University Office of Vice President of Research.
CR Ahmed M, 2011, SUSTAIN COMPUT-INFOR, V1, P226, DOI 10.1016/j.suscom.2011.05.006
   Aloysius K. Mok., 1983, MITLCSTR297
   [Anonymous], 1995, DISCRETE TIME CONTRO
   Bansal Nikhil, 2005, P S THEOR ASP COMP S
   Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   BROOKS D., 2001, P INT S HIGH PERF CO
   CHANTEM T., 2008, P DES AUT TEST EUR C
   Chen Jian-Jia, 2009, P IEEE REAL TIM EMB
   Chen Jian-Jia, 2007, P IEEE REAL TIM EMB
   Dorf R.C., 2000, MODERN CONTROL SYSTE
   Ferreira AP, 2007, P EUR C REAL TIM SYS
   Fisher N., 2011, P 9 IEEE S EMB SYST
   Fisher N., 2009, P 15 IEEE REAL TIM E
   Fu X, 2011, J SYST ARCHITECT, V57, P584, DOI 10.1016/j.sysarc.2010.08.004
   Fu Y., 2010, P REAL TIM EMB TECHN
   Gelig A. Kh., 1998, Stability and oscillations of nonlinear pulse-modulated systems, DOI DOI 10.1007/978-1-4612-1760-2
   Hettiarachchi Pradeep M., 2011, DESIGN ANAL THERMALL
   INTEL, 2000, INT PENT 4 PROC 423
   Kelly G, 2006, ALTERN MED REV, V11, P278
   Kim S, 2007, IEEE T NEUR SYS REH, V15, P493, DOI 10.1109/TNSRE.2007.908429
   LAMANNA JC, 1989, METAB BRAIN DIS, V4, P225, DOI 10.1007/BF00999769
   Lazzi G, 2005, IEEE ENG MED BIOL, V24, P75, DOI 10.1109/MEMB.2005.1511503
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Nise Norman S., 2000, Control Systems engineering, V3rd
   Quan G, 2009, EUROMICRO, P207, DOI 10.1109/ECRTS.2009.28
   Rajkumar R, 1997, REAL TIM SYST SYMP P, P298, DOI 10.1109/REAL.1997.641291
   Ruggera PS, 2003, PHYS MED BIOL, V48, P2919, DOI 10.1088/0031-9155/48/17/312
   Sergent J.E., 1998, THERMAL MANAGEMENT H, p3.9
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Timmons NF, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P533
   Wang S., 2008, Real-Time Systems Journal, V39, P658
NR 33
TC 8
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 146
DI 10.1145/2632154
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300002
DA 2024-07-18
ER

PT J
AU Hu, JT
   Zhuge, QF
   Xue, CJ
   Tseng, WC
   Sha, EHM
AF Hu, Jingtong
   Zhuge, Qingfeng
   Xue, Chun Jason
   Tseng, Wei-Che
   Sha, Edwin H. -M.
TI Management and Optimization for Nonvolatile Memory-Based Hybrid
   Scratchpad Memory on Multicore Embedded Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Experimentation; Data allocation; energy; MRAM;
   NVM; on-chip memory; PCM; SPM; multicore processors
ID PHASE-CHANGE MEMORY; MAIN MEMORY; PERFORMANCE; POWER; PRAM
AB The recent emergence of various Non-Volatile Memories (NVMs), with many attractive characteristics such as low leakage power and high-density, provides us with a new way of addressing the memory power consumption problem. In this article, we target embedded CMPs, and propose a novel Hybrid Scratch Pad Memory (HSPM) architecture which consists of SRAM and NVM to take advantage of the ultra-low leakage power, high density of NVM, and fast access of SRAM. A novel data allocation algorithm as well as an algorithm to determine the NVM/SRAM ratio for the novel HSPM architecture are proposed. The experimental results show that the data allocation algorithm can reduce the memory access time by 33.51% and the dynamic energy consumption by 16.81% on average for the HSPM architecture when compared with a greedy algorithm. The NVM/SRAM size determination algorithm can further reduce the memory access time by 14.7% and energy consumption by 20.1% on average.
C1 [Hu, Jingtong] Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74078 USA.
   [Tseng, Wei-Che; Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75080 USA.
   [Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 Oklahoma State University System; Oklahoma State University -
   Stillwater; University of Texas System; University of Texas Dallas;
   Chongqing University; City University of Hong Kong
RP Hu, JT (corresponding author), Oklahoma State Univ, Sch Elect & Comp Engn, 407 Engn South, Stillwater, OK 74078 USA.
EM jthu@okstate.edu
OI Hu, Jingtong/0000-0003-4029-4034; Xue, Chun Jason/0000-0002-6431-9868
FU NSF [CNS-1015802]; Texas NHARP [009741-0020-2009]; NSFC [61173014,
   61133005]; Research Grants Council of the Hong Kong Special
   Administrative Region, China [CityU 123811, 123210]; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [1015802] Funding Source: National Science Foundation
FX This work is partially supported by NSF CNS-1015802, Texas NHARP
   009741-0020-2009, NSFC 61173014, NSFC 61133005, and grants from the
   Research Grants Council of the Hong Kong Special Administrative Region,
   China [Project No. CityU 123811, 123210].
CR [Anonymous], 2008, P 18 ACM GREAT LAK S
   [Anonymous], 2009, HP LAB
   [Anonymous], 2006, ACM Journal on Emerging Technologies in Computing Systems (JETC), DOI [10.1145/1148015.1148016, DOI 10.1145/1148015.1148016]
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Avissar Oren., 2001, CASES 01 P 2001 INT, P34
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bienia C., 2011, Ph.D. dissertation
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Che WJ, 2010, DES AUT TEST EUROPE, P1118
   Chen YR, 2010, DES AUT TEST EUROPE, P148
   Chun KC, 2009, I SYMPOS LOW POWER E, P119
   Culler D., 1998, Parallel Computer Architecture: A Hardware/software Approach
   Dhiman G, 2009, DES AUT CON, P664
   Dominguez Angel., 2005, J EMBEDDED COMPUTING, V1, P521
   Dong XY, 2008, DES AUT CON, P554
   Du J., 2013, J SIGNAL PROCES SYST, P1
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Hu J., 2010, P 8 IEEE S APPL SPEC, P7
   Hu J., 2012, ACM T EMBED COMPUT S, V12, P1
   Hu JT, 2012, IEEE SYM PARA DISTR, P982, DOI 10.1109/IPDPSW.2012.120
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Hu JT, 2010, DES AUT CON, P350
   Hu Jingtong., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), 2011, P1
   Hu Jun-Fang, 2012, ISRN Zoology, V2012, P1
   Hu Z., 2006, P 1 WORKSH SOFTW TOO
   Jiang L, 2011, I C DEPEND SYS NETWO, P221, DOI 10.1109/DSN.2011.5958221
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Kandemir M, 2005, IEEE T VLSI SYST, V13, P1136, DOI 10.1109/TVLSI.2005.859478
   Kandemir M, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P120, DOI 10.1109/ICCAD.2004.1382555
   Kandemir M, 2002, DES AUT CON, P219, DOI 10.1109/DAC.2002.1012623
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Li Q., 2012, Proceedings of the ACM/IEEE international symposium on Low power electronics and design, P351
   Liu TT, 2011, DES AUT CON, P405
   Ozturk O, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P576
   Panda P. R., 1997, P EUR DES TEST C EDT
   Qingan Li, 2012, 2012 16th Workshop on Interaction between Compilers and Computer Architectures (INTERACT), P17, DOI 10.1109/INTERACT.2012.6339622
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Shang Y., 2012, CIRCUITS AND SYSTEMS, P1
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Sjodin J., 2001, CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, P15
   Sjodin J., 1998, CASES '98: Proceedings of the 1998 international conference on Compilers, architecture, and synthesis for embedded systems, P1
   Tseng WC, 2010, IEEE INT CONF VLSI, P131, DOI 10.1109/VLSISOC.2010.5642609
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Wang Y, 2012, INT CONF ACOUST SPEE, P1553, DOI 10.1109/ICASSP.2012.6288188
   Wu XX, 2009, DES AUT TEST EUROPE, P737
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Yibo Guo, 2011, 2011 International Conference on Parallel Processing, P464, DOI 10.1109/ICPP.2011.79
   Zhang H, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL I, P262, DOI 10.1109/CINC.2009.108
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 51
TC 19
Z9 20
U1 3
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 79
DI 10.1145/2560019
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200006
DA 2024-07-18
ER

PT J
AU Song, W
   Kim, Y
   Kim, H
   Lim, J
   Kim, J
AF Song, Wook
   Kim, Yeseong
   Kim, Hakbong
   Lim, Jehun
   Kim, Jihong
TI Personalized Optimization for Android Smartphones
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Android; application usage pattern;
   mobile systems; user experience
AB As a highly personalized computing device, smartphones present a unique new opportunity for system optimization. For example, it is widely observed that a smartphone user exhibits very regular application usage patterns (although different users are quite different in their usage patterns). User-specific high-level app usage information, when properly managed, can provide valuable hints for optimizing various system design requirements. In this article, we describe the design and implementation of a personalized optimization framework for the Android platform that takes advantage of user's application usage patterns in optimizing the performance of the Android platform. Our optimization framework consists of two main components, the application usage modeling module and the usage model-based optimization module. We have developed two novel application usage models that correctly capture typical smartphone user's application usage patterns. Based on the application usage models, we have implemented an app-launching experience optimization technique which tries to minimize user-perceived delays, extra energy consumption, and state loss when a user launches apps. Our experimental results on the Nexus S Android reference phones show that our proposed optimization technique can avoid unnecessary application restarts by up to 78.4% over the default LRU-based policy of the Android platform.
C1 [Song, Wook; Kim, Yeseong; Kim, Hakbong; Lim, Jehun; Kim, Jihong] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 151742, South Korea.
C3 Seoul National University (SNU)
RP Kim, J (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul 151742, South Korea.
EM wooksong@davinci.snu.ac.kr; yeseong@davinci.snu.ac.kr;
   haknalgae@davinci.snu.ac.kr; brownrabbit@davinci.snu.ac.kr;
   jihong@davinci.snu.ac.kr
FU Next-Generation Information Computing Development Program through the
   National Research Foundation of Korea (NRF); Ministry of Science, ICT &
   Future Planning [2010-0020724]
FX This research was supported by the Next-Generation Information Computing
   Development Program through the National Research Foundation of Korea
   (NRF) funded by the Ministry of Science, ICT & Future Planning (No.
   2010-0020724). The ICT at Seoul National University and IDEC provided
   research facilities for this study.
CR [Anonymous], 2010, P ACM INT C PERV SER
   Baiocchi J. A., 2011, P DES AUT TEST EUR C
   Digitizor, 2011, ANDR STATS 200K MARK
   Do T., 2011, P INT C MULT INT
   Esfahbod B., 2006, THESIS U TORONTO
   Falaki H., 2010, P INT C MOB SYST APP
   Google, 2010, NEX S
   Joo Y., 2011, P USENIX C FIL STROA
   Levenshtein V. I., 1966, SOV PHYS DOKL, V10, P707
   Lim Jehun, 2011, P INT C UB INF TECHN
   Microsoft, 2007, P ACM SIGMETRICS INT
   Ryu J, 2011, ELECTRON LETT, V47, P313, DOI 10.1049/el.2011.0042
   Shye A., 2010, P ACM SIGMETRICS INT
   SNEATH PHA, 1957, J GEN MICROBIOL, V17, P201, DOI 10.1099/00221287-17-1-201
   Tolia N, 2006, COMPUTER, V39, P46, DOI 10.1109/MC.2006.101
   Wireless Intelligence, 2011, SMARTPH US SPEND MOR
   Zhang Lide, 2010, P IEEE ACM IFIP INT
NR 17
TC 13
Z9 15
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 60
DI 10.1145/2544375.2544380
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800005
DA 2024-07-18
ER

PT J
AU Furtado, P
   Cecílio, J
AF Furtado, Pedro
   Cecilio, Jose
TI Configuration and Operation of Networked Control Systems over
   Heterogeneous WSANs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Performance; Reliability; Distributed systems;
   middleware; performance control; sensor networks; wireless sensor
   networks
AB There have been both research and commercial advances on applying Wireless Sensor and Actuator Networks (WSN) in industrial premises. These have cost advantages related to avoiding some cabled deployments. A possible architecture involves a Networked Control System (NCS) with many small WSN subnetworks, cabled nodes and computer servers (e. g., servers, control stations). In those systems individual sensor nodes can be programmed, as opposed to cabled analog systems. We investigate approaches for networked-wide configuration, where all nodes-cabled or WSN sensors-can be configured with simplicity from a single interface, instead of hand-coding or complex configurations of individual nodes. We propose an architecture and approach for configuration and operation. Previous related proposals on middleware involving WSNs suffer from two major limitations: they either program within an individual WSN or configure operation outside WSNs, wrapping data coming from WSN. They do not allow configuring WSN and non-WSN nodes for operation from a single interface. We discuss the architecture and propose the NCSWSN configuration and operation approach. We are applying this system in an industrial testbed, therefore we test the approach and also show user interfaces and results from the deployment.
C1 [Furtado, Pedro; Cecilio, Jose] Univ Coimbra, P-3000 Coimbra, Portugal.
C3 Universidade de Coimbra
RP Furtado, P (corresponding author), Univ Coimbra, P-3000 Coimbra, Portugal.
EM pnf@dei.uc.pt
RI Furtado, Pedro/AAG-2234-2019; Furtado, Pedro/JJE-4812-2023; Cecílio,
   José MS/B-4615-2015
OI Furtado, Pedro/0000-0001-6054-637X; Cecilio, Jose/0000-0002-5351-5580
FU University of Coimbra; National Science Foundation (FCT); European
   Commission [FP7-ICT-224282]
FX This work is supported by the University of Coimbra, the National
   Science Foundation (FCT) and the European Commission under the contract
   FP7-ICT-224282 (GINSENG).
CR Aberer K., 2007, P INT C MOB DAT MAN
   ABI, 2012, IND WIR SENS NETW
   [Anonymous], 2005, REC UB NETW EMB SYST
   [Anonymous], GENERIC IMPLEMENTATI
   [Anonymous], P IASTED S PAR DISTR
   Baumgartner T., 2010, P 7 EUR C WIR SENS N
   Boulis A., 2003, P INT C MOB SYST APP
   Carrabine L., 2009, DESIGN WORLD
   Cecilio J., 2013, THESIS U COIMBRA POR
   Chatzigiannakis X., 2007, P INT C EM TECHN FAC
   Emerson, 2012, EM SMART WIR
   Ergen C., 2006, IEEE T MOB COMPUT
   Franklin M., 2005, P C INN DAT SYST RES
   Fuchs G, 2011, 2011 INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS AND WORKSHOPS (DCOSS)
   Furtado P, 2012, LECT NOTES COMPUT SC, V7363, P330, DOI 10.1007/978-3-642-31638-8_25
   Gibbons PB, 2003, IEEE PERVAS COMPUT, V2, P22, DOI 10.1109/MPRV.2003.1251166
   HADIM S, 2006, IEEE DISTRIB SYST ON, V7, P3, DOI DOI 10.1109/MDSO.2006.19
   Henricksen K., 2006, P INT WORKSH MIDDL T
   Kuorilehto M., 2005, EURASIP Journal on Wireless Communications and Networking, V2005, P774, DOI 10.1155/WCN.2005.774
   Li S, 2003, P INT WORKSH INF PRO
   Lian FL, 2002, IEEE T CONTR SYST T, V10, P297, DOI 10.1109/87.987076
   Liu X., 2009, P 43 IEEE C DEC CONT
   LIU X., 2004, P IEEE AM CONTR C
   Madden SR, 2005, ACM T DATABASE SYST, V30, P122, DOI 10.1145/1061318.1061322
   Mottola L., 2008, THESIS POLITECNICO M
   O'Connor M.C., 2005, RFID J
   O'Donovan T., 2014, ACM T SENSOR NETWORK, V10, P3
   Romer Kay., 2002, SIGMOBILE, V6, P59
   Rooney S., 2006, IEEE T NETW SERVICE, V2, P1
   ROWE A, 2007, RT LINK GLOBAL TIME
   Shashi K., 2007, THESIS U VIRGINIA CH
   Shen CC, 2001, IEEE PERS COMMUN, V8, P52, DOI 10.1109/98.944004
   SHNEIDMAN J, 2004, TR2104 HARV U
   Srisathapornphat C., 2000, P INT WORKSH PAR PRO
   Suriyachai P, 2010, LECT NOTES COMPUT SC, V6131, P216, DOI 10.1007/978-3-642-13651-1_16
   Wang MM, 2008, J COMPUT SCI TECH-CH, V23, P305, DOI 10.1007/s11390-008-9135-x
   Whitehouse K., 2004, P INT C MOB SYST APP
   WSAN4CIP, 2012, WSAN4CIP SEC TOM CRI
   Yao Y, 2002, SIGMOD REC, V31, P9, DOI 10.1145/601858.601861
   Yepez J., 2002, P IEEE 28 ANN C IND
   Yoneki E., 2005, UCAMCLTR646
   Zhang W., 2001, IEEE CONTROL SYST MA
   Zhao G., 2011, NETW PROTOCOLS ALGOR, V3, P1
NR 43
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 34
DI 10.1145/2536747.2536756
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500009
DA 2024-07-18
ER

PT J
AU Liu, SS
   Pittman, RN
   Forin, A
   Gaudiot, JL
AF Liu, Shaoshan
   Pittman, Richard Neil
   Forin, Alessandro
   Gaudiot, Jean-Luc
TI Achieving Energy Efficiency through Runtime Partial Reconfiguration on
   Reconfigurable Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation
AB One major advantage of reconfigurable computing systems is their ability to reconfigure hardware at runtime. In this paper, we study the feasibility of achieving energy efficiency in reconfigurable computing systems (e. g., FPGAs) through runtime partial reconfiguration (PR) techniques. In the ideal scenario, we use a hardware accelerator to accelerate certain parts of the program execution; when the accelerator is not active, we use partial reconfiguration to unload it to reduce power consumption. Since the reconfiguration process may introduce a high energy overhead, it is unclear whether this approach is efficient. To approach this problem, we first analytically identify the conditions under which partial reconfiguration can reduce energy consumption. Our results indicate that the key to reduce partial reconfiguration energy overhead is to minimize the time overhead of the reconfiguration process. Based on this analysis, we design and implement a fast reconfiguration engine that achieves close-to-ideal throughput on Xilinx Virtex-4 FPGAs. Our fast reconfiguration engine utilizes a master-slave DMA pair to stream data between the SRAM and the Internal Configuration Access Port (ICAP). We experimentally verify our proposed solutions and compare our design to existing energy reduction techniques, such as clock gating. The results of our study show that by using partial reconfiguration to eliminate the power consumption of the accelerator when it is inactive, we can accelerate program execution and at the same time reduce the overall energy consumption by half.
C1 [Liu, Shaoshan] Microsoft Corp, Irvine, CA USA.
   [Pittman, Richard Neil; Forin, Alessandro] Microsoft Res, Irvine, CA USA.
   [Gaudiot, Jean-Luc] Univ Calif Irvine, Irvine, CA 92717 USA.
C3 Microsoft; Microsoft; University of California System; University of
   California Irvine
RP Liu, SS (corresponding author), Microsoft Corp, Irvine, CA USA.
EM shaoshal@uci.edu
FU National Science Foundation [CCF-1065448]; Direct For Computer & Info
   Scie & Enginr; Division of Computing and Communication Foundations
   [1065147, 1065448] Funding Source: National Science Foundation
FX This work is partly supported by the National Science Foundation under
   Grant No. CCF-1065448. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the National Science Foundation.
CR BECKER J, 2003, P IFIP INT C VER LAR
   Claus C., 2008, P IEEE INT C FIELD P
   EMMERT J., 2000, P IEEE S FIELD PROGR
   GAYASEN A, 2004, P ACM SIGDA INT S FI
   HEINER J., 2009, P 11 INT WORKSH FIEL
   HUBNER M., 2006, P IEEE COMP SOC ANN
   KOCH D., 2010, P 18 IEEE ANN INT S
   LI F, 2003, P ACM SIGDA INT S FI
   Liu M., 2009, P IEEE INT C FIELD P
   LIU S., 2010, P 21 IEEE INT C APPL
   Liu S., 2009, MSRTR2009150
   Liu SS, 2012, J SUPERCOMPUT, V61, P894, DOI 10.1007/s11227-011-0657-6
   NOGUERA J., 2007, P INT C FIELD PROGR
   OSBORNE W. G., 2009, T HIPEAC, V4, P4
   PAULSSON K, 2006, P 19 ANN S INT CIRC
   Paulsson K., 2008, P INT C HIGH PERF EM
   PIONTECK T, 2006, P INT C FIELD PROGR
   Pittman R. N., 2006, MSRTR2006143
   SEZER S., 1998, P IEEE S FIELD PROGR
   SHANG L., 2002, P 10 ACM SIGDA INT S
   TELIKEPALLI A., 2006, 223 XIL
   TUAN T, 2003, P IEEE CUST INT CIRC
   WANG Q., 2009, P ACM SIGDA INT S FI
   ZHANG X., 2008, P 4 IEEE INT S EL DE
NR 24
TC 16
Z9 18
U1 7
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 72
DI 10.1145/2442116.2442122
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900006
DA 2024-07-18
ER

PT J
AU Zhang, FM
   Shi, ZW
   Mukhopadhyay, S
AF Zhang, Fumin
   Shi, Zhenwu
   Mukhopadhyay, Shayok
TI Robustness Analysis for Battery-Supported Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Reliability; Management; Theory;
   Verification; Cyber-physical systems; battery management; dynamic timing
   model; dynamic schedulability test
ID MODEL; STATE
AB This article establishes a novel analytical approach to quantify robustness of scheduling and battery management for battery supported cyber-physical systems. A dynamic schedulability test is introduced to determine whether tasks are schedulable within a finite time window. The test is used to measure robustness of a real-time scheduling algorithm by evaluating the strength of computing time perturbations that break schedulability at runtime. Robustness of battery management is quantified analytically by an adaptive threshold on the state of charge. The adaptive threshold significantly reduces the false alarm rate for battery management algorithms to decide when a battery needs to be replaced.
C1 [Zhang, Fumin; Shi, Zhenwu; Mukhopadhyay, Shayok] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Zhang, FM (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM fumin@gatech.edu; zwshi@gatech.edu; shayok@gatech.edu
RI Zhang, Fumin/HZM-0252-2023; shi, zhen/KHC-6112-2024
OI Zhang, Fumin/0000-0003-0053-4224; Mukhopadhyay,
   Shayok/0000-0001-7941-780X
FU ONR [N00014-08-1-1007, N00014-09-1-1074, N00014-10-10712]; NSF
   [ECCS-0841195, ECCS-0845333, CNS-0931576]; Directorate For Engineering;
   Div Of Electrical, Commun & Cyber Sys [0845333] Funding Source: National
   Science Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [0931576] Funding Source: National Science
   Foundation
FX This research was partially supported by the ONR grants
   N00014-08-1-1007, N00014-09-1-1074, and N00014-10-10712(YIP), and NSF
   grants ECCS-0841195, ECCS-0845333(CAREER) and CNS-0931576.
CR Abdelzaher TF, 2004, IEEE T COMPUT, V53, P334, DOI 10.1109/TC.2004.1261839
   Abu-Sharkh S, 2004, J POWER SOURCES, V130, P266, DOI 10.1016/j.jpowsour.2003.12.001
   Andersson B, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P76
   [Anonymous], 1998, LINEAR SYSTEM THEORY
   [Anonymous], 2002, NONLINEAR SYSTEMS
   [Anonymous], 1997, Essentials of Robust Control
   Audsley N, 1991, IEEE WORKSH REAL TIM
   Barbarisi O, 2006, CONTROL ENG PRACT, V14, P267, DOI 10.1016/j.conengprac.2005.03.027
   BATE I., 1997, P 9 EUR WORKSH REAL
   Bate I, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P221
   Bini E, 2003, IEEE T COMPUT, V52, P933, DOI 10.1109/TC.2003.1214341
   Brogan WilliamL., 1990, MODERN CONTROL THEOR, V3rd
   Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   Cervin A, 2003, IEEE CONTR SYST MAG, V23, P16, DOI 10.1109/MCS.2003.1200240
   CHANTEM T., 2006, P 27 IEEE REAL TIM S
   Chen M, 2006, IEEE T ENERGY CONVER, V21, P504, DOI 10.1109/TEC.2006.874229
   Coleman M, 2008, IEEE T ENERGY CONVER, V23, P708, DOI 10.1109/TEC.2007.914329
   Ehrlich G.M., 2002, HDB BATTERIES
   Emberson P, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P158
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kim H, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P87, DOI 10.1109/RTAS.2009.13
   Knauff MC, 2007, 2007 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM, P421, DOI 10.1109/ESTS.2007.372120
   Krsti M., 1995, NONLINEAR ADAPTIVE C
   KUO TW, 1991, P 12 IEEE REAL TIM S
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LEHOCZKY JP, 1990, P 11 IEEE REAL TIM S
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Pop V, 2008, PHILIPS RES BOOK SER, V9, P1, DOI 10.1007/978-1-4020-6945-1_1
   Rakhmatov D, 2003, IEEE T VLSI SYST, V11, P1019, DOI 10.1109/TVLSI.2003.819320
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   REGEHR J., 2002, P 23 IEEE REAL TIM S, P325
   REGEHR J, 2000, MSRTR200089
   Sarma M.S., 1997, Electric Machines: Steady-State Theory and Dynamic Performance, V2
   Schweighofer B, 2003, IEEE T INSTRUM MEAS, V52, P1087, DOI 10.1109/TIM.2003.814827
   Sha L., 2009, Cyber-physical systems: A new frontier, Machine Learning in Cyber Trust, P3, DOI [10.1007/978-0-387-88735-7_1, DOI 10.1007/978-0-387-88735-7_1]
   Wolf W, 2009, COMPUTER, V42, P88, DOI 10.1109/MC.2009.81
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
   Zhang FM, 2008, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2008.52
NR 40
TC 14
Z9 15
U1 1
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 69
DI 10.1145/2442116.2442119
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ding, ZJ
   Jiang, CJ
   Zhou, MC
AF Ding, Zhijun
   Jiang, Changjun
   Zhou, Mengchu
TI Design, Analysis and Verification of Real-Time Systems Based on Time
   Petri Net Refinement
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Theory; Real-time; refinement; reachability;
   automated manufacturing system
ID STEPWISE REFINEMENT; BEHAVIOR; SUPERVISION
AB A type of refinement operations of time Petri nets is presented for design, analysis and verification of complex real-time systems. First, the behavior preservation is studied under time constraints in a refinement operation, and a sufficient condition for behavior preservation is obtained. Then, the property preservation is considered, and the results indicate that if the refinement operation of time Petri nets satisfies behavior preservation, it can also preserve properties such as boundedness and liveness. Finally, based on the behavior preservation, a reachability decidability algorithm of a refined time Petri net is designed using the reachability trees of its original net and subnet. The research results are illustrated by an example of designing, analyzing and verifying a real-time manufacturing system.
C1 [Ding, Zhijun; Jiang, Changjun] Tongji Univ, Dept Comp Sci & Technol, Minist Educ, Key Lab Embedded Syst & Serv Comp, Shanghai 201804, Peoples R China.
   [Zhou, Mengchu] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
C3 Tongji University; New Jersey Institute of Technology
RP Ding, ZJ (corresponding author), Tongji Univ, Dept Comp Sci & Technol, Minist Educ, Key Lab Embedded Syst & Serv Comp, Shanghai 201804, Peoples R China.
EM zhijun_ding@hotmail.com
RI Zhou, MengChu/H-9897-2014
FU National Basic Research Program of China (973 Program) [2010CB328100];
   National High-Tech Research and Development Plan of China
   [62009AA01Z141]; National Natural Science Funds [60803032, 90818023];
   Program for New Century Excellent Talents in University; Shanghai
   Rising-Star Program
FX This research was partially supported by National Basic Research Program
   of China (973 Program) (2010CB328100), National High-Tech Research and
   Development Plan of China under Grant No. (62009AA01Z141), National
   Natural Science Funds (60803032, 90818023), Program for New Century
   Excellent Talents in University, and Shanghai Rising-Star Program.
CR BERTHOMIEU B, 1991, IEEE T SOFTWARE ENG, V17, P259, DOI 10.1109/32.75415
   Berthomieu B, 2007, DISCRETE EVENT DYN S, V17, P133, DOI 10.1007/s10626-006-0011-v
   Cho H, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698781
   Ding ZJ, 2008, IEEE T SYST MAN CY A, V38, P791, DOI 10.1109/TSMCA.2008.923064
   Ding ZJ, 2007, LECT NOTES COMPUT SC, V4402, P667
   Fanti MP, 2004, IEEE T SYST MAN CY A, V34, P5, DOI 10.1109/TSMCA.2003.820590
   Felder M, 1998, THEOR COMPUT SCI, V202, P127, DOI 10.1016/S0304-3975(97)00078-9
   Girault C., 2003, Petri Nets for Systems Engineering: A Guide to Modeling, Verification, and Applications, DOI [10.1007/978.3-602-05324-9, DOI 10.1007/978-3-662-05324-9]
   Gurovic D, 2000, IEEE SYS MAN CYBERN, P3098, DOI 10.1109/ICSMC.2000.884474
   Hruz B., 2007, MODELING CONTROL DIS
   Hu HS, 2009, IEEE T MULTIMEDIA, V11, P1457, DOI 10.1109/TMM.2009.2032678
   Hu HS, 2009, IEEE T AUTOM SCI ENG, V6, P557, DOI 10.1109/TASE.2009.2021349
   Hu HS, 2009, INT J ADV MANUF TECH, V42, P553, DOI 10.1007/s00170-008-1608-0
   Huang HJ, 2004, THEOR COMPUT SCI, V328, P245, DOI 10.1016/j.tcs.2004.07.016
   Jeng MD, 2004, IEEE T SYST MAN CY A, V34, P102, DOI 10.1109/TSMCA.2003.820579
   Jiang CJ, 2002, J COMPUT SCI TECH-CH, V17, P770, DOI 10.1007/BF02960767
   Lee JS, 2007, IEEE T AUTOM SCI ENG, V4, P584, DOI 10.1109/TASE.2007.905995
   Li JQ, 2004, IEEE T SYST MAN CY A, V34, P229, DOI 10.1109/TSMCA.2003.819490
   Li JQ, 2003, IEEE T SYST MAN CY A, V33, P179, DOI 10.1109/TSMCA.2003.811771
   Li Z.W., 2009, Deadlock Resolution in Automated Manufacturing Systems: A Novel Petri Net Approach
   Liu Ting, 2002, Acta Electronica Sinica, V30, P245
   MERLIN PM, 1976, IEEE T COMMUN, V24, P1036, DOI 10.1109/TCOM.1976.1093424
   MOLLOY MK, 1982, IEEE T COMPUT, V31, P913, DOI 10.1109/TC.1982.1676110
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   SUZUKI I, 1983, J COMPUT SYST SCI, V27, P51, DOI 10.1016/0022-0000(83)90029-6
   Tang Da, 2006, Computer Integrated Manufacturing Systems, V12, P487
   VALETTE R, 1979, J COMPUT SYST SCI, V18, P35, DOI 10.1016/0022-0000(79)90050-3
   van der Aalst WMP, 2000, LECT NOTES COMPUT SC, V1806, P161
   Wang JC, 2000, IEEE T SYST MAN CY B, V30, P725, DOI 10.1109/3477.875448
   Wang JC, 2000, IEEE T SYST MAN CY B, V30, P562, DOI 10.1109/3477.865173
   ZHOU MC, 1993, IEEE T SYST MAN CYB, V23, P523, DOI 10.1109/21.229464
   ZHOU MC, 1992, IEEE T ROBOTIC AUTOM, V8, P350, DOI 10.1109/70.143353
   Zhou MC., 1998, MODELING SIMULATION
   ZUBEREK WM, 1991, MICROELECTRON RELIAB, V31, P627, DOI 10.1016/0026-2714(91)90007-T
NR 34
TC 25
Z9 25
U1 0
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 4
DI 10.1145/2406336.2406340
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100004
DA 2024-07-18
ER

PT J
AU Izosimov, V
   Pop, P
   Eles, P
   Peng, ZB
AF Izosimov, Viacheslav
   Pop, Paul
   Eles, Petru
   Peng, Zebo
TI Scheduling and Optimization of Fault-Tolerant Embedded Systems with
   Transparency/Performance Trade-Offs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Fault-tolerant embedded systems;
   safety-critical applications; design optimization; transient faults;
   intermittent faults; debuggability; real-time scheduling; conditional
   scheduling; process mapping
ID AWARE CO-SYNTHESIS; POWER MANAGEMENT; ERROR-DETECTION; TIME;
   RELIABILITY; ALGORITHM; CHECKING; RECOVERY; TASKS
AB In this article, we propose a strategy for the synthesis of fault-tolerant schedules and for the mapping of fault-tolerant applications. Our techniques handle transparency/performance trade-offs and use the fault-occurrence information to reduce the overhead due to fault tolerance. Processes and messages are statically scheduled, and we use process reexecution for recovering from multiple transient faults. We propose a fine-grained transparent recovery, where the property of transparency can be selectively applied to processes and messages. Transparency hides the recovery actions in a selected part of the application so that they do not affect the schedule of other processes and messages. While leading to longer schedules, transparent recovery has the advantage of both improved debuggability and less memory needed to store the fault-tolerant schedules.
C1 [Izosimov, Viacheslav] Embedded Intelligent Solut EIS Semcon AB, SE-58104 Linkoping, Sweden.
   [Pop, Paul] Tech Univ Denmark, Dept Informat & Math Modelling, DK-2800 Lyngby, Denmark.
   [Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp & Informat Sci, SE-58183 Linkoping, Sweden.
C3 Semcon; Technical University of Denmark; Linkoping University
RP Izosimov, V (corresponding author), Embedded Intelligent Solut EIS Semcon AB, Box 407, SE-58104 Linkoping, Sweden.
EM viaiz@ida.liu.se
RI Pop, Paul/IQV-8126-2023
OI Pop, Paul/0000-0001-9981-1775
FU Swedish National Graduate School in Computer Science (CUGS)
FX This research was partially supported by the Swedish National Graduate
   School in Computer Science (CUGS).
CR Ahn KD, 1997, PACIFIC RIM INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT SYSTEMS, PROCEEDINGS, P98, DOI 10.1109/PRFTS.1997.640132
   Al-Omari R., 2001, P 15 INT PAR DISTR P, P23
   ALSTROM K., 2001, P 20 C DIG AV SYST, p1B5/1
   [Anonymous], FAULT TOLERANT REAL
   Ayav T, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376813
   Balakirsky VB, 2006, 2006 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1-6, PROCEEDINGS, P1778, DOI 10.1109/ISIT.2006.261740
   Barros D, 2004, 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P5, DOI 10.1109/OLT.2004.1319652
   Benso A, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P144, DOI 10.1109/OLT.2003.1214381
   BERTOSSI AA, 1994, REAL-TIME SYST, V7, P229, DOI 10.1007/BF01088520
   Bourret P, 2004, IWOTA 2004: 1ST INTERNATIONAL WORKSHOP ON TESTABILITY ASSESSMENT, PROCEEDINGS, P41
   Burns A., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P29, DOI 10.1109/EMWRTS.1996.557785
   Chevochot P., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P356, DOI 10.1109/RTCSA.1999.811280
   Claesson V, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P130, DOI 10.1109/ICPADS.1998.741030
   Claudio P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1164, DOI 10.1109/DATE.2004.1269049
   Conner J, 2005, ASIA S PACIF DES AUT, P709, DOI 10.1145/1120725.1120999
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Eles P, 2000, IEEE T VLSI SYST, V8, P472, DOI 10.1109/92.894152
   Emani Krishna Chaitanya, 2007, 2007 IEEE Region 5 Technical Conference, P205, DOI 10.1109/TPSD.2007.4380382
   Girault A, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P159, DOI 10.1109/DSN.2003.1209927
   Han CC, 2003, IEEE T COMPUT, V52, P362, DOI 10.1109/TC.2003.1183950
   HAN JJ, 2005, P 19 IEEE INT PAR DI, P6
   Hareland S, 2001, 2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P73, DOI 10.1109/VLSIT.2001.934953
   HEINE P., 2005, P IEEE POWERTECH
   Huang W, 2004, DES AUT CON, P878
   Hyosoon Lee, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P410, DOI 10.1109/RTCSA.1999.811290
   Izosimov V, 2005, DES AUT TEST EUROPE, P864, DOI 10.1109/DATE.2005.116
   IZOSIMOV V., 2009, THESIS LINKOPING U L
   Izosimov V, 2006, DES AUT TEST EUROPE, P704
   Izosimov V, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P313
   Kandasamy N, 2003, LECT NOTES COMPUT SC, V2788, P275
   Kandasamy N, 2003, IEEE T COMPUT, V52, P113, DOI 10.1109/TC.2003.1176980
   Kopetz H., 1990, Digest of Papers. Fault-Tolerant Computing: 20th International Symposium (Cat. No.90CH2877-9), P466, DOI 10.1109/FTCS.1990.89384
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   KOPETZ H., 2004, 22 TU WIEN
   Koren Israel, 2007, Fault-Tolerant Systems
   KRISHNA CM, 1993, IEEE T RELIAB, V42, P427, DOI 10.1109/24.257826
   Liberato F, 2000, IEEE T COMPUT, V49, P906, DOI 10.1109/12.869322
   Maheshwari A, 2004, IEEE T VLSI SYST, V12, P299, DOI 10.1109/TVLSI.2004.824302
   May T.C., 1978, PROC 16 INT RELIABIL, P33
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   Metra C, 1998, INT TEST CONF P, P524, DOI 10.1109/TEST.1998.743195
   Nicolescu B, 2004, IEEE T NUCL SCI, V51, P3510, DOI 10.1109/TNS.2004.839110
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Orailoglu A., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P304, DOI 10.1109/92.311639
   Pinello C, 2008, IEEE T COMPUT AID D, V27, P906, DOI 10.1109/TCAD.2008.917971
   PIRIOU E., 2006, P IEEE INT S CIRC SY
   Pop P., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P233
   Pop P., 2005, ACM Trans. Embedded Comput. Syst., V4, P112
   Pop P., 2004, Analysis and Synthesis of Distributed Real-Time Embedded Systems
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Punnekkat S, 1997, FOURTH INTERNATIONAL WORKSHOP ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P198, DOI 10.1109/RTCSA.1997.629219
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   REEVS CR, 1993, MODERN HEURISTIC TEC
   Rossi D, 2005, INT SYM DEFEC FAU TO, P352, DOI 10.1109/DFTVS.2005.47
   Savor T, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P136, DOI 10.1109/RTTAS.1997.601351
   Sciuto D, 1998, INT SYM DEFEC FAU TO, P183, DOI 10.1109/DFTVS.1998.732165
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Shye A, 2007, I C DEPEND SYS NETWO, P297, DOI 10.1109/DSN.2007.98
   Silva VF, 2007, IEEE INT C EMERG, P1107
   SRINIVASAN S, 1995, EURO-DAC '95 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL, PROCEEDINGS, P334, DOI 10.1109/EURDAC.1995.527426
   Strauss B, 2006, IEEE SPECTRUM, V43, P44, DOI 10.1109/MSPEC.2006.1604840
   Tripakis S, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P98, DOI 10.1109/ACSD.2005.33
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Velazco R., 2007, Radiation effects on embedded systems
   Vranken HPE, 1997, HARDW SOFTW CODES, P35, DOI 10.1109/HSC.1997.584576
   Wang JB, 2003, IEE P-ELECT POW APPL, V150, P301, DOI 10.1049/ip-epa:20030194
   Wei T., 2006, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, P522
   Xie Y, 2007, J VLSI SIG PROC SYST, V49, P87, DOI 10.1007/s11265-007-0057-6
   Xie Y, 2004, IEEE INT CONF ASAP, P41, DOI 10.1109/ASAP.2004.1342457
   Xu J, 1996, 1996 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P414, DOI 10.1109/ICPADS.1996.517589
   Zhang Y, 2006, IEEE T COMPUT AID D, V25, P111, DOI 10.1109/TCAD.2005.852657
   Zhu DK, 2005, LECT NOTES COMPUT SC, V3463, P122
NR 73
TC 20
Z9 21
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 61
DI 10.1145/2345770.2345773
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200003
DA 2024-07-18
ER

PT J
AU McIntire, D
   Stathopoulos, T
   Reddy, S
   Schmidt, T
   Kaiser, WJ
AF McIntire, Dustin
   Stathopoulos, Thanos
   Reddy, Sasank
   Schmidt, Thomas
   Kaiser, William J.
TI Energy-Efficient Sensing with the Low Power, Energy Aware Processing
   (LEAP) Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Management; Measurement; Performance; Design; Reliability;
   Experimentation; Embedded wireless networked sensor; energy-aware
   multiprocessor platform; sensor platform hardware and software
   architecture
ID DESIGN TECHNIQUES; MANAGEMENT
AB A broad range of embedded networked sensing (ENS) applications have appeared for large-scale systems, introducing new requirements leading to new embedded architectures, associated algorithms, and supporting software systems. These new requirements include the need for diverse and complex sensor systems that present demands for energy and computational resources, as well as for broadband communication. To satisfy application demands while maintaining critical support for low-energy operation, a new multiprocessor node hardware and software architecture, Low Power Energy Aware Processing (LEAP), has been developed. In this article, we described the LEAP design approach, in which the system is able to adaptively select the most energy-efficient hardware components matching an application's needs. The LEAP platform supports highly dynamic requirements in sensing fidelity, computational load, storage media, and network bandwidth. It focuses on episodic operation of each component and considers the energy dissipation for each platform task by integrating fine-grained energy-dissipation monitoring and sophisticated power-control scheduling for all subsystems, including sensors. In addition to the LEAP platform's unique hardware capabilities, its software architecture has been designed to provide an easy way to use power management interface and a robust, fault-tolerant operating environment and to enable remote upgrade of all software components. LEAP platform capabilities are demonstrated by example implementations, such as a network protocol design and a light source event detection algorithm. Through the use of a distributed node testbed, we demonstrate that by exploiting high energy-efficiency components and enabling proper on-demand scheduling, the LEAP architecture may meet both sensing performance and energy dissipation objectives for a broad class of applications.
C1 [McIntire, Dustin; Stathopoulos, Thanos; Reddy, Sasank; Schmidt, Thomas; Kaiser, William J.] Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP McIntire, D (corresponding author), Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
EM dustin@seas.ucla.com; thanos@cs.ucla.edu; sasank@ee.ucla.edu;
   thomas.schmid@ucla.edu; kaiser@ee.ucla.edu
FU National Science Foundation (NSF) [0120778]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0120778] Funding Source: National Science Foundation
FX This research was supported by the National Science Foundation (NSF)
   under Grant No. 0120778 (The Center for Embedded Networked Systems). Any
   opinions, findings, and conclusions or recommendations expressed in the
   material are those of the authors and do not necessarily reflect the
   views of the National Science Foundation.
CR Agre JR, 1999, P SOC PHOTO-OPT INS, V3713, P257, DOI 10.1117/12.357141
   Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   ANAND M, 2004, P 2 INT C MOB SYST A
   [Anonymous], MOBILE COMPUTING
   [Anonymous], 2002, P 8 ANN INT C MOB CO
   Arzberger P, 2005, NSF SPONS WORKSH DEC
   ASADA G, 1998, P EUR SOL STAT CIRC
   ATMEL, 2007, MEGAAVR FAM MICR
   Bacaud L, 2001, COMPUT OPTIM APPL, V20, P227, DOI 10.1023/A:1011202900805
   Bajura M, 2005, P SOC PHOTO-OPT INS, V5796, P282, DOI 10.1117/12.506658
   BANERJEE N., 2005, 0522 U MASS AMH
   Banga G, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P45
   BATALIN M., 2004, P ACM C EMB NETW SEN
   Bellosa Frank, 2000, ACM SIGOPS EUR WORKS
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Benini L., 1998, Dynamic Power Management: Design Techniques and CAD Tools
   BENINI L., 2000, P 13 INT S SYST SYNT
   BULT K., 1996, P INT S LOW POW EL D
   CARL A. W., 1994, P 1 USENIX C OP SYST
   Chandrakasan A., 1995, Low Power Digital CMOS Design
   CROSSBOW, 2004, MICAZ WIR MAN SYST D
   CROSSBOW, 2007, MICAZ MOT
   DEXIN L., 2002, P 2002 AS S PAC C DE
   DOUGLIS F., 1994, P USENIX WINT TECHN
   ESTRIN D., 2001, P IEEE INT C AEONST
   Flinn J, 2004, ACM T COMPUT SYST, V22, P137, DOI 10.1145/986533.986534
   Flinn J., 1999, P 2 IEEE WORKSH MOB
   FLINN J, 1999, P 17 ACM S OP SYST P
   FREERTOS, 2007, FREERTOS OP SOURC RE
   Gast M. S., 2002, 802.11 Wireless Networks The Definitive Guide
   GAURAV M., 2006, P 5 INT C INF PROC S
   GNU RADIO, 2007, GNU SOFTW RAD
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   Guy Richard., 2006, Experiences with the Extensible Sensing System ESS
   HAI H., 2003, P USENIX ANN TECHN C
   Hamilton MP, 2007, ENVIRON ENG SCI, V24, P192, DOI 10.1089/ees.2006.0045
   HEATH T., 2002, P INT C PAR ARCH COM
   Helmbold DP, 2000, MOBILE NETW APPL, V5, P285, DOI 10.1023/A:1019129116852
   HENG Z., 2002, P 10 INT C ARCH SUPP
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   HUANG H, 2003, P USENIX ANN TECHN C
   IAR, 2007, IAR KICKST KIT LPC21
   INTEL, 2007, IMOTE2
   INTEL, 2002, INT STARG
   INTEL, INT STRATAFLASH EMB
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   JACOB S., 2005, P 3 INT C MOB SYST A
   Jiang X., 2007, P 6 INT C INF PROC S
   JONES P., 2000, P IEEE INT S PAR DIS
   Jung D, 2007, LECT NOTES COMPUT SC, V4373, P277
   KAMERMAN A., 2000, P WIR COMM NETW C
   Kravets R, 2000, WIREL NETW, V6, P263, DOI 10.1023/A:1019149900672
   LAMA N., 2005, P 4 INT S INF PROC S
   LEE HHS, 2003, P INT S LOW POW EL D
   Lu YH, 1999, PR GR LAK SYMP VLSI, P50, DOI 10.1109/GLSV.1999.757375
   Lymberopoulos D., 2007, P 6 INT C INF PROC S
   LYMBEROPOULOS D., 2005, P 4 INT S INF PROC S
   Mahesri A, 2005, LECT NOTES COMPUT SC, V3471, P165
   MARTIN L., 2006, P 2006 SIGCOMM WORKS
   MICRIUM, 2002, MICROC OS 2 REAL TIM
   MICRON, 2007, CMOS DEM KITS MT9D13
   MICRON, 2005, 256MB MOB SDRAM MT48
   MICROSOFT, 2006, POW POL CONF DEPL WI
   Ozanne CMP, 2003, SCIENCE, V301, P183, DOI 10.1126/science.1084507
   PACIFIC SILICON SENSOR, 2007, SIL PHOT DIOD
   Papathanasiou AE, 2003, FIFTH IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS & APPLICATIONS, PROCEEDINGS, P44
   PCMCIA, 2007, PC CARD PRIM
   Pering Trevor, 2006, MOBISYS
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Pottie G., 2005, PRINCIPLES EMBEDDED
   QINRU Q., 2000, P 37 C DES AUT
   RAGHUNATHAN V., 2004, P ITN S LOW POW EL D
   Ramanathan D, 2002, IEEE T COMPUT AID D, V21, P291, DOI 10.1109/43.986423
   RAMANATHAN D., 2000, P C DES AUT TEST EUR
   RUSSEL C., 2002, POWER MANAGEMENT WIN
   SCHOTT B., 2005, P 4 INT S INF PROC S
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   SONY, 2007, SNC RZ30N NETW CAM
   Sorber J., 2005, P 3 INT C MOB SYST A
   Stathopoulos T., 2007, P IEEE INT C COMP CO
   Stathopoulos T., 2005, 58 U CAL CTR EMB NET
   SWAMINATHAN V., 2001, P 9 INT S HARDW SOFT
   Szewczyk R., 2004, P 2 ACM C EMB NETW S
   Tan T.K., 2005, ACM T EMBED COMPUT S, V4, P231, DOI DOI 10.1145/1053271.1053281
   TELOS, 2007, TELOSB MOT
   TEXAS INSTRUMENTS, 2007, MSP430 ULTR POW MICR
   TINYOS, 2007, TINYOS COMM FOR
   Unsal OS, 2003, P IEEE, V91, P1055, DOI 10.1109/JPROC.2003.814617
   VICTOR S., 2004, P 2 C EMB NETW SENS
   WAITZ M., 2003, THESIS ERLANGEN NUMB
   Weissel A, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P117, DOI 10.1145/1060289.1060301
   Zyuban V, 2004, IEEE T COMPUT, V53, P1004, DOI 10.1109/TC.2004.46
NR 92
TC 8
Z9 10
U1 2
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 27
DI 10.1145/2220336.2220339
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900002
DA 2024-07-18
ER

PT J
AU Smith, MC
   Peterson, GD
AF Smith, Melissa C.
   Peterson, Gregory D.
TI Optimization of Shared High-Performance Reconfigurable Computing
   Resources
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Analytic performance modeling; high-performance computing
   (HPC); reconfigurable computing (RC); scheduling
ID ALGORITHMS
AB In the field of high-performance computing, systems harboring reconfigurable devices, such as field-programmable gate arrays (FPGAs), are gaining more widespread interest. Such systems range from super-computers with tightly coupled reconfigurable hardware to clusters with reconfigurable devices at each node. The use of these architectures for scientific computing provides an alternative for computationally demanding problems and has advantages in metrics, such as operating cost/performance and power/performance. However, performance optimization of these systems can be challenging even with knowledge of the system's characteristics. Our analytic performance model includes parameters representing the reconfigurable hardware, application load imbalance across the nodes, background user load, basic message-passing communication, and processor heterogeneity. In this article, we provide an overview of the analytical model and demonstrate its application for optimization and scheduling of high-performance reconfigurable computing (HPRC) resources. We examine cost functions for minimum runtime and other optimization problems commonly found in shared computing resources. Finally, we discuss additional scheduling issues and other potential applications of the model.
C1 [Smith, Melissa C.] Clemson Univ, Clemson, SC 29631 USA.
   [Peterson, Gregory D.] Univ Tennessee, Knoxville, TN 37996 USA.
C3 Clemson University; University of Tennessee System; University of
   Tennessee Knoxville
RP Smith, MC (corresponding author), Clemson Univ, Clemson, SC 29631 USA.
EM smithmc@clemson.edu
OI Smith, Melissa/0000-0003-0798-8536; Peterson,
   Gregory/0000-0002-0875-5278
CR ATALLAH MJ, 1992, J PARALLEL DISTR COM, V16, P319, DOI 10.1016/0743-7315(92)90015-F
   BASNEY J, 1999, P 9 SIAM C PAR PROC
   BLAS, 2012, BASIC LINEAR ALGEBRA
   CANTUPAZ E, 1998, P 3 ANN C GEN PROGR
   CASAVANT TL, 1988, IEEE T SOFTWARE ENG, V14, P141, DOI 10.1109/32.4634
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   COOK S. A., 1971, P ACM S THEOR COMP
   El-Ghazawi T, 2008, COMPUTER, V41, P69, DOI 10.1109/MC.2008.65
   El-Rewini H., 1994, TASK SCHEDULING PARA
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GOVINDAN V., 1996, P 10 INT PAR PROC S
   Holland B., 2009, ACM Transactions on Reconfigurable Technology and Systems (TRETS), V1, P1
   HOU ESH, 1994, IEEE T PARALL DISTR, V5, P113, DOI 10.1109/71.265940
   Kant K., 1992, Introduction to computer system performance evaluation
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Koehler S, 2008, PARALLEL COMPUT, V34, P217, DOI 10.1016/j.parco.2008.01.008
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   LEONG P, 2001, P IEEE S FIELD PROGR
   MAXWELL AT EPCC, 2012, MAXWELL EPCC
   NIST, 2005, SP80021 NIST
   PETERSON GD, 1994, THESIS WASHINGTON U
   SAHA P., 2007, P INT S FIELD PROGR
   SMITH M. C., 2003, THESIS U TENNESSEE
   Smith MC, 2001, P SOC PHOTO-OPT INS, V4525, P60, DOI 10.1117/12.434385
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
NR 25
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 36
DI 10.1145/2220336.2220348
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900011
DA 2024-07-18
ER

PT J
AU Kim, J
   Shim, H
   Park, SY
   Maeng, S
   Kim, JS
AF Kim, Jaegeuk
   Shim, Hyotaek
   Park, Seon-Yeong
   Maeng, Seungryoul
   Kim, Jin-Soo
TI FlashLight: A Lightweight Flash File System for Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; NAND flash memory; flash file system; index
   structure; garbage collection
AB A very promising approach for using NAND flash memory as a storage medium is a flash file system. In order to design a higher-performance flash file system, two issues should be considered carefully. One issue is the design of an efficient index structure that contains the locations of both files and data in the flash memory. For large-capacity storage, the index structure must be stored in the flash memory to realize low memory consumption; however, this may degrade the system performance. The other issue is the design of a novel garbage collection (GC) scheme that reclaims obsolete pages. This scheme can induce considerable additional read and write operations while identifying and migrating valid pages. In this article, we present a novel flash file system that has the following features: (i) a lightweight index structure that introduces the hybrid indexing scheme and intra-inode index logging, and (ii) an efficient GC scheme that adopts a dirty list with an on-demand GC approach as well as fine-grained data separation and erase-unit data allocation. We implemented FlashLight in a Linux OS with kernel version 2.6.21 on an embedded device. The experimental results obtained using several benchmark programs confirm that FlashLight improves the performance by up to 27.4% over UBIFS by alleviating index management and GC overheads by up to 33.8%.
C1 [Kim, Jaegeuk; Shim, Hyotaek; Park, Seon-Yeong; Maeng, Seungryoul] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
   [Kim, Jin-Soo] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon 440746, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Sungkyunkwan
   University (SKKU)
RP Kim, J (corresponding author), Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
EM jgkim@camars.kaist.ac.kr; htsim@camars.kaist.ac.kr;
   parksy@camars.kaist.ac.kr; maeng@camars.kaist.ac.kr; jinsookim@skku.edu
RI Maeng, Seungryoul/C-1882-2011
OI Shim, Hyotaek/0000-0002-1641-5791
FU MKE/KEIT [2010-KI002090]
FX This work was supported by the IT R&D Program of MKE/KEIT
   (2010-KI002090, Developmment of Technology Base for Trustworthy
   Computing).
CR ALEPH ONE LTD, 2003, YET AN FLASH FIL SYS
   [Anonymous], ACM T STORAGE TOS
   [Anonymous], T STORAGE
   [Anonymous], P INT S PERF EV COMP
   Bityutskiy A. B., 2005, JFFS3 design issues
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   Gal E, 2005, USENIX Association Proceedings of the General Track: 2005 UNENIX Annual Technical Conference, P89
   Hunter A., 2008, A brief introduction to the design of UBIFS
   KATCHER J., 1997, TR3022 NETWORK APPLI
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kopytov A., 2004, Sysbench: a system performance benchmark
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   LINUX DISTRIBUTOR, 2002, CRAMFS COMPR ROM FIL
   Litwin W., 1980, Very Large Data Bases. Proceedings of the Sixth International Conference, P212
   McDougall Richard, 2006, FILEBENCH FILE SYSTE
   NOKIA, 2008, N810 INT TABL
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Sivathanu M, 2004, USENIX Association Proceedings of the Sixth Symposium on Operating Systems Design and Implementation (OSDE '04), P379
   *US DEP COMM, 1995, 1801 FIPS NIST US DE
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
NR 21
TC 15
Z9 16
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 18
DI 10.1145/2180887.2180895
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900008
DA 2024-07-18
ER

PT J
AU Seo, SH
   Kim, JH
   Hwang, SH
   Kwon, KH
   Jeon, JW
AF Seo, Suk-Hyun
   Kim, Jin-Ho
   Hwang, Sung-Ho
   Kwon, Key Ho
   Jeon, Jae Wook
TI A Reliable Gateway for In-Vehicle Networks Based on LIN, CAN, and
   FlexRay
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Reliability; CAN; FlexRay;
   gateway; in-vehicle network; LIN; OSEK; real-time embedded system;
   real-time operating system
ID WIRELESS; DESIGN
AB This article describes a reliable gateway for in-vehicle networks. Such networks include local interconnect networks, controller area networks, and FlexRay. There is some latency when transferring a message from one node (source) to another node (destination). A high probability of error exists due to different protocol specifications such as baud-rate, and message frame format. Therefore, deploying a reliable gateway is a challenge to the automotive industry. We propose a reliable gateway based on the OSEK/VDX components for in-vehicle networks. We also examine the gateway system developed, and then we evaluate the performance of our proposed system.
C1 [Seo, Suk-Hyun; Kim, Jin-Ho; Hwang, Sung-Ho; Kwon, Key Ho; Jeon, Jae Wook] Sungkyunkwan Univ, Suwonsi, Kyongkido, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Jeon, JW (corresponding author), Sungkyunkwan Univ, 300 Chunchundong, Suwonsi, Kyongkido, South Korea.
EM jwjeon@yurim.skku.ac.kr
RI Hwang, Sung-Ho/K-1655-2019
OI Hwang, Sung-Ho/0000-0003-3665-2564
FU Ministry of Knowledge Economy (MKE); Korea Institute for Advancement in
   Technology (KIAT)
FX This work (research) was financially supported by the Ministry of
   Knowledge Economy (MKE) and Korea Institute for Advancement in
   Technology (KIAT) through the Workforce Development Program in Strategic
   Technology and also financially supported by the MKE through the
   Research Program of FlexRay-based Integrated Network Design Technology.
CR Alicherry M, 2006, IEEE J SEL AREA COMM, V24, P1960, DOI 10.1109/JSAC.2006.881641
   Baillieul J, 2007, P IEEE, V95, P9, DOI 10.1109/JPROC.2006.887290
   Bejerano Y, 2004, IEEE ACM T NETWORK, V12, P1064, DOI 10.1109/TNET.2004.838599
   BOCHMANN G., 1990, IEEE J SEL AREA COMM, V8, P14
   BRIL R., 2007, P 19 EUR C REAL TIM
   Conte A, 2000, IEEE ICC, P565, DOI 10.1109/ICC.2000.853381
   Halang W.A., 1991, CONSTRUCTING PREDICT
   Heiner G, 1998, DIG PAP INT SYMP FAU, P402, DOI 10.1109/FTCS.1998.689491
   Hu XJ, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION AND LOGISTICS, VOLS 1-6, P210, DOI 10.1109/ICAL.2007.4338558
   JEON J. W., 2006, P INT JOINT C SICE I, P545
   Koopman P, 2002, IEEE MICRO, V22, P14, DOI 10.1109/MM.2002.1028471
   Leen G, 2002, COMPUTER, V35, P88, DOI 10.1109/2.976923
   Lv Yong, 2004, Fifth World Congress on Intelligent Control and Automation (IEEE Cat. No.04EX788), P3620
   Makowitz R., 2006, IEEE INT WORKSH FACT, P207
   Manzone A, 2001, SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P117, DOI 10.1109/OLT.2001.937830
   MOST COOPERATION, 2004, MOST SPEC REV 3 0
   Navet N, 2005, P IEEE, V93, P1204, DOI 10.1109/JPROC.2005.849725
   Navet N, 2000, J SYST ARCHITECT, V46, P607, DOI 10.1016/S1383-7621(99)00016-8
   NOLTE T., 2004, P 1 EMB REAL TIM SYS
   OSEK/VDX, 2005, OSEK VDX OP SYST VER
   OSEK/VDX, 2004, OSEK VDX NETW MAN VE
   OSEK/VDX, 2004, OSEK VDX COMM VERS 3
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   Sommer J, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P55, DOI 10.1109/SIES.2007.4297317
   TINDELL K., 1994, 94229 YCS U YORK DEP
   TOKUDA H, 1989, PROCEEDINGS : THE THIRTEENTH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE, P437, DOI 10.1109/CMPSAC.1989.65122
   Wang SG, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P113, DOI 10.1109/RTTAS.2002.1137386
   WILWERT C., 2005, DESIGN AUTOMOTIVE X
   Wilwert C, 2005, ETFA 2005: 10th IEEE International Conference on Emerging Technologies and Factory Automation, Vol 1, Pts 1 and 2, Proceedings, P755
NR 29
TC 16
Z9 17
U1 0
U2 32
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 7
DI 10.1145/2146417.2146424
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400007
DA 2024-07-18
ER

PT J
AU Lübbers, E
   Platzner, M
AF Luebbers, Enno
   Platzner, Marco
TI ReconOS: Multithreaded Programming for Reconfigurable Computers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reconfigurable computing; operating systems; multithreading
ID TASKS; HARDWARE
AB Rising logic densities together with the inclusion of dedicated processor cores push reconfigurable devices from being applied for glue logic and prototyping towards implementing complete reconfigurable systems-on-chip. The mix of fast CPU cores and fine-grained reconfigurable logic allows to map both sequential, control-dominated code and highly parallel data-centric computations onto one platform. However, traditional design techniques that view specialized hardware circuits as passive coprocessors are ill-suited for programming these reconfigurable computers. In particular, the programming models for software-running on an embedded operating system-and digital hardware-synthesized to an FPGA-lack commonalities, which hinders design space exploration and severely impairs the potential for code reuse.
   In this article, we present ReconOS, an execution environment based on existing embedded operating systems that extends the multithreaded programming model established in the software domain to reconfigurable hardware. Using threads and common synchronization and communication services as an abstraction layer, ReconOS allows for the creation of portable and flexible multithreaded applications targeting CPU/FPGA systems. This article discusses the ReconOS programming model and its execution environment, presents implementations based on modern platform FPGAs and the operating systems eCos and Linux, evaluates time and area overheads of the proposed mechanisms and, finally, demonstrates the feasibility of the multithreading design approach on several case studies.
C1 [Luebbers, Enno; Platzner, Marco] Univ Paderborn, Paderborn, Germany.
C3 University of Paderborn
RP Lübbers, E (corresponding author), Univ Paderborn, Paderborn, Germany.
EM enno.lucbbers@uni-paderborn.de
OI Platzner, Marco/0000-0002-6893-063X
CR Agron J, 2006, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2006.45
   Anderson E, 2007, I C FIELD PROG LOGIC, P98, DOI 10.1109/FPL.2007.4380632
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Bergmann N.W., 2006, ARCS Workshops, P205
   Brebner G, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P77, DOI 10.1109/FPGA.1997.624607
   BREBNER G, 1996, P 6 INT WORKSH FIELD, P327
   Burns J, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P66, DOI 10.1109/FPGA.1997.624606
   Compton K, 2002, IEEE T VLSI SYST, V10, P209, DOI 10.1109/TVLSI.2002.1043324
   Danne K, 2007, IET COMPUT DIGIT TEC, V1, P295, DOI 10.1049/iet-cdt:20060186
   DANNE K, 2006, P ACM SIGPLAN SIGBED
   Diessel O, 2000, IEE P-COMPUT DIG T, V147, P181, DOI 10.1049/ip-cdt:20000485
   DUCHENE M, 2005, P 48 MIDW S CIRC SYS, P980
   *ECOSCENTRIC, 2008, ECOS
   *IEEE OP GROUP, 2004, 10031 IEEE OP GROUP
   Jean JSN, 1999, IEEE T COMPUT, V48, P591, DOI 10.1109/12.773796
   Kalte H., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P223
   Kosciuszkiewicz K, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P209
   LEE EA, 2006, IEEE COMPUT, V39, P33
   Liibbers E, 2007, I C FIELD PROG LOGIC, P441, DOI 10.1109/FPL.2007.4380686
   LUBBERS E, 2008, P 18 INT C FIELD PRO
   Lubbers Enno, 2008, P 8 INT C ENG REC SY
   MERINO P, 1998, P INT WORKSH FIELD P, P431
   MIGNOLET JY, 2002, P INT C ENG REC SYST, P116
   MIND NV, 2008, RELEASE ECOS PORT XI
   Peck W, 2006, I C FIELD PROG LOGIC, P885
   Pellizzoni R, 2007, IEEE T COMPUT, V56, P1666, DOI 10.1109/TC.2007.70763
   *PETALOGIX, 2007, PET
   *QUADR SYST INC, 2007, RTXC 3 2 REAL TIM KE
   *SECR LAB TECHN LT, 2008, LIN XIL VIRT
   SHIRAZI N, 1998, P INT WORKSH FIELD P, P59
   Simmler H., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P121
   So HKH, 2006, I C FIELD PROG LOGIC, P349
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   Teich J, 2001, J SUPERCOMPUT, V19, P57, DOI 10.1023/A:1011188411132
   Vuletic M, 2005, IEEE DES TEST COMPUT, V22, P102, DOI 10.1109/MDT.2005.44
   Walder H, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P284
   WIGLEY G, 2001, P IEEE S FPGAS CUST
   Williams JA, 2005, ANN IEEE SYM FIELD P, P277
   *WIND RIV, 2007, VXWORKS 6 X
   XIE X, 2007, P INT C FIELD PROGR, P41
   [No title captured]
NR 41
TC 94
Z9 107
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 8
DI 10.1145/1596532.1596540
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200008
DA 2024-07-18
ER

PT J
AU Benveniste, A
   Caillaud, B
   Carloni, LP
   Caspi, P
   Sangiovanni-Vincentelli, AL
AF Benveniste, Albert
   Caillaud, Benoit
   Carloni, Luca P.
   Caspi, Paul
   Sangiovanni-Vincentelli, Alberto L.
TI Composing heterogeneous reactive systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE compositionality; correct-by-construction design; GALS; models of
   computation; reactive systems
ID SYNCHRONOUS LANGUAGES
AB We present a compositional theory of heterogeneous reactive systems. The approach is based on the concept of tags marking the events of the signals of a system. Tags can be used for multiple purposes from indexing evolution in time (time stamping) to expressing relations among signals, like coordination (e. g., synchrony and asynchrony) and causal dependencies. The theory provides flexibility in system modeling because it can be used both as a unifying mathematical framework to relate heterogeneous models of computations and as a formal vehicle to implement complex systems by combining heterogeneous components. In particular, we introduce an algebra of tag structures to define heterogeneous parallel composition formally. Morphisms between tag structures are used to define relationships between heterogeneous models at different levels of abstraction. In particular, they can be used to represent design transformations from tightly synchronized specifications to loosely-synchronized implementations. The theory has an important application in the correct-by-construction deployment of synchronous design on distributed architectures.
C1 [Carloni, Luca P.] Columbia Univ, New York, NY 10027 USA.
   [Caspi, Paul] Verimag, Gieres, France.
   [Sangiovanni-Vincentelli, Alberto L.] Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 Columbia University; Communaute Universite Grenoble Alpes; Institut
   National Polytechnique de Grenoble; Universite Grenoble Alpes (UGA);
   Centre National de la Recherche Scientifique (CNRS); University of
   California System; University of California Berkeley
EM benveniste@irisa.fr
RI Sangiovanni-Vincentelli, Alberto/S-3822-2019; Sangiovanni-Vincentelli,
   Alberto/F-5742-2018
OI Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389; Carloni,
   Luca/0000-0001-5600-8931
FU European Commission; COLUMBUS [IST-2002-38314]; ARTIST [IST-2001-34820];
   ARTIST2 Network of Excellence on Embedded Systems [IST-004527]; NSF
   [CCR-0225610]
FX This research was supported in part by the European Commission under the
   projects COLUMBUS, IST-2002-38314, ARTIST, IST-2001-34820, and
   IST-004527 ARTIST2 Network of Excellence on Embedded Systems Design, by
   the NSF under the project ITR (CCR-0225610), and by the GSRC. Authors'
   addresses: benveniste@irisa.fr.
CR Alur R, 2003, P IEEE, V91, P11, DOI 10.1109/JPROC.2002.805817
   Alur R, 1999, FORM METHOD SYST DES, V15, P7, DOI 10.1023/A:1008739929481
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Benveniste A, 2002, LECT NOTES COMPUT SC, V2491, P252
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Benveniste A, 2000, INFORM COMPUT, V163, P125, DOI [10.1006/inco.2000.9999, 10.1006/inco.2000.2898]
   Benveniste A, 1999, LECT NOTES COMPUT SC, V1664, P162
   BENVENISTE A, 2003, LECT NOTES COMPUTER, V2855
   Berry G., 2000, FDN ESTEREL
   Burch J, 2001, SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, P13, DOI 10.1109/CSD.2001.981761
   Buttazzo GC, 2002, LECT NOTES COMPUT SC, V2491, P153
   Carloni LP, 2001, IEEE T COMPUT AID D, V20, P1059, DOI 10.1109/43.945302
   CASPI P, 2001, LECT NOTES COMPUTER, V2211, P80
   CHAKRABARTI A, 2002, P 14 INT C COMP AID, P414
   CORTADELLA J, 2003, P INT WORKSH LOG SYN
   DEALFARO L, 2001, P JOINT 8 EUR SOFTW
   DEALFARO L, 2001, LNCS, V2211, P32
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Karsai G, 2003, P IEEE, V91, P145, DOI 10.1109/JPROC.2002.805824
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   LAMPORT L, 1983, ACM T PROGR LANG SYS, V5, P190, DOI 10.1145/69624.357207
   Lamport Leslie, 2003, SPECIFYING SYSTEMS T
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 2001, LNCS, V2211, P32
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   LEGUERNIC P, 2003, J CIRCUITS SYST COMP
   MATHAIKUTTY D, 2004, P FOR SPEC DES LANG
   MATHAIKUTTY D, 2005, ADV DESIGN SPECIFICA, pCHN
   Mattern F., 1989, Parallel and Distributed Algorithms. Proceedings of the International Workshop, P215
   Potop-Butucaru D, 2005, ACSD2005: Fifth International Conference on Application of Concurrency to System Design, Proceedings, P48, DOI 10.1109/ACSD.2005.10
   POTOPBUTUCARU D, 2004, P 4 INT C APPL CONC
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   WINSKEL G, 1982, LECT NOTES COMPUT SC, V140, P561
NR 34
TC 16
Z9 18
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 43
DI 10.1145/1376804.1376811
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400007
DA 2024-07-18
ER

PT J
AU Park, C
   Cheon, W
   Kang, J
   Roh, K
   Cho, W
   Kim, JS
AF Park, Chanik
   Cheon, Wonmoon
   Kang, Jeonguk
   Roh, Kangho
   Cho, Wonhee
   Kim, Jin-Soo
TI A reconfigurable FTL (flash translation layer) architecture for NAND
   flash-based applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE flash memory; FTL; reconfigurable architecture; performance analysis
AB In this article, a novel FTL (flash translation layer) architecture is proposed for NAND flash-based applications such as MP3 players, DSCs (digital still cameras) and SSDs (solid- state drives). Although the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, efficient algorithms of an FTL have a significant impact on performance as well as the lifetime. After the dominant parameters that affect the performance and endurance are categorized, the design space of the FTL architecture is explored based on a diverse workload analysis. With the proposed FTL architectural framework, it is possible to decide which configuration of FTL mapping parameters yields the best performance, depending on the differing characteristics of various NAND flash-based applications.
C1 [Park, Chanik; Cheon, Wonmoon; Kang, Jeonguk; Roh, Kangho; Cho, Wonhee] Samsung Elect, Hwasung City, South Korea.
   [Kim, Jin-Soo] Korea Adv Inst Sci & Technol, Div Comp Sci, Taejon 305701, South Korea.
C3 Samsung; Korea Advanced Institute of Science & Technology (KAIST)
RP Park, C (corresponding author), Samsung Elect, Hwasung City, South Korea.
EM ci.park@samsung.com; wm.cheon@samsung.com; ju.kang@samsung.com;
   kangho.roh@samsung.com; whpp.cho@samsung.com; jinsoo@cs.kaist.ac.kr
RI KIM, Heejae/J-2173-2015
CR [Anonymous], 2003, Computer Architecture
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Chang Li-Pin., 2004, Proceedings of the 2004 ACM Symposium on Applied Computing (SAC '04), P862
   Chang LP, 2002, P 8 IEEE REAL TIM EM
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   KANG JU, 2006, P 6 ACM IEEE C EMB S
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   LEE SW, 2006, ACM T EMBED COMPUT S
   MIN SL, 2004, 1 INT WORKSH POW AW
   *SAMS EL, 2005, NAND FLASH MEM SMART
NR 11
TC 106
Z9 146
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 38
DI 10.1145/1376804.1376806
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400002
DA 2024-07-18
ER

PT J
AU Bueno, D
   Conger, C
   George, AD
   Troxel, I
   Leko, A
AF Bueno, David
   Conger, Chris
   George, Alan D.
   Troxel, Ian
   Leko, Adam
TI RapidIO for radar processing in advanced space systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; design; performance; RapidIO; space-based radar;
   ground-moving target indicator; synthetic aperture radar
AB Space-based radar is a suite of applications that presents many unique system design challenges. In this paper, we investigate use of RapidIO, a new high-performance embedded systems interconnect, in addressing issues associated with the high network bandwidth requirements of real-time ground moving target indicator (GMTI), and synthetic aperture Radar (SAR) applications in satellite systems. Using validated simulation, we study several critical issues related to the RapidIO network and algorithms under study. The results show that RapidIO is a promising platform for space-based radar using emerging technology, providing network bandwidth to enable parallel computation previously unattainable in an embedded satellite system.
C1 [Bueno, David; Conger, Chris; George, Alan D.; Troxel, Ian; Leko, Adam] Univ Florida, HCS Res Lab, Gainesville, FL USA.
C3 State University System of Florida; University of Florida
RP Bueno, D (corresponding author), Univ Florida, HCS Res Lab, Gainesville, FL USA.
EM bueno@hcs.ufl.edu; conger@hcs.ufl.edu; george@hcs.ufl.edu;
   troxel@hcs.ufl.edu; leko@hcs.ufl.edu
RI Vallejo, David Bueno/AAG-6336-2021
OI Vallejo, David Bueno/0000-0003-3799-6692; George,
   Alan/0000-0001-9665-2879
CR Belcher DP, 1996, IEE P-RADAR SON NAV, V143, P366, DOI 10.1049/ip-rsn:19960790
   Bouvier D., 2003, RAPIDIO INTERCONNECT
   Brown R, 1997, RADAR CONF, P331, DOI 10.1109/NRC.1997.588331
   BUENO D, 2004, 3 IEEE WORKSH HIGH S, P710
   BUENO D, 2005, 9 ANN WORKSH HIGH PE
   BUENO D, 2004, 8 ANN WORKSH HIGH PE
   Choudhary A, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P220, DOI 10.1109/IPPS.1998.669914
   CHOUDHARY A, 1998, DESIGN IMPLEMENTATIO
   CLOS C, 1953, AT&T TECH J, V32, P406, DOI 10.1002/j.1538-7305.1953.tb01433.x
   Fuller S., 2005, RAPIDIO EMBEDDED SYS
   Gustavson DB, 1996, IEEE COMMUN MAG, V34, P52, DOI 10.1109/35.533919
   HACKER TL, 2000, THESIS MIT CAMBRIDGE
   KEPNER J, 2004, 8 ANN WORKSH HIGH PE
   LEE M, 1997, 2 INT WORKSH EMB SYS
   Linderman MH, 1997, RADAR CONF, P54, DOI 10.1109/NRC.1997.588132
   MILLER G, 1995, IEEE ACM SUP C SAN D, P35
   *MOT SEM, 2000, RAPIDIO EMB SYST COM
   Nohara TJ, 2000, IEEE 2000 ADAPTIVE SYSTEMS FOR SIGNAL PROCESSING, COMMUNICATIONS, AND CONTROL SYMPOSIUM - PROCEEDINGS, P379, DOI 10.1109/ASSPCC.2000.882504
   PFEISTER GF, 2001, HIGH PERFORMANCE MAS, P617
   PORTER J, 2003, MOTOROLA SMART NETWO
   *PRAES COMM, 2001, RAPIDIO PHYS LAYER 8
   *RAP TRAD ASS, 2002, RAPIDIO INT SPEC 1
   *RAP TRAD ASS, 2005, RAPIDIO INT SPEC 11
   *RAP TRAD ASS, 2002, RAPIDIO INT SPEC 6
   *RAP TRAD ASS, 2005, RAPIDIO INT SPEC 10
   *RAP TRAD ASS, 2002, RAPIDIO INT SPEC 8
   *RAP TRAD ASS, 2005, RAPIDIO INT SPEC 9
   *RAP TRAD ASS, 2002, RAPIDIO HARDW INT PL
   *RAP TRAD ASS, 2002, RAPIDIO INT SPEC 5
   *RAP TRAD COMM, 2002, RAPIDIO INT SPEC DOC
   REDSWITCH, 2002, RS1001
   Schorcht G, 2003, PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, P207
   SHANMUGAN KS, 1992, SIMULATION, V58, P83
   SHIPPEN G, 2003, MOTOROLA SMART NETWO
   SKALABRIN M, 1996, AD SENS ARR PROC WOR
   *TUNDR SEM CORP, 2003, TSI500 PAR RAPIDIO M
   *XIL, 2002, XIL SOL RAPIDIO PROD
   *XIL, 2003, XIL LOGICORE RAPIDIO
   *XIL, 2003, LOGCORE RAPIDIO 8 BI
NR 39
TC 8
Z9 8
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 1
DI 10.1145/1324969.1324970
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700001
DA 2024-07-18
ER

PT J
AU Rao, R
   Vrudhula, S
AF Rao, Ravishankar
   Vrudhula, Sarma
TI Energy optimal speed control of a producer-consumer device pair
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE experimentation; performance; theory; energy optimization; speed
   control; joint optimization; disk drive; processor
ID POWER; MANAGEMENT; SYSTEM
AB We propose a modular approach for minimizing the total energy consumed by a pair of generic communicating devices ( producer-consumer scenario) by jointly controlling their speed profiles. Each device ( like a CPU, or disk drive) is assumed to have a controllable variable called its speed ( e. g., a CPU's clock frequency, a disk drive's spindle motor speed) that affects its power consumption and performance ( e. g., throughput, data transfer rate). The device and task models we analyzed were inspired by applications like CD recording ( hard drive to CD drive data transfer) and data processing ( disk drive to CPU data transfer). The proposed solution can be used for any pair of devices with convex ( for continuous speed sets) or W-convex ( a discrete version of a convex function for discrete speed sets) power-speed relationships. For discrete speed sets, the method operates directly on the power-speed values and does not require an analytical relationship between power and speed. The key to solving the two-device optimization problem was the observation that it could be split into two single device parametric optimization problems, where the parameters correspond to the common task that both the devices must execute. The following divide-and-conquer approach is proposed: [ divide] the optimal speed policy and energy consumption of each device is derived as an analytical function of its task parameters; [ conquer] the optimal values of these parameters are found by minimizing the sum of the parameterized energy functions and plugged back into the parameterized speed profiles. The main advantage of this approach is that each device can be characterized independently and this allows system designers to mix and match manufacturer-supplied device energy curves to evaluate and optimize different application scenarios. We demonstrate our approach using three device characterization examples ( for a CD drive, hard drive, and a CPU) and two application scenarios ( CD recording, MD5 checksum computation).
C1 [Rao, Ravishankar; Vrudhula, Sarma] Arizona State Univ, Tempe, AZ 85721 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Rao, R (corresponding author), Arizona State Univ, Tempe, AZ 85721 USA.
RI Vrudhula, Sarma/ADN-6012-2022
OI Vrudhula, Sarma/0000-0001-9278-2959
CR *ADV MICR DEV, 2004, AMD ATHL 64 PROC POW
   Bazaara M.S., 1993, NONLINEAR PROGRAMMIN
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Cai L, 2005, IEEE T COMPUT AID D, V24, P141, DOI 10.1109/TCAD.2004.837724
   Chang N, 2004, IEEE T VLSI SYST, V12, P837, DOI 10.1109/tvlsi.2004.831472
   CHUNG EY, 1999, P INT C COMP AID DES, P274
   DOUGLIS F, 1995, COMPUT SYST, V8, P381
   Govil Kinshuk., 1995, Proceedings of the 1st annual international conference on Mobile computing and networking, P13, DOI DOI 10.1145/215530.215546
   GREENAWALT PM, 1994, P 2 INT WORKSH MOD A, P62
   GRUNWALD D, 2000, P S OP SYS DES IMPL
   Gurumurthi S, 2003, COMPUTER, V36, P59, DOI 10.1109/MC.2003.1250884
   *HIT GLOB STOR TEC, 2006, TRAV 7K60 HARD DRIV
   Hwang CH, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P28, DOI 10.1109/ICCAD.1997.643266
   *IBM CORP, 2003, IBM POWERPC 750FX RI
   *INT CORP, 2005, INT PXA270 PROC EL M
   *INT CORP, 1999, INT STRONG ARM SA110
   Irani S, 2003, SIAM PROC S, P37
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Li YM, 2004, Proceedings of 2004 Chinese Control and Decision Conference, P560
   *LITEON IT CORP, 2004, LIT LTR 32123S CD RW
   Lorch JR, 2004, IEEE T COMPUT, V53, P856, DOI 10.1109/TC.2004.35
   Lu YH, 1999, PR GR LAK SYMP VLSI, P50, DOI 10.1109/GLSV.1999.757375
   Manzak A, 2003, IEEE T VLSI SYST, V11, P270, DOI 10.1109/TVLSI.2003.810801
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   *MICR TECHN INC, 2004, MOB DDR SDRAM FEAT
   *MOT PICT EXP GROU, PHYS PAR CDS DVDS
   *MRBASS ORG, 2005, LIN TOPS TRICKS
   Okada K, 2000, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, P92, DOI 10.1109/ICCE.2000.854511
   PEN W, 2005, MD5SUM MANUAL PAGE
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   QIU Q, 2000, P DES AUT C, P325
   Qiu QR, 2001, IEEE T COMPUT AID D, V20, P1200, DOI 10.1109/43.952737
   Rao M. K. R., 2004, P C COMP ARCH SYNTH, P93
   RAO R, 2005, P DES AUT C DAC
   ROHRER N, 2004, IBM POWERPC 970FX PO
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   SCHRUGERS C, 2001, P INT S LOW POW EL D, P96
   SHU T, 2005, 20053 U AR
   Simunic T, 2001, IEEE T COMPUT AID D, V20, P840, DOI 10.1109/43.931003
   Srivastava MB, 1996, IEEE T VLSI SYST, V4, P42, DOI 10.1109/92.486080
   STAN SG, 1998, CDROM DRIVE BRIEF SY
   *UBUNTU, 2006, CD DISK IM UB LIN
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
   *WIK, VID CD FREE ENC TECH
   *WIK, 1998, SUP VID CD FREE ENC
   Yada H, 2000, IEEE T MAGN, V36, P2213, DOI 10.1109/20.908363
NR 49
TC 0
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 30
DI 10.1145/1274858.1274868
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LD
UT WOS:000256880600010
DA 2024-07-18
ER

PT J
AU Alam, SA
   Gregg, D
   Gambardella, G
   Preusser, T
   Blott, M
AF Alam, Syed Asad
   Gregg, David
   Gambardella, Giulio
   Preusser, Thomas
   Blott, Michaela
TI On the RTL Implementation of FINN Matrix Vector Unit
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FINN; convolutional neural network; HLS; RTL; FPGA
AB Field-programmable gate array (FPGA)-based accelerators are becoming increasingly popular for deep neural network (DNN) inference due to their ability to scale performance with increasing degrees of specialization with dataflow architectures or custom data type precision. In order to reduce the barrier for software engineers and data scientists to adopt FPGAs, C++- and OpenCL-based design entries with high-level synthesis (HLS) have been introduced. They provide higher abstraction compared with register-transfer level (RTL)-based design. HLS offers faster development time, better maintainability, and more flexibility in code exploration when evaluating several options for multi-dimension tensors, convolutional layers, or different degrees of parallelism. For this reason, HLS has been adopted by DNN accelerator generation frameworks such as FINN and hls4ml.
   In this article, we present an alternative backend library for FINN, leveraging RTL. We investigate and evaluate, across a spectrum of design dimensions, the pros and cons of an RTL-based implementation versus the original HLS variant. We show that for smaller design parameters, RTL produces significantly smaller circuits as compared with HLS. For larger circuits, however, the look-up table (LUT) count of RTL-based design is slightly higher, up to around 15%. On the other hand, HLS consistently requires more flip-flops (FFs; with an orders-of-magnitude difference for smaller designs) and block RAMs (BRAMs; 2x more). This also impacts the critical path delay, with RTL producing significantly faster circuits, up to around 80%. RTL also benefits from at least a 10x reduction in synthesis time. Finally, the results were validated in practice using two real-world use cases, one of a multi-layer perceptron (MLP) used in network intrusion detection and the other a convolution network called ResNet, used in image recognition. Overall, since HLS frameworks code-generate the hardware design, the benefits of the ease in the design entry is less important. As such, the gained benefits in synthesis time together with some design-dependent resource benefits make the RTL abstraction an attractive alternative.
C1 [Alam, Syed Asad; Gregg, David] Trinity Coll Dublin, Sch Comp Sci & Stat, Coll Green, Software Syst Grp,Comp Sci, Dublin 2, Ireland.
   [Gambardella, Giulio] Synopsys Inc, Dublin, Ireland.
   [Preusser, Thomas] AMD, Dresden, Germany.
   [Blott, Michaela] AMD, Dublin 24, Ireland.
C3 Trinity College Dublin
RP Alam, SA (corresponding author), Trinity Coll Dublin, Sch Comp Sci & Stat, Coll Green, Software Syst Grp,Comp Sci, Dublin 2, Ireland.
EM syed.asad.alam@tcd.ie; david.gregg@cs.tcd.ie; giuliog@synopsys.com;
   tpreusse@amd.com; mblott@amd.com
RI Alam, Syed Asad/AAZ-5938-2021
OI Alam, Syed Asad/0000-0002-1509-9678; Gregg, David/0000-0003-3782-4612;
   Blott, Michaela/0000-0002-7833-4057
FU Science Foundation Ireland [13/RC/2094_P2]; European Union's Horizon
   2020 research and innovation programme under the Marie-Sklodowska-Curie
   grant [754489]
FX This material is based on work supported, in part, by Science Foundation
   Ireland under grant no. 13/RC/2094_P2 and in part by the European
   Union's Horizon 2020 research and innovation programme under the
   Marie-Sklodowska-Curie grant agreement and grant no. 754489.
CR Alam SA, 2016, IEEE T SIGNAL PROCES, V64, P3933, DOI 10.1109/TSP.2016.2557298
   Alonso T, 2022, ACM T RECONFIG TECHN, V15, DOI 10.1145/3470567
   [Anonymous], 2010, AMBA 4 AXI4-Stream Protocol Specification
   Bin Muslim F, 2017, IEEE ACCESS, V5, P2747, DOI 10.1109/ACCESS.2017.2671881
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Blott Michaela, 2021, FINN: Dataflow compiler for QNN inference on FPGAs
   Bruschi N, 2020, 17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), P217, DOI 10.1145/3387902.3394038
   Capotondi A, 2020, IEEE T CIRCUITS-II, V67, P871, DOI 10.1109/TCSII.2020.2983648
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Czajkowski T.S., 2012, 22 INT C FIELD PROGR, P531, DOI DOI 10.1109/FPL.2012.6339272
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Garofalo A, 2020, PHILOS T R SOC A, V378, DOI 10.1098/rsta.2019.0155
   He KM, 2015, Arxiv, DOI [arXiv:1512.03385, 10.48550/arxiv.1512.03385]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Homsirikamol E, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P120, DOI 10.1109/FPT.2017.8280129
   Hubara I, 2018, J MACH LEARN RES, V18
   Intel<(R), High Level Synthesis Compiler
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kumm M, 2018, IEEE T COMPUT, V67, P1078, DOI 10.1109/TC.2018.2795611
   Martin G, 2009, IEEE DES TEST COMPUT, V26, P18, DOI 10.1109/MDT.2009.83
   Meeus W, 2012, DES AUTOM EMBED SYST, V16, P31, DOI 10.1007/s10617-012-9096-8
   Moustafa N, 2015, 2015 MILITARY COMMUNICATIONS AND INFORMATION SYSTEMS CONFERENCE (MILCIS)
   Nabi SW, 2019, INT J RECONFIGURABLE, V2019, DOI 10.1155/2019/7348013
   Nabi SW, 2019, J PARALLEL DISTR COM, V133, P407, DOI 10.1016/j.jpdc.2017.05.014
   Nane R, 2016, IEEE T COMPUT AID D, V35, P1591, DOI 10.1109/TCAD.2015.2513673
   Noronha Daniel H., 2018, P INT WORKSH FPGAS S, P1
   Pappalardo Alessandro, 2023, Zenodo
   Pell O, 2012, COMPUT SCI ENG, V14, P98, DOI 10.1109/MCSE.2012.78
   Persand K, 2021, IEEE ACCESS, V9, P120110, DOI 10.1109/ACCESS.2021.3108545
   Petrica L, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P48, DOI 10.1109/ICFPT51103.2020.00016
   Preusser TB, 2017, I C FIELD PROG LOGIC
   Rastegari M, 2016, Arxiv, DOI arXiv:1603.05279
   Sarkar S, 2009, IEEE DES TEST COMPUT, V26, P34, DOI 10.1109/MDT.2009.84
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Umuroglu Y, 2020, I C FIELD PROG LOGIC, P291, DOI 10.1109/FPL50879.2020.00055
   Umuroglu Y, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3337929
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Winterstein F, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P362, DOI 10.1109/FPT.2013.6718388
   Xilinx, Xilinx Unified Software Development Flatform
   Xilinx, 2020, About us
   Yang TJ, 2017, Arxiv, DOI arXiv:1611.05128
   Zhao JR, 2019, DES AUT TEST EUROPE, P1130, DOI [10.23919/date.2019.8714724, 10.23919/DATE.2019.8714724]
NR 44
TC 2
Z9 2
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 94
DI 10.1145/3547141
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600006
DA 2024-07-18
ER

PT J
AU Chang, JH
   Chang, TY
   Shih, YC
   Chen, TY
AF Chang, Jung-Hsiu
   Chang, Tzu-Yu
   Shih, Yi-Chao
   Chen, Tseng-Yi
TI LaDy: Enabling Locality-aware Deduplication Technology on Shingled
   Magnetic Recording Drives
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Shingled magnetic recording; SMR; data deduplication; locality; disk
   technology
ID EFFICIENT
AB The continuous increase in data volume has led to the adoption of shingled-magnetic recording (SMR) as the primary technology for modern storage drives. This technology offers high storage density and low unit cost but introduces significant performance overheads due to the read-update-write operation and garbage collection (GC) process. To reduce these overheads, data deduplication has been identified as an effective solution as it reduces the amount of written data to an SMR-based storage device. However, deduplication can result in poor data locality, leading to decreased read performance. To tackle this problem, this study proposes a data locality-aware deduplication technology, LaDy, that considers both the overheads of writing duplicate data and the impact on data locality to determine whether the duplicate data should be written. LaDy integrates with DiskSim, an open-source project, and modifies it to simulate an SMR-based drive. The experimental results demonstrate that LaDy can significantly reduce the response time in the best-case scenario by 87.3% compared with CAFTL on the SMR drive. LaDy achieves this by selectively writing duplicate data, which preserves data locality, resulting in improved read performance. The proposed solution provides an effective and efficient method for mitigating the performance overheads associated with data deduplication in SMR-based storage devices.
C1 [Chang, Jung-Hsiu; Chang, Tzu-Yu; Shih, Yi-Chao; Chen, Tseng-Yi] Natl Cent Univ, Dept Comp Sci & Informat Engn, Taoyuan, Taiwan.
C3 National Central University
RP Chang, JH (corresponding author), Natl Cent Univ, Dept Comp Sci & Informat Engn, Taoyuan, Taiwan.
EM showshowbova@gmail.com; u109502572@g.ncu.edu.tw; tai54331@gmail.com;
   tychen@g.ncu.edu.tw
FU National Science and Technology Council, Taiwan [111-2628-E-008-002-MY3,
   111-2221-E-008-058-MY3]
FX This work was supported by the National Science and Technology Council,
   Taiwan, under Grant nos. 111-2628-E-008-002-MY3 and
   111-2221-E-008-058-MY3.
CR Amer A, 2010, IEEE S MASS STOR SYS
   Amer A, 2011, IEEE T MAGN, V47, P3691, DOI 10.1109/TMAG.2011.2157115
   Bucy J.S., 2008, DISKSIM SIMULATION E
   Chen SH, 2020, ASIA S PACIF DES AUT, P512, DOI 10.1109/ASP-DAC47756.2020.9045622
   Cheng GY, 2022, IEEE INFOCOM SER, P1659, DOI 10.1109/INFOCOM48880.2022.9796954
   Cheng-Yang Fu, 2011, Proceedings 2011 Design, Automation & Test in Europe
   Chuang YJ, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391892
   Cogo V, 2021, IEEE T COMPUT, V70, P669, DOI 10.1109/TC.2020.2994774
   Debnath Biplob, 2010, 2010 USENIX ANN TECH
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   He WP, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P121
   Jiang T, 2023, IEEE T DEPEND SECURE, V20, P2466, DOI 10.1109/TDSC.2022.3185313
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Li WJ, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P301
   Liang YP, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218708
   Liang YP, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358201
   Liu WG, 2021, 2021 IEEE 6TH INTERNATIONAL CONFERENCE ON BIG DATA ANALYTICS (ICBDA 2021), P267, DOI 10.1109/ICBDA51983.2021.9402952
   Nachman A, 2021, ACM T STORAGE, V17, DOI 10.1145/3453301
   Nachman A, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P193
   Pan YG, 2021, DES AUT CON, P103, DOI 10.1109/DAC18074.2021.9586084
   Puzio P, 2013, INT CONF CLOUD COMP, P363, DOI 10.1109/CloudCom.2013.54
   Seagate Technology LLC, 2007, Seagate Cheetah 15k.5
   Seagate Technology LLC, 2022, Which Drive Has What?
   Shafaei M, 2017, ACM T STORAGE, V13, DOI 10.1145/3139242
   Shen ZY, 2023, IEEE T COMPUT AID D, V42, P2500, DOI 10.1109/TCAD.2022.3222670
   Storage Networking Industry Association's IOTTA TWG, 2007, SNIA IOTTA Repository
   Sun DS, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1047, DOI 10.1145/3373376.3378474
   Western Digital Technologies, 2022, On WD Red NAS Drives?
   Wu CF, 2022, IEEE T COMPUT AID D, V41, P2835, DOI 10.1109/TCAD.2021.3120072
   Wu Chun-Feng, 2018, 2018 55 ACM ESDA IEE, P1, DOI [10.1109/DAC.2018.8465941, DOI 10.1109/DAC.2018.8465941]
   Wu FG, 2017, IEEE T COMPUT, V66, P1932, DOI 10.1109/TC.2017.2713360
   Wu J, 2019, IEEE T PARALL DISTR, V30, P119, DOI 10.1109/TPDS.2018.2852642
   Xie XC, 2019, ACM T STORAGE, V15, DOI 10.1145/3335548
   Yadgar G, 2021, ACM T STORAGE, V17, DOI 10.1145/3423137
   Yang MC, 2019, IEEE T COMPUT, V68, P111, DOI 10.1109/TC.2018.2845383
   Yang TM, 2017, PR IEEE COMP DESIGN, P81, DOI 10.1109/ICCD.2017.21
   Yao T, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P159
   Yao T, 2019, IEEE T PARALL DISTR, V30, P2595, DOI 10.1109/TPDS.2019.2918219
   Zhang YW, 2022, ACM T STORAGE, V18, DOI 10.1145/3502846
   Zhou Su, 21 USENIX C FIL STOR, P395
NR 40
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607921
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300030
DA 2024-07-18
ER

PT J
AU Singh, N
   Renganathan, K
   Rebeiro, C
   Jose, J
   Mader, R
AF Singh, Nikhilesh
   Renganathan, Karthikeyan
   Rebeiro, Chester
   Jose, Jithin
   Mader, Ralph
TI Kryptonite : Worst-Case Program Interference Estimation on Multi-Core
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Program interference; worst-case analysis
AB Due to the low costs and energy needed, cyber-physical systems are adopting multi-core processors for their embedded computing requirements. In order to guarantee safety when the application has real-time constraints, a critical requirement is to estimate the worst-case interference from other executing programs. However, the complexity of multi-core hardware inhibits precisely determining the Worst-Case Program Interference. Existing solutions are either prone to overestimate the interference or are not scalable to different hardware sizes and designs.
   In this paper we present Kryptonite, an automated framework to synthesize Worst-Case Program Interference (WCPI) environments for multi-core systems. Fundamental to Kryptonite is a set of tiny hardware-specific code gadgets that are crafted to maximize interference locally. The gadgets are arranged using a greedy approach and then molded using a Reinforcement Learning algorithm to create the WCPI environment. We demonstrate Kryptonite on the automotive grade Infineon AURIX TC399 processor with a wide range of programs that includes a commercial real-time automotive application. We show that, while being easily scalable and tunable, Kryptonite creates WCPI environments increasing the runtime by up to 58% for benchmark applications and 26% for the automotive application.
C1 [Singh, Nikhilesh; Renganathan, Karthikeyan; Rebeiro, Chester] IIT Madras, SAFE Lab, Chennai, Tamil Nadu, India.
   [Jose, Jithin] Vitesco Technol, Bengaluru, Karnataka, India.
   [Mader, Ralph] Vitesco Technol, Regensburg, Germany.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Singh, N (corresponding author), IIT Madras, SAFE Lab, Chennai, Tamil Nadu, India.
EM nik@cse.iitm.ac.in; rkarthi2310@gmail.com; chester@cse.iitm.ac.in;
   Jithin.Jose@vitesco.com; Ralph.Mader@vitesco.com
RI Rebeiro, Chester/AAL-2532-2020
OI Singh, Nikhilesh/0000-0002-2697-1855
CR Courtaud C, 2019, REAL TIM SYST SYMP P, P246, DOI 10.1109/RTSS46320.2019.00031
   Fernández M, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P175
   Griffin D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P198, DOI 10.1145/3139258.3139275
   Gustafsson Jan., 2010, WCET2010, P137
   Iorga D, 2020, IEEE REAL TIME, P200, DOI 10.1109/RTAS48715.2020.000-6
   Li A, 2022, REAL TIM SYST SYMP P, P225, DOI 10.1109/RTSS55097.2022.00028
   Mader Ralph, 2021, 42 INT VIENN MOT S
   Majo Zoltan., 2011, P 4 ANN INT C SYSTEM, P1, DOI 10.1145/1987816.1987832
   Nagar K, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2854151
   Nagar K, 2014, IEEE REAL TIME, P125, DOI 10.1109/RTAS.2014.6925996
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Nowotsch J, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P132, DOI 10.1109/EDCC.2012.27
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   Potop-Butucaru Dumitru, 2013, OASIcs, V30, P21, DOI [10.4230/OASIcs.WCET, DOI 10.4230/OASICS.WCET]
   Radojkovic P, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086713
   Raffin A, 2021, J MACH LEARN RES, V22, P1
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Skalistis S, 2016, LECT NOTES COMPUT SC, V9884, P211, DOI 10.1007/978-3-319-44878-7_13
   The OpenSSL Project, 2023, OpenSSL T-table implementation of AES
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 21
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 149
DI 10.1145/3609128
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300052
DA 2024-07-18
ER

PT J
AU Boroujerdian, B
   Jing, Y
   Tripathy, D
   Kumar, A
   Subramanian, L
   Yen, LK
   Lee, V
   Venkatesan, V
   Jindal, A
   Shearer, R
   Reddi, VJ
AF Boroujerdian, Behzad
   Jing, Ying
   Tripathy, Devashree
   Kumar, Amit
   Subramanian, Lavanya
   Yen, Luke
   Lee, Vincent
   Venkatesan, Vivek
   Jindal, Amit
   Shearer, Robert
   Reddi, Vijay Janapa
TI FARSI: An Early-stage Design Space Exploration Framework to Tame the
   Domain-specific System-on-chip Complexity
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Domain specific systems; design space exploration; simulation; augmented
   reality
ID VISUAL PERFORMANCE-MODEL; MULTIOBJECTIVE OPTIMIZATION; EVOLUTIONARY
   ALGORITHMS; MULTIPROCESSOR; MANAGEMENT
AB Domain-specific SoCs (DSSoCs) are an attractive solution for domains with extremely stringent power, performance, and area constraints. However, DSSoCs suffer from two fundamental complexities. On the one hand, their many specialized hardware blocks result in complex systems and thus high development effort. On the other hand, their many system knobs expand the complexity of design space, making the search for the optimal design difficult. Thus to reach prevalence, taming such complexities is necessary. To address these challenges, in this work, we identify the necessary features of an early-stage design space exploration framework that targets the complex design space of DSSoCs and provide an instance of one such framework that we refer to as FARSI. FARSI provides an agile system-level simulator with speed up and accuracy of 8,400x and 98.5% compared to Synopsys Platform Architect. FARSI also provides an efficient exploration heuristic and achieves up to 62x and 35x improvement in convergence time compared to the classic simulated annealing (SA) and modern Multi-Objective Optimistic Search. This is done by augmenting SA with architectural reasoning such as locality exploitation and bottleneck relaxation. Furthermore, we embed various co-design capabilities and show that, on average, they have a 32% impact on the convergence rate. Finally, we demonstrate that using development-cost-aware policies can lower the system complexity, both in terms of the component count and variation by as much as 60% and 82% (e.g., for Network-on-a-Chip subsystem), respectively.
C1 [Boroujerdian, Behzad; Reddi, Vijay Janapa] Univ Texas Austin, Austin, TX 78712 USA.
   [Boroujerdian, Behzad; Shearer, Robert] Meta, Austin, TX 78712 USA.
   [Jing, Ying] Univ Illinois, Urbana, IL USA.
   [Tripathy, Devashree; Reddi, Vijay Janapa] Harvard Univ, Cambridge, MA 02138 USA.
   [Kumar, Amit; Subramanian, Lavanya; Lee, Vincent; Venkatesan, Vivek; Shearer, Robert] Meta, Redmond, WA USA.
   [Yen, Luke] Tenstorrent Inc, New York, NY USA.
   [Jindal, Amit] Peloton Interact Inc, New York, NY USA.
C3 University of Texas System; University of Texas Austin; University of
   Illinois System; University of Illinois Urbana-Champaign; Harvard
   University
RP Boroujerdian, B (corresponding author), Univ Texas Austin, Austin, TX 78712 USA.; Boroujerdian, B (corresponding author), Meta, Austin, TX 78712 USA.
EM behzadboro@gmail.com; yingi4@illinois.edu; dtripathy@g.harvard.edu;
   amit34@fb.com; lavanyas@fb.com; lyen@tenstorrent.com; vtlee@fb.com;
   vvenkatesan@fb.com; amit.jindal@onepeloton.com; robshearer@fb.com;
   vj@eecs.harvard.edu
RI Tripathy, Devashree/AAL-6346-2021
OI Tripathy, Devashree/0000-0003-3246-6246; Kumar,
   Amit/0000-0003-4311-1352; Jing, Ying/0000-0001-5299-4746
CR Abildgren R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/280347
   Agarwal A., 2008, Cost feasibility analysis for embedded system development and the impact of various methodologies on product development cycle
   [Anonymous], 2023, ACM T EMBED COMPUT S, V22
   [Anonymous], 2020, US
   [Anonymous], 2021, HP LABS CACTI
   [Anonymous], 2021, NIKON D7000
   [Anonymous], 2021, VARIATION COEFFICIEN
   Arda SE, 2020, IEEE T COMPUT, V69, P1248, DOI 10.1109/TC.2020.2986963
   Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   Badr M, 2014, CONF PROC INT SYMP C, P109, DOI 10.1109/ISCA.2014.6853236
   Bakhoda A., 2009, P IEEE INT S PERF AN
   Bin Altaf MS, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P375, DOI [10.1145/3079856.3080216, 10.1145/3140659.3080216]
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Chase J. S., 2001, Operating Systems Review, V35, P103, DOI 10.1145/502059.502045
   Chen T, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P457, DOI 10.1145/2830772.2830798
   Cui WL, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P651, DOI 10.1145/3123939.3124541
   Czyzak P., 1998, J. Multi-Criteria Decis. Anal., V7, P34, DOI [DOI 10.1002/(SICI)1099-1360(199801)7:13.0.CO;2-6, 10.1002/(SICI)1099-1360(199801)7:13.0.CO;2-6]
   Dashti M, 2013, ACM SIGPLAN NOTICES, V48, P381, DOI 10.1145/2499368.2451157
   Deshwal A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358206
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Dong XY, 2010, IEEE T COMPUT AID D, V29, P1959, DOI 10.1109/TCAD.2010.2062811
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Eyerman S, 2006, DES AUT TEST EUROPE, P349
   Fornaciari W, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P86, DOI 10.1109/HSC.2001.924656
   Gellert A, 2019, INFORM SCIENCES, V476, P375, DOI 10.1016/j.ins.2018.03.029
   Gerstlauer A, 2008, DES AUT CON, P586
   Glover F., 1990, ORSA Journal on Computing, V2, P4, DOI [10.1287/ijoc.1.3.190, 10.1287/ijoc.2.1.4]
   Godot, 2020, MAT TEST
   Godot, 2020, PLATF 3D
   Graf S., 2014, 2014 Design, Automation Test in Europe Conference Exhibition, P1
   Guevara M, 2014, INT S HIGH PERF COMP, P154
   Guevara M, 2013, INT S HIGH PERF COMP, P95, DOI 10.1109/HPCA.2013.6522310
   Ha Soonhoi, 2017, HDB HARDWARESOFTWARE, DOI [10.1007/978-94-017-7267-9, DOI 10.1007/978-94-017-7267-9]
   Hill MD, 2021, Arxiv, DOI arXiv:1907.02064
   Hill MD, 2019, INT S HIGH PERF COMP, P317, DOI 10.1109/HPCA.2019.00047
   Huzaifa M, 2021, I S WORKL CHAR PROC, P24, DOI 10.1109/IISWC53511.2021.00014
   Jang H, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P586, DOI [10.1109/MICRO.2018.00054, 10.1109/MICR0.2018.00054]
   Jia ZJ, 2014, MICROPROCESS MICROSY, V38, P9, DOI 10.1016/j.micpro.2013.10.005
   Jing Yiming., 2014, Parallel Computational Fluid Dynamics, P532, DOI DOI 10.1007/978-3-642-53962-6_48
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Kallurkar P, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P612, DOI 10.1145/3123939.3123984
   Khairy M, 2020, ANN I S COM, P473, DOI 10.1109/ISCA45697.2020.00047
   Kim RG, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243483
   Kim YG, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P1082, DOI 10.1109/MICRO50266.2020.00090
   Kotsifakou M, 2018, ACM SIGPLAN NOTICES, V53, P68, DOI 10.1145/3200691.3178493
   Krishnan S, 2020, IEEE COMPUT ARCHIT L, V19, P38, DOI 10.1109/LCA.2020.2981022
   Lee H, 2015, DES AUT CON, DOI 10.1145/2744769.2744884
   Lin LY, 2005, ASIA S PACIF DES AUT, P39
   Lu Z., 2008, Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS '08, P1, DOI DOI 10.1109/DDECS.2008.4538763
   Lukasiewycz M., 2009, P DESIGN AUTOMATION, DOI [10.1109/DATE.2009.5090711, DOI 10.1109/DATE.2009.5090711]
   Lukasiewycz M, 2008, ASIA S PACIF DES AUT, P661
   Mack J., 2022, ACM Transactions on Embedded Computing Systems (TECS)
   Mandal SK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358176
   METROPOLIS N, 1953, J CHEM PHYS, V21, P1087, DOI 10.1063/1.1699114
   Monado, 2019, SPONZ SCEN GOD OPENX
   Niemann R, 1997, DES AUTOM EMBED SYST, V2, P165, DOI 10.1023/A:1008832202436
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Pal S, 2020, IEEE T VLSI SYST, V28, P1062, DOI 10.1109/TVLSI.2020.2968904
   Palermo G, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P641, DOI 10.1109/DSD.2008.21
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   Park C, 2020, IEEE ACCESS, V8, P172509, DOI 10.1109/ACCESS.2020.3025550
   PAWeb, 2021, PLATF ARCH
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Pothukuchi RP, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P384, DOI 10.1145/3352460.3358285
   Quan W, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P655, DOI 10.1109/DSD.2014.46
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Reyes V, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P476
   Rogers S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P471, DOI 10.1109/MICRO50266.2020.00047
   Shao YS, 2016, INT SYMP MICROARCH
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Shao Yakun Sophia, 2015, DIE PHOTO ANAL
   Sim J, 2012, ACM SIGPLAN NOTICES, V47, P11, DOI 10.1145/2370036.2145819
   Spafford KL, 2015, SCI PROGRAMMING-NETH, V2015, DOI 10.1155/2015/157305
   Stereolabs, ZED MIN MIX REAL CAM
   Takahashi D, 2018, OCULUS CHIEF SCI MIK
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Thompson Mark, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P9
   Thompson M, 2013, J SYST ARCHITECT, V59, P351, DOI 10.1016/j.sysarc.2013.05.023
   Vega A, 2020, Arxiv, DOI arXiv:2007.14371
   While L, 2006, IEEE T EVOLUT COMPUT, V10, P29, DOI 10.1109/TEVC.2005.851275
   Wildermann S., 2011, FIELD PROGRAMMABLE T, P1, DOI [10.1109/FPT.2011.6132693, DOI 10.1109/FPT.2011.6132693]
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Yao Yuan, YAOYUANNNNCAVA
   Zacharopoulos G, 2019, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD46524.2019.00024
   Zai Jian Jia, 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P41, DOI 10.1109/ESTMED.2010.5666979
   Zhang JH, 2018, DES AUT TEST EUROPE, P165, DOI 10.23919/DATE.2018.8341997
   Zhen Yin, 2014, APPL COMPUT INTELL S, V1, DOI [10.11591/eecsi.v1.352, DOI 10.11591/EECSI.V1.352]
   Zitzler E, 1998, LECT NOTES COMPUT SC, V1498, P292, DOI 10.1007/BFb0056872
NR 91
TC 3
Z9 3
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 31
DI 10.1145/3544016
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600012
OA Bronze
DA 2024-07-18
ER

PT J
AU Morris, J
   Ergun, K
   Khaleghi, B
   Imani, M
   Aksanli, B
   Simunic, T
AF Morris, Justin
   Ergun, Kazim
   Khaleghi, Behnam
   Imani, Mohen
   Aksanli, Baris
   Simunic, Tajana
TI HyDREA: Utilizing Hyperdimensional Computing for a More Robust and
   Efficient Machine Learning System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Machine Learning; brain-insipred hyperdimensional computing;
   processing-in-memory
AB Today's systems rely on sending all the data to the cloud and then using complex algorithms, such as Deep Neural Networks, which require billions of parameters and many hours to train a model. In contrast, the human brain can do much of this learning effortlessly. Hyperdimensional (HD) Computing aims to mimic the behavior of the human brain by utilizing high-dimensional representations. This leads to various desirable properties that other Machine Learning (ML) algorithms lack, such as robustness to noise in the system and simple, highly parallel operations. In this article, we propose HyDREA, a HyperDimensional Computing system that is Robust, Efficient, and Accurate. We propose a Processing-in-Memory (PIM) architecture that works in a federated learning environment with challenging communication scenarios that cause errors in the transmitted data. HyDREA adaptively changes the bitwidth of the model based on the signal-to-noise ratio (SNR) of the incoming sample to maintain the accuracy of the HD model while achieving significant speedup and energy efficiency. Our PIM architecture is able to achieve a speedup of 28x and 255x better energy efficiency compared to the baseline PIM architecture for Classification and achieves 32x speed up and 289x higher energy efficiency than the baseline architecture for Clustering. HyDREA is able to achieve this by relaxing hardware parameters to gain energy efficiency and speedup while introducing computational errors. We show experimentally, HD Computing is able to handle the errors without a significant drop in accuracy due to its unique robustness property. For wireless noise, we found that HyDREA is 48x more robust to noise than other comparable ML algorithms. Our results indicate that our proposed system loses less than 1% Classification accuracy, even in scenarios with an SNR of 6.64. We additionally test the robustness of using HD Computing for Clustering applications and found that our proposed system also looses less than 1% in the mutual information score, even in scenarios with an SNR under 7 dB, which is 57x more robust to noise than K-means.
C1 [Morris, Justin; Ergun, Kazim; Khaleghi, Behnam; Simunic, Tajana] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Morris, Justin; Aksanli, Baris] San Diego State Univ, San Diego, CA 92182 USA.
   [Imani, Mohen] Univ Calif Irvine, Irvine, CA 92697 USA.
C3 University of California System; University of California San Diego;
   California State University System; San Diego State University;
   University of California System; University of California Irvine
RP Morris, J (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.; Morris, J (corresponding author), San Diego State Univ, San Diego, CA 92182 USA.
EM justinmorris@ucsd.edu; kergun@eng.ucsd.edu; bkhalegh@eng.ucsd.edu;
   m.imani@uci.edu; baksanli@sdsu.edu; tajana@ucsd.edu
OI Imani, Mohsen/0000-0002-5761-0622; Morris, Justin/0000-0002-7921-2561;
   Ergun, Kazim/0000-0002-5092-5074; Aksanli, Baris/0000-0001-6347-9061
FU CRISP, one of six centers in JUMP, an SRC program - DARPA; SRC-Global
   Research Collaboration Grant [2988.001]; NSF [1527034, 1730158, 1826967,
   1911095, 2003277]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [2003277] Funding Source: National Science
   Foundation
FX This work was supported in part by CRISP, one of six centers in JUMP, an
   SRC program sponsored by DARPA, in part by SRC-Global Research
   Collaboration Grant Task No. 2988.001, and also NSF Grants No. 1527034,
   No. 1730158, No. 1826967, No. 1911095, and No. 2003277.
CR Afisiadis O, 2020, IEEE T WIREL COMMUN, V19, P1292, DOI 10.1109/TWC.2019.2952584
   [Anonymous], INT TELECOMMUNICATIO
   [Anonymous], 2008, "SIGCOMM Demon-stration
   [Anonymous], 2009, IEEE Std 802.11n-2009 (Amendment to IEEE Std 802.11-2007 as Amended by IEEE Std 802.11k-2008, IEEE Std 802.11r- 2008, IEEE Std 802.11y-2008, and IEEE Std 802.11w-2009, P1, DOI DOI 10.1109/IEEESTD.2009.5307322
   Barshan Billur, 2010, UCI Machine Learning Repository
   Cole Ron, 1994, UCI Machine Learning Repository
   Ghodrati S, 2020, INT CONFER PARA, P399, DOI 10.1145/3410463.3414634
   Griffin G., 2007, CALTECH 256 OBJECT C
   Gupta S, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240811
   Gupta Saransh, 2020, THRIFTY TRAINING HYP
   IEEE, 2020, IEEE 802.15.4-2020-IEEE Standard for Low-Rate Wireless Networks
   Imani M, 2021, INT S HIGH PERF COMP, P221, DOI 10.1109/HPCA51647.2021.00028
   Imani M, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P356, DOI 10.1109/MICRO50266.2020.00039
   Imani M, 2020, IEEE T COMPUT AID D, V39, P2268, DOI 10.1109/TCAD.2019.2954472
   Imani M, 2019, IEEE INT CONF CLOUD, P435, DOI 10.1109/CLOUD.2019.00076
   Imani M, 2020, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA47549.2020.00011
   Imani M, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P802, DOI 10.1145/3307650.3322237
   Imani M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317785
   Imani M, 2019, DES AUT TEST EUROPE, P126, DOI [10.23919/date.2019.8714821, 10.23919/DATE.2019.8714821]
   Imani M, 2019, DES AUT TEST EUROPE, P1591, DOI [10.23919/date.2019.8715147, 10.23919/DATE.2019.8715147]
   Imani M, 2018, DES AUT CON, DOI 10.1145/3195970.3196060
   Imani M, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), P97
   Imani M, 2017, INT S HIGH PERF COMP, P445, DOI 10.1109/HPCA.2017.28
   Javaheripi M, 2020, GECCO'20: PROCEEDINGS OF THE 2020 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P350, DOI 10.1145/3377930.3390226
   Kanerva P, 2009, COGN COMPUT, V1, P139, DOI 10.1007/s12559-009-9009-8
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Li Chao, 2020, P IEEE INT ELECT DEV
   Li HT, 2016, INT EL DEVICES MEET
   Long Y, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218737
   Marques De Sa JP, 2010, UCI Machine Learning Repository
   Medeisis A, 2000, 2000 IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, PROCEEDINGS, VOLS 1-3, P1815
   Rahimi A, 2019, P IEEE, V107, P123, DOI 10.1109/JPROC.2018.2871163
   Rahimi A, 2016, I SYMPOS LOW POWER E, P64, DOI 10.1145/2934583.2934624
   Rahimi A, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC)
   Rappaport Theodore S., 1996, Wireless Communications: Principles and Prac- tice, V2
   Raza U, 2017, IEEE COMMUN SURV TUT, V19, P855, DOI 10.1109/COMST.2017.2652320
   Salamat S, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P53, DOI 10.1145/3289602.3293913
   Samragh M, 2017, ANN IEEE SYM FIELD P, P85, DOI 10.1109/FCCM.2017.43
   Samragh M, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391901
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Tahir B, 2017, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS (ICT 2017)
   Ultsch A., 2005, LWA, P240
NR 42
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 78
DI 10.1145/3524067
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900012
OA Bronze
DA 2024-07-18
ER

PT J
AU Yang, Y
   Sankaradas, M
   Chakradhar, S
AF Yang, Yi
   Sankaradas, Murugan
   Chakradhar, Srimat
TI DyCo: Dynamic, Contextualized AI Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Object detector; semi-supervised learning; contextualized; edge
   computing; edge cloud; deep learning
ID HOG
AB Devices with limited computing resources use smaller AI models to achieve low-latency inferencing. However, model accuracy is typically much lower than the accuracy of a bigger model that is trained and deployed in places where the computing resources are relatively abundant. We describe DyCo, a novel system that ensures privacy of stream data and dynamically improves the accuracy of small models used in devices. Unlike knowledge distillation or federated learning, DyCo treats AI models as black boxes. DyCo uses a semi-supervised approach to leverage existing training frameworks and network model architectures to periodically train contextualized, smaller models for resource-constrained devices. DyCo uses a bigger, highly accurate model in the edge-cloud to auto-label data received from each sensor stream. Training in the edge-cloud (as opposed to the public cloud) ensures data privacy, and bespoke models for thousands of live data streams can be designed in parallel by using multiple edge-clouds. DyCo uses the auto-labeled data to periodically re-train, stream-specific, bespoke small models. To reduce the periodic training costs, DyCo uses different policies that are based on stride, accuracy, and confidence information.
   We evaluate our system, and the contextualized models, by using two object detection models for vehicles and people, and two datasets (a public benchmark and another real-world proprietary dataset). Our results show that DyCo increases the mAP accuracy measure of small models by an average of 16.3% (and up to 20%) for the public benchmark and an average of 19.0% (and up to 64.9%) for the real-world dataset. DyCo also decreases the training costs for contextualized models by more than an order of magnitude.
C1 [Yang, Yi; Sankaradas, Murugan; Chakradhar, Srimat] NEC Labs Amer, Princeton, NJ 08540 USA.
   [Yang, Yi] Google, Mountain View, CA 94043 USA.
C3 NEC Corporation; Google Incorporated
RP Yang, Y (corresponding author), NEC Labs Amer, Princeton, NJ 08540 USA.; Yang, Y (corresponding author), Google, Mountain View, CA 94043 USA.
EM yangyi@gmail.com; murugs@nec-labs.com; chak@nec-labs.com
CR Arasteh H, 2016, 2016 IEEE 16TH INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING (EEEIC)
   Barakabitze AA, 2020, COMPUT NETW, V167, DOI 10.1016/j.comnet.2019.106984
   Bonawitz K, 2019, Arxiv, DOI arXiv:1902.01046
   Bouyakoub S, 2017, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND DISTRIBUTED SYSTEMS (ICFNDS '17), DOI 10.1145/3102304.3105572
   Chapelle O., 2006, SEMISUPERVISED LEARN
   Chen GB, 2017, ADV NEUR IN, V30
   Chen H., 2020, ZTE COMMUN, V18, P40
   Chuanqi, 2017, CAFF IMPL MOBILENET
   Daga H, 2019, PROCEEDINGS OF THE 2019 TENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '19), P25, DOI 10.1145/3357223.3362708
   Dao NN, 2020, IEEE INTERNET COMPUT, V24, P39, DOI 10.1109/MIC.2020.2965485
   Dendorfer P., 2020, arXiv
   Fang BY, 2020, 2020 IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2020), P84, DOI 10.1109/SEC50012.2020.00014
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Girshick Ross, 2018, Detectron
   Han B, 2018, IEEE T MULTI-SCALE C, V4, P624, DOI 10.1109/TMSCS.2018.2865303
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hsieh K, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P629
   Kang YP, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P615, DOI 10.1145/3037697.3037698
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Lin TY, 2015, Arxiv, DOI [arXiv:1405.0312, DOI 10.48550/ARXIV.1405.0312]
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Masaki I, 1998, IEEE INTELL SYST APP, V13, P24, DOI 10.1109/5254.735999
   Massa F., 2018, maskrcnn-benchmark: Fast, modular reference implementation of Instance Segmentation and Object Detection algorithms in PyTorch
   Matsubara Y, 2019, PROCEEDINGS OF THE 2019 WORKSHOP ON HOT TOPICS IN VIDEO ANALYTICS AND INTELLIGENT EDGES (HOTEDGEVIDEO '19), P21, DOI 10.1145/3349614.3356022
   Mullapudi RT, 2019, IEEE I CONF COMP VIS, P3572, DOI 10.1109/ICCV.2019.00367
   Noghabi Shadi A., 2018, 10 USENIX WORKSH HOT
   Pang YW, 2011, SIGNAL PROCESS, V91, P773, DOI 10.1016/j.sigpro.2010.08.010
   Paszke A, 2019, ADV NEUR IN, V32
   Rafie anouchehr, 2020, AI POWERED CAMERA SE
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Sawhney S, 2019, 2019 9TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE & ENGINEERING (CONFLUENCE 2019), P522, DOI [10.1109/confluence.2019.8776934, 10.1109/CONFLUENCE.2019.8776934]
   Schroff F, 2015, PROC CVPR IEEE, P815, DOI 10.1109/CVPR.2015.7298682
   Suleiman A, 2017, IEEE INT SYMP CIRC S, P444
   Sun YC, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/190903
   Suo H, 2013, INT WIREL COMMUN, P655, DOI 10.1109/IWCMC.2013.6583635
   Tang F, 2007, IEEE I CONF COMP VIS, P992
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Xiaojin Jerry Zhu., 2005, Semi-supervised learning literature survey
   Zhou ZH, 2005, 19TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-05), P908
   Zhou ZH, 2018, NATL SCI REV, V5, P44, DOI 10.1093/nsr/nwx106
NR 41
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 76
DI 10.1145/3520131
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900010
DA 2024-07-18
ER

PT J
AU George, B
   Omer, OJ
   Choudhury, Z
   Anoop, V
   Subramoney, S
AF George, Biji
   Omer, Om Ji
   Choudhury, Ziaul
   Anoop, V
   Subramoney, Sreenivas
TI A Unified Programmable Edge Matrix Processor for Deep Neural Networks
   and Matrix Algebra
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural network learning; algorithm-hardware co-design; ASIC;
   hardware acceleration; matrix factorization; matrix solve; convolution
   neural network; edge computing
AB Matrix Algebra and Deep Neural Networks represent foundational classes of computational algorithms across multiple emerging applications like Augmented Reality or Virtual Reality, autonomous navigation (cars, drones, robots), data science, and various artificial intelligence-driven solutions. An accelerator-based architecture can provide performance and energy efficiency supporting fixed functions through customized data paths. However, constrained Edge systems requiring multiple applications and diverse matrix operations to be efficiently supported, cannot afford numerous custom accelerators. In this article, we present MxCore, a unified architecture that comprises tightly coupled vector and programmable cores sharing data through highly optimized interconnects along with a configurable hardware schedulermanaging the co-execution. We submit MxCore as the generalized approach to facilitate the flexible acceleration of multiple Matrix Algebra and Deep-learning applications across a range of sparsity levels. Unified compute resources improve overall resource utilization and performance per unit area. Aggressive and novel microarchitecture techniques along with block-level sparsity support optimize compute and data-reuse to minimize bandwidth and power requirements enabling ultra-low latency applications for low-power and cost-sensitive Edge deployments. MxCore requires a small silicon footprint of 0.2068 mm(2), in a modern 7-nm process at 1 GHz and achieves (0.15 FP32 and 0.62 INT8) TMAC/mm(2), dissipating only 11.66 mu W of leakage power. At iso-technology and iso-frequency, MxCore provides an energy efficiency of 651.4x, 159.9x, 104.8x, and 124.2x as compared to the 128-core Nvidia's Maxwell GPU for dense General Matrix Multiply, sparse Deep Neural Network, Cholesky decomposition, and triangular matrix solve respectively.
C1 [George, Biji; Omer, Om Ji; Subramoney, Sreenivas] Processor Architecture Res Lab, 23-56 P, Bangalore 560103, Karnataka, India.
   [Choudhury, Ziaul] Int Inst Informat Technol, Hyderabad 500032, Telangana, India.
   [Anoop, V] Intel Technol India Pvt Ltd, Xeon Server Grp, Bangalore 560103, Karnataka, India.
C3 International Institute of Information Technology Hyderabad; Intel
   Corporation
RP George, B (corresponding author), Processor Architecture Res Lab, 23-56 P, Bangalore 560103, Karnataka, India.
EM biji.george@intel.com; om.j.omer@intel.com; ziaul.1987@gmail.com;
   anoop.v@intel.com; sreenivas.subramoney@intel.com
RI Choudhury, Dr. Ziaul Haque/X-2262-2018; George, Biji
   Thomas/AAR-1418-2021
OI Choudhury, Dr. Ziaul Haque/0000-0001-9522-2148; George, Biji
   Thomas/0000-0001-5029-7779; Choudhury, Ziaul/0000-0001-9019-0239
CR Anandtech, INT ANN MOV MYR 10 V
   [Anonymous], Avalon Interface Specifications
   [Anonymous], The Economist
   [Anonymous], 2019, INTEL QUARTUS PRIME
   Bottou L, 2010, COMPSTAT'2010: 19TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL STATISTICS, P177, DOI 10.1007/978-3-7908-2604-3_16
   Cai H, 2019, Arxiv, DOI arXiv:1812.00332
   Casarrubias-Vargas H., 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P396, DOI 10.1109/ICPR.2010.105
   Chen YH, 2019, Arxiv, DOI arXiv:1807.07928
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chu XZ, 2009, PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, P369, DOI 10.1109/AHS.2009.40
   Congdon P., 2007, Bayesian statistical modelling
   Dai DW, 2020, NEURAL PROCESS LETT, V51, P1393, DOI 10.1007/s11063-019-10143-4
   Dai XL, 2019, IEEE T COMPUT, V68, P1487, DOI 10.1109/TC.2019.2914438
   Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Deng SG, 2020, IEEE INTERNET THINGS, V7, P7457, DOI 10.1109/JIOT.2020.2984887
   Draper N. R., 1998, APPL REGRESSION ANAL, V326
   Elsken T, 2019, J MACH LEARN RES, V20
   github, DEEPBENCH BENCHMARK
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Gordon A, 2018, PROC CVPR IEEE, P1586, DOI 10.1109/CVPR.2018.00171
   Guennebaud G., 2010, Eigen
   Guizzo E, 2019, IEEE SPECTRUM, V56, P34, DOI 10.1109/MSPEC.2019.8913831
   Guo YH, 2018, Arxiv, DOI [arXiv:1808.04752, DOI 10.48550/ARXIV.1808.04752]
   Hakkarinen D., 2010, IEEE International Symposium on Parallel Distributed Processing, P1
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Hassantabar S, 2022, Arxiv, DOI arXiv:2010.05429
   Hassantabar S, 2022, IEEE T COMPUT AID D, V41, P3012, DOI 10.1109/TCAD.2021.3116470
   He Y., 2021, ACM Trans. Des. Autom. Electron. Syst., V27, P1
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hegde K, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P319, DOI 10.1145/3352460.3358275
   Higham N. J., 1990, Analysis of the cholesky decomposition of a semi-definite matrix
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   HiSilicon, KIR 980 WORLDS 1 7NM
   Hisilicon, DAVINCI SCAL NEUR NE
   Hoefler T., 2021, ARXIV
   Ignatov A, 2019, LECT NOTES COMPUT SC, V11133, P288, DOI 10.1007/978-3-030-11021-5_19
   IMEC KU Leuven Ghent University VUB EPFL ETH Zurich and UC Berkeley, EDG ROADM
   Intel, INT DEEP LEARN BOOST
   intel, INTEL DEVCLOUD
   intel, INTEL ACCELERATION S
   Ionescu AM, 2017, INT EL DEVICES MEET
   Jin SA, 2019, HPDC'19: PROCEEDINGS OF THE 28TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P159, DOI 10.1145/3307681.3326608
   Jordan MI, 2015, SCIENCE, V349, P255, DOI 10.1126/science.aaa8415
   Kalman R.E., 1960, J BASIC ENG-T ASME, V82, P35, DOI [DOI 10.1115/1.3662552, 10.1115/1.3662552]
   Kumar V, 2021, IEEE ACCESS, V9, P7107, DOI 10.1109/ACCESS.2020.3043221
   Kusswurm Daniel., 2018, MODERN X86 ASSEMBLY, P87
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Ledig C, 2017, PROC CVPR IEEE, P105, DOI 10.1109/CVPR.2017.19
   Li Q, 2019, J COMPUT CIVIL ENG, V33, DOI 10.1061/(ASCE)CP.1943-5487.0000835
   Li ZH, 2020, PR MACH LEARN RES, V119
   Lomont C., 2011, Intel White Paper
   Ma Guixiang, 2021, PROC MACH LEARN SYST, V3
   Mallik S, 2020, GENES-BASEL, V11, DOI 10.3390/genes11080931
   Mallios A, 2010, IEEE INT C INT ROBOT, P4404, DOI 10.1109/IROS.2010.5649246
   Mandal DK, 2019, DES AUT TEST EUROPE, P960, DOI [10.23919/date.2019.8714921, 10.23919/DATE.2019.8714921]
   Medhat W, 2014, AIN SHAMS ENG J, V5, P1093, DOI 10.1016/j.asej.2014.04.011
   MediaTek, MEDIATEK HEL P60
   Mostafa H, 2019, PR MACH LEARN RES, V97
   Mur-Artal R, 2017, IEEE T ROBOT, V33, P1255, DOI 10.1109/TRO.2017.2705103
   Nilsson Nils J., 2014, Principles of artificial intelligence
   nvidia, NVIDIA JETSON NANO 4
   Peng CYJ, 2002, J EDUC RES, V96, P3, DOI 10.1080/00220670209598786
   Prabowo R, 2009, J INFORMETR, V3, P143, DOI 10.1016/j.joi.2009.01.003
   Prasad NR, 2009, CMC-COMPUT MATER CON, V14, P1, DOI 10.1145/1541880.1541882
   Qualcomm, QUALC NEUR PROC SDK
   Rehurek R, 2009, LECT NOTES COMPUT SC, V5449, P357, DOI 10.1007/978-3-642-00382-0_29
   Roth M, 2014, 2014 17TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION (FUSION)
   Ruder S, 2017, Arxiv, DOI arXiv:1609.04747
   Russell Stuart, 2002, KNOWL-BASED SYST
   Salimans T, 2016, Arxiv, DOI arXiv:1602.07868
   Sharma N, 2018, IEEE COMMUN MAG, V56, P85, DOI 10.1109/MCOM.2018.1701001
   Srivastava N, 2020, INT S HIGH PERF COMP, P689, DOI 10.1109/HPCA47549.2020.00062
   Stillmaker A, 2017, INTEGRATION, V58, P74, DOI 10.1016/j.vlsi.2017.02.002
   Tebbifakhr Amirhossein., 2020, P 7 WORKSHOP NLP SIM, P36
   Trachea, EDG DEV SHIPM DEV CA
   Viswanath B, 2009, 2ND ACM SIGCOMM WORKSHOP ON ONLINE SOCIAL NETWORKS (WOSN 09), P37
   Wang AH, 2010, SECRYPT 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY, P142
   Wicky T, 2017, INT PARALL DISTRIB P, P678, DOI 10.1109/IPDPS.2017.104
   Williams T, 2018, ACMIEEE INT CONF HUM, P403, DOI 10.1145/3173386.3173561
   Xiao Y, 2021, IEEE T COMPUT, V70, P950, DOI 10.1109/TC.2021.3071507
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Yang LY, 2008, I C WIREL COMM NETW, P10171, DOI 10.1109/ISISE.2008.286
   Zhao QB, 2019, INT CONF ACOUST SPEE, P8608, DOI [10.1109/ICASSP.2019.8682231, 10.1109/icassp.2019.8682231]
   Zmitri M, 2020, IEEE INT C INT ROBOT, P4545, DOI 10.1109/IROS45743.2020.9340772
NR 84
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 63
DI 10.1145/3524453
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200016
OA Bronze
DA 2024-07-18
ER

PT J
AU France-Pillois, M
   Gamatié, A
   Sassatelli, G
AF France-Pillois, Maxime
   Gamatie, Abdoulaye
   Sassatelli, Gilles
TI A Segmented Adaptive Router for Near Energy-Proportional
   Networks-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Network-on-chip; energy efficiency; dynamic power management
ID INTERCONNECT; BUFFERS
AB A Network-on-Chip (NoC) is an essential component of a chip multiprocessor (CMP) which however contributes to a large fraction of system energy. The unpredictability of traffic across a NoC frequently involves an expensive over-sizing of NoC resources which in turn leads to a significant contribution to the CMP power consumption. There exists a body of work addressing this issue, however so far solutions fall short when aiming for power reduction whilst maintaining high NoC performance. This paper proposes to combine router architecture optimizations with smart resource management to overcome this limitation. Based on a fully segmented architecture, we present an online adaptive router adjusting its active routing resources to meet the current traffic demand. This enhanced power-gating strategy significantly decreases both static and dynamic power consumption of the NoC, up to 70% for synthetic traffic patterns and up to 58% for real traffic workloads, while preserving NoC latency and throughput. Thanks to these adaptive power-saving mechanisms the proposed segmented NoC router provides near energy-proportional operation across the range of used benchmarks.
C1 [France-Pillois, Maxime; Gamatie, Abdoulaye; Sassatelli, Gilles] Univ Montpellier, CNRS, LIRMM, LIRMM UMR 5506, CC477,161 Rue Ada, F-34095 Montpellier, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite
   Paul-Valery; Universite Perpignan Via Domitia; Universite de Montpellier
RP France-Pillois, M (corresponding author), Univ Montpellier, CNRS, LIRMM, LIRMM UMR 5506, CC477,161 Rue Ada, F-34095 Montpellier, France.
EM maxime.france-pillois@lirmm.fr; abdoulaye.gamatie@lirmm.fr;
   gilles.sassatelli@lirmm.fr
OI France-Pillois, Maxime/0000-0002-8679-5910; SASSATELLI,
   Gilles/0000-0002-6396-286X
CR Abad P, 2007, CONF PROC INT SYMP C, P116, DOI 10.1145/1273440.1250678
   Ahn JH, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2512433
   [Anonymous], 2009, MCPAT 1 0 INTEGRATED
   [Anonymous], NetworkX - NetworkX documentation
   [Anonymous], 2002, IEEE COMPUT ARCHITEC
   [Anonymous], 2010, PROC 3 INT WORKSHOPN
   [Anonymous], 2003, Principles and practices of interconnection networks
   Badr M, 2014, CONF PROC INT SYMP C, P109, DOI 10.1109/ISCA.2014.6853236
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Ben-Itzhak Y, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P51, DOI 10.1109/SAMOS.2012.6404157
   Bienia C., 2011, Ph.D. dissertation
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Chen LZ, 2015, INT S HIGH PERF COMP, P378, DOI 10.1109/HPCA.2015.7056048
   Chen LZ, 2012, INT SYMP MICROARCH, P270, DOI 10.1109/MICRO.2012.33
   Clark M, 2020, INT PARALL DISTRIB P, P1, DOI 10.1109/IPDPS47924.2020.00011
   Daya BK, 2014, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2014.6853232
   Dimitrakopoulos G, 2013, DES AUT TEST EUROPE, P344
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   Effiong C., 2017, 11 IEEE ACM INT S
   Effiong Charles Emmanuel, 2017, THESIS U MONTPELLIER
   Farrokhbakht H., 2018, INT S LOW POWER ELEC, P17
   Farrokhbakht H., 2016, 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), P1
   Farrokhbakht H, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352362
   Fettes Q, 2019, IEEE T COMPUT, V68, P375, DOI 10.1109/TC.2018.2875476
   Gratz Paul, 2010, 4 WORKSH CHIP MULT M, P1
   Hansson A, 2007, VLSI DES, DOI 10.1155/2007/95859
   Hassan SM, 2013, 2013 SEVENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2013)
   Hesse Robert., 2015, Proceedings of the 9th International Symposium on Networks-on-Chip, P24
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Kim G, 2011, DES AUT CON, P936
   Kim J, 2006, CONF PROC INT SYMP C, P4, DOI 10.1145/1150019.1136487
   Kim J, 2009, IEEE CUST INTEGR CIR, P255, DOI 10.1109/CICC.2009.5280852
   Kumar A, 2007, PR IEEE COMP DESIGN, P63, DOI 10.1109/ICCD.2007.4601881
   Matsutani Hiroki, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P61, DOI 10.1109/NOCS.2010.16
   Moraes FG, 2003, VLSI SOC, P318
   Nicopoulos CA, 2006, INT SYMP MICROARCH, P333
   Pérez I, 2021, IEEE T COMPUT, V70, P819, DOI 10.1109/TC.2021.3068615
   Pérez I, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352364
   Ramanujam Rohit Sunkam, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P69, DOI 10.1109/NOCS.2010.17
   Samih A, 2013, INT S HIGH PERF COMP, P508, DOI 10.1109/HPCA.2013.6522345
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
   Tran AT, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P232, DOI 10.1109/ICCD.2011.6081402
   Varga A., 2008, SIMUTOOLS 2008 1 INT, DOI [10.4108/ICST.SIMUTOOLS2008.3027, DOI 10.4108/ICST.SIMUTOOLS2008.3027]
   Yao Y, 2016, INT S HIGH PERF COMP, P309, DOI 10.1109/HPCA.2016.7446074
   Yin JM, 2016, INT S HIGH PERF COMP, P297, DOI 10.1109/HPCA.2016.7446073
   Zhu D, 2019, I SYMPOS LOW POWER E
   Zoni D, 2017, J PARALLEL DISTR COM, V104, P130, DOI 10.1016/j.jpdc.2017.01.016
NR 48
TC 3
Z9 3
U1 7
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 40
DI 10.1145/3529106
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500006
OA Green Published
DA 2024-07-18
ER

PT J
AU Bourke, T
   Jeanmaire, P
   Pesin, B
   Pouzet, M
AF Bourke, Timothy
   Jeanmaire, Paul
   Pesin, Basile
   Pouzet, Marc
TI Verified Lustre Normalization with Node Subsampling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stream languages; verified compilation; interactive theorem proving
ID FORMAL VERIFICATION; TRANSLATION VALIDATION; COMPILER
AB Dataflow languages allow the specification of reactive systems by mutually recursive stream equations, functions, and boolean activation conditions called clocks. Lustre and Scade are dataflow languages for programming embedded systems. Dataflow programs are compiled by a succession of passes. This article focuses on the normalization pass which rewrites programs into the simpler form required for code generation.
   Velus is a compiler from a normalized form of Lustre to CompCert's Clight language. Its specification in the Coq interactive theorem prover includes an end-to-end correctness proof that the values prescribed by the dataflow semantics of source programs are produced by executions of generated assembly code. We describe how to extend Velus with a normalization pass and to allow subsampled node inputs and outputs. We propose semantic definitions for the unrestricted language, divide normalization into three steps to facilitate proofs, adapt the clock type system to handle richer node definitions, and extend the end-to-end correctness theorem to incorporate the new features. The proofs require reasoning about the relation between static clock annotations and the presence and absence of values in the dynamic semantics. The generalization of node inputs requires adding a compiler pass to ensure the initialization of variables passed in function calls.
C1 [Bourke, Timothy; Jeanmaire, Paul; Pesin, Basile; Pouzet, Marc] INRIA, Paris, France.
   [Bourke, Timothy; Jeanmaire, Paul; Pesin, Basile; Pouzet, Marc] PSL Univ, CNRS, Ecole Normale Super, Paris, France.
C3 Inria; Universite PSL; Ecole Normale Superieure (ENS); Centre National
   de la Recherche Scientifique (CNRS)
RP Bourke, T (corresponding author), INRIA, Paris, France.; Bourke, T (corresponding author), PSL Univ, CNRS, Ecole Normale Super, Paris, France.
EM timothy.bourke@inria.fr; paul.jeanmaire@inria.fr; basile.pesin@inria.fr;
   marc.pouzet@di.ens.fr
FU Bpifrance "Programme d'Investissements d'Avenir" in the ES3CAP project;
   ANR JCJC FidelR [19-CE25-0014-01]
FX This work was supported by the Bpifrance "Programme d'Investissements
   d'Avenir" in the ES3CAP project and the ANR JCJC FidelR 19-CE25-0014-01
   project "Fidelity in Reactive Systems Design and Compilation".
CR [Anonymous], 2015, P 18 INT WORKSH SOFT
   [Anonymous], 1999, 98991999E ISOIEC, V2
   Auger Cedric, 2013, THESIS U PARIS SUD
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Berry G., 1990, Real time programming: special purpose or general purpose languages
   Biernacki D, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P121
   Blazy S, 2006, LECT NOTES COMPUT SC, V4085, P460
   Blazy S, 2009, J AUTOM REASONING, V43, P263, DOI 10.1007/s10817-009-9148-3
   Boulme Sylvain, 2001, LNCS, V2250, P495
   Bourke T, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371112
   Bourke T, 2017, ACM SIGPLAN NOTICES, V52, P586, DOI [10.1145/3140587.3062358, 10.1145/3062341.3062358]
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   Chen R., 2019, PHYS STATUS SOLIDI-R, V13, P1
   Colaço JL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P4
   Colaço JL, 2003, LECT NOTES COMPUT SC, V2855, P134
   Demange D, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P163, DOI 10.1145/3178372.3179503
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Jourdan JH, 2012, LECT NOTES COMPUT SC, V7211, P397, DOI 10.1007/978-3-642-28869-2_20
   Kumar R, 2014, ACM SIGPLAN NOTICES, V49, P179, DOI 10.1145/2535838.2535841
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Leroy X, 2009, COMMUN ACM, V52, P107, DOI 10.1145/1538788.1538814
   Ngo Van Chan, 2014, THESIS U RENNES RENN
   Nowak D, 1998, LECT NOTES COMPUT SC, V1479, P387, DOI 10.1007/BFb0055148
   Owens S, 2016, LECT NOTES COMPUT SC, V9632, P589, DOI 10.1007/978-3-662-49498-1_23
   Pfenning Frank, 2000, P 2 ACM SIGPLAN INT, P289, DOI 10.1145/351268.351300
   Pnueli A, 1998, LECT NOTES COMPUT SC, V1384, P151, DOI 10.1007/BFb0054170
   Pnueli A, 1998, LECT NOTES COMPUT SC, V1443, P235, DOI 10.1007/BFb0055057
   Pottier Francois, 2015, 26 JOURN FRANC LANG
   Pouzet Marc, 2006, LUCID SYNCHRONE 3 TU
   Ryabtsev M, 2009, LECT NOTES COMPUT SC, V5643, P696, DOI 10.1007/978-3-642-02658-4_57
   Shi G, 2017, PROC IEEE ACM INT C, P109, DOI 10.1109/ICSE-C.2017.83
   The Coq Development Team, 2019, COQ PROOF ASS REF MA
   Ngo VC, 2013, FRONT COMPUT SCI-CHI, V7, P598, DOI 10.1007/s11704-013-3910-8
   Zhao JZ, 2013, ACM SIGPLAN NOTICES, V48, P175, DOI 10.1145/2499370.2462164
NR 34
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 98
DI 10.1145/3477041
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600049
OA Green Published
DA 2024-07-18
ER

PT J
AU Jia, ZG
   Shi, YY
   Saba, S
   Hu, JT
AF Jia, Zhenge
   Shi, Yiyu
   Saba, Samir
   Hu, Jingtong
TI On-device Prior Knowledge Incorporated Learning for Personalized Atrial
   Fibrillation Detection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Arrhythmia detection; atrial fibrillation; prior knowledge;
   personalization; neural networks
ID CLASSIFICATION
AB Atrial Fibrillation (AF), one of the most prevalent arrhythmias, is an irregular heart-rate rhythm causing serious health problems such as stroke and heart failure. Deep learning based methods have been exploited to provide an end-to-endAF detection by automatically extracting features from Electrocardiogram (ECG) signal and achieve state-of-the-art results. However, the pre-trained models cannot adapt to each patient's rhythm due to the high variability of rhythm characteristics among different patients. Furthermore, the deep models are prone to overfitting when fine-tuned on the limited ECG of the specific patient for personalization. In this work, we propose a prior knowledge incorporated learning method to effectively personalize the model for patient-specific AF detection and alleviate the overfitting problems. To be more specific, a prior-incorporated portion importance mechanism is proposed to enforce the network to learn to focus on the targeted portion of the ECG, following the cardiologists' domain knowledge in recognizing AF. A prior-incorporated regularization mechanism is further devised to alleviate model overfitting during personalization by regularizing the fine-tuning processwith feature priors on typical AF rhythms of the general population. The proposed personalization method embeds the well-defined prior knowledge in diagnosing AF rhythm into the personalization procedure, which improves the personalized deep model and eliminates the workload of manually adjusting parameters in conventional AF detection method. The prior knowledge incorporated personalization is feasibly and semi-automatically conducted on the edge, device of the cardiac monitoring system. We report an average AF detection accuracy of 95.3% of three deep models over patients, surpassing the pre-trained model by a large margin of 11.5% and the fine-tuning strategy by 8.6%.
C1 [Jia, Zhenge; Hu, Jingtong] Univ Pittsburgh, 4420 Bayard St,Suite 110A, Pittsburgh, PA 15260 USA.
   [Shi, Yiyu] Univ Notre Dame, 325D Cushing Hall, Notre Dame, IN 46556 USA.
   [Saba, Samir] Univ Pittsburgh, Med Ctr, Heart & Vasc Inst, PUH, UPMC Presbyterian 200 Lothrop St,South Tower, Pittsburgh, PA USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; University of Notre Dame; Pennsylvania Commonwealth
   System of Higher Education (PCSHE); University of Pittsburgh; UPMC
   Presbyterian
RP Jia, ZG (corresponding author), Univ Pittsburgh, 4420 Bayard St,Suite 110A, Pittsburgh, PA 15260 USA.
EM zhenge.jia@pitt.edu; yshi4@nd.edu; sabas@upmc.edu; jthu@pitt.edu
RI Jia, Zhenge/JOZ-9562-2023
OI Jia, Zhenge/0000-0002-0554-3608
CR American Heart Association, 2016, WHAT IS ATR FIBR FIB
   Barrett PM, 2014, AM J MED, V127, DOI 10.1016/j.amjmed.2013.10.003
   Boston Scientific Inc, 2017, LUX DXT INS CARD MON
   British Standards Institute Staff, 2006, EFF CURR HUM BEINGS
   Camara C, 2015, J BIOMED INFORM, V55, P272, DOI 10.1016/j.jbi.2015.04.007
   Dorr D, 2009, IEEE POW ENER SOC GE, P172
   Golany T, 2019, AAAI CONF ARTIF INTE, P557
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Hannun AY, 2019, NAT MED, V25, P65, DOI 10.1038/s41591-018-0268-3
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hindricks G, 2010, CIRC-ARRHYTHMIA ELEC, V3, P141, DOI 10.1161/CIRCEP.109.877852
   iRhythm Technologies Inc, 2021, IRHYTHM ZIO PATCH
   Jia Zhenge, 2020, ICCAD-IEEE ACM INT, DOI DOI 10.1145/3400302.3415774
   Kiranyaz S, 2016, IEEE T BIO-MED ENG, V63, P664, DOI 10.1109/TBME.2015.2468589
   Klabunde RE, 2017, ADV PHYSIOL EDUC, V41, P29, DOI 10.1152/advan.00105.2016
   Lian J, 2011, AM J CARDIOL, V107, P1494, DOI 10.1016/j.amjcard.2011.01.028
   Makowski Dominique., 2016, MEMORY COGNITION LAB, V1
   Moody G. B., 1983, Computers in Cardiology 10th Annual Meeting (IEEE Cat. No. 83CH1927-3), P227
   Mousavi S, 2020, COMPUT BIOL MED, V127, DOI 10.1016/j.compbiomed.2020.104057
   Nvidia, 2020, NVIDIA JETS NAN
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   Alday EAP, 2020, PHYSIOL MEAS, V41, DOI 10.1088/1361-6579/abc960
   Petrutiu S, 2007, EUROPACE, V9, P466, DOI 10.1093/europace/eum096
   Pürerfellner H, 2014, HEART RHYTHM, V11, P1575, DOI 10.1016/j.hrthm.2014.06.006
   Raspberry Pi Foundation, 2019, RASPBERRY PI 4 MOD B
   Sarkar S, 2008, IEEE T BIO-MED ENG, V55, P1219, DOI 10.1109/TBME.2007.903707
   STMicroelectronics, 2020, DISC KIT STM32F469NI
   STMicroelectronics, 2020, STM32 SOL ART NEUR N
   Strydis Christos., 2013, ACM Transactions on Architecture and Code Optimization, V10, P1
   Sundararajan M, 2017, PR MACH LEARN RES, V70
   U.S. Food and Drug Administration, 2019, CYB VULN MEDTR IMPL
   Xia Y, 2018, COMPUT BIOL MED, V93, P84, DOI 10.1016/j.compbiomed.2017.12.007
   Xiong ZH, 2017, COMPUT CARDIOL CONF, V44, DOI 10.22489/CinC.2017.066-138
   Zheng JW, 2020, SCI DATA, V7, DOI 10.1038/s41597-020-0386-x
   Zimetbaum P, 2010, CIRCULATION, V122, P1629, DOI 10.1161/CIRCULATIONAHA.109.925610
NR 35
TC 3
Z9 3
U1 1
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 56
DI 10.1145/3476987
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600007
DA 2024-07-18
ER

PT J
AU Voudouris, P
   Stenström, P
   Pathan, R
AF Voudouris, Petros
   Stenstrom, Per
   Pathan, Risat
TI Federated Scheduling of Sporadic DAGs on Unrelated Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Federated; work-conserving; multiprocessor; scheduling; heterogeneous;
   unrelated; sporadic; DAGs
ID TASKS; BOUNDS
AB This paper presents a federated scheduling algorithm for implicit-deadline sporadic DAGs that execute on an unrelated heterogeneous multiprocessor platform. We consider a global work-conserving scheduler to execute a single DAG exclusively on a subset of the unrelated processors. Formal schedulability analysis to find the makespan of a DAG on its dedicated subset of the processors is proposed. The problem of determining each subset of dedicated unrelated processors for each DAG such that the DAG meets its deadline (i.e., designing the federated scheduling algorithm) is tackled by proposing a novel processors-to-task assignment heuristic using a new concept called processor value. Empirical evaluation is presented to show the effectiveness of our approach.
C1 [Voudouris, Petros; Stenstrom, Per; Pathan, Risat] Chalmers Univ Technol, S-41296 Gothenburg, Sweden.
C3 Chalmers University of Technology
RP Voudouris, P (corresponding author), Chalmers Univ Technol, S-41296 Gothenburg, Sweden.
EM petrosv@chalmers.se; pers@chalmers.se; risat@chalmers.se
FU MECCA 834 project under the ERC grant [ERC-2013-AdG 340328-MECCA]
FX This research was funded by the MECCA 834 project under the ERC grant
   ERC-2013-AdG 340328-MECCA.
CR Andersson B, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P247, DOI 10.1145/2997465.2997482
   Andersson B, 2014, REAL-TIME SYST, V50, P270, DOI 10.1007/s11241-013-9195-z
   [Anonymous], 2017, COMPUTER ARCHITECTUR
   ARM, 2017, FUT COMP RE IM
   ARM, 2011, CISC VIS NETW IND GL
   Ayguadé E, 2010, INT J PARALLEL PROG, V38, P440, DOI 10.1007/s10766-010-0135-4
   Baruah S, 2015, EMBED SYST, P1, DOI 10.1007/978-3-319-08696-5
   Baruah S, 2015, INT PARALL DISTRIB P, P179, DOI 10.1109/IPDPS.2015.33
   Baruah SK, 2019, J SCHEDULING, V22, P195, DOI 10.1007/s10951-018-0593-x
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bender M.A., 2000, SPAA
   Bertout Antoine., 2020, RTNS
   Bhuiyan A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3241049
   Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   Blumofe RD, 1999, J ACM, V46, P720, DOI 10.1145/324133.324234
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Chen P, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/33582360
   Chronaki K, 2015, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS'15), P329, DOI 10.1145/2751205.2751235
   Chronaki Kallia, 2019, J PARALLEL DISTRIB C, V2019
   de Dinechin B.D., 2013, PROCEDIA COMPUTER SC
   DeVuyst M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P261
   Dinh Son., 2020, RTCSA
   Duran Alejandro., 2002, ICPP
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fonseca Jose, 2019, REAL-TIME SYST
   Garey M., 1979, SER MATH SCI SERIES
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   GRAHAM RL, 1966, AT&T TECH J, V45, P1563, DOI 10.1002/j.1538-7305.1966.tb01709.x
   Han ML, 2019, IEEE T PARALL DISTR, V30, P2567, DOI 10.1109/TPDS.2019.2916696
   Han Meiling., 2020, J SYST ARCHITECT
   Hennessy John L, 2019, A new golden age for computer architecture
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   LAWLER EL, 1978, J ACM, V25, P612, DOI 10.1145/322092.322101
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Marchetti-Spaccamela Alberto., 2015, MATH PROGRAM
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Melo Alba., 2019, TRENDS HETEROGENEOUS
   NVIDIA, 2018, NV JEST AGX XAV NEW
   Pathan R, 2018, IEEE T PARALL DISTR, V29, P915, DOI 10.1109/TPDS.2017.2777449
   Peng Xuemei, 2019, INT S DEP SOFTW ENG
   SIH GC, 1993, IEEE T PARALL DISTR, V4, P175, DOI 10.1109/71.207593
   Sun Jinghao., 2020, 2020 IEEE REAL TIME, P56
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Ueter Niklas, 2018, IEEE RTSS
   Venkat A, 2014, CONF PROC INT SYMP C, P121, DOI 10.1109/ISCA.2014.6853218
   Yang K., 2016, ACM RTNS
   Yang KC, 2014, IEEE SYM EMBED SYST, P30, DOI 10.1109/ESTIMedia.2014.6962343
   Zahaf Houssam-Eddine, 2020, IEEE T COMPUT, V2020
NR 49
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 87
DI 10.1145/3477018
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600038
DA 2024-07-18
ER

PT J
AU Carreon, NA
   Lu, SX
   Lysecky, R
AF Carreon, Nadir A.
   Lu, Sixing
   Lysecky, Roman
TI Probabilistic Estimation of Threat Intrusion in Embedded Systems for
   Runtime Detection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded system security; anomaly detection; software security;
   timing-based detection; medical device security
ID SECURITY
AB With billions of networked connected embedded systems, the security historically provided by the isolation of embedded systems is no longer sufficient. Millions of new malware are created every month and zero-day attacks are becoming an increasing concern. Therefore, proactive security measures are no longer enough to provide protection to embedded systems. Instead, reactive approaches that detect attacks that can circumvent the proactive defenses and react upon them are needed. Anomaly-based detection is a common reactive approach employed to detect malware by monitoring anomalous deviations in the system execution. Timing-based anomaly detection detects malware by monitoring the system's internal timing, which offers unique protection against mimicry malware compared to sequence-based anomaly detection. However, previous timing-based anomaly detection methods focus on each operation independently at the granularity of tasks, function calls, system calls, or basic blocks. These approaches neither consider the entire software execution path nor provide a quantitative estimate of the presence of malware. This article presents a novel model for specifying the normal timing for execution paths in software applications using cumulative distribution functions of timing data in sliding execution windows. A probabilistic formulation is used to estimate the presence of malware for individual operations and sequences of operations within the paths. Operation and path-based thresholds are determined during the training process to minimize false positives. Finally, the article presents an optimization method to assist system developers in selecting which operations to monitor based on different optimization goals and constraints. Experimental results with a smart connected pacemaker, an unmanned aerial vehicle, and seven sophisticated mimicry malware implemented at different levels demonstrate the effectiveness of the proposed approach.
C1 [Carreon, Nadir A.; Lu, Sixing; Lysecky, Roman] Univ Arizona, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Carreon, NA (corresponding author), Univ Arizona, Tucson, AZ 85721 USA.
EM nadir@email.arizona.edu; sixinglu@email.arizona.edu;
   rlysecky@ece.arizona.edu
FU National Science Foundation [CNS-1615890]
FX This research was partially supported by the National Science Foundation
   under Grant CNS-1615890.
CR Alam M., 2018, P INT WORKSH SEC PRO
   [Anonymous], 2007, P 8 PAC RIM C MULT P
   [Anonymous], 2013, CISCO VISUAL NETWORK
   [Anonymous], 2013, SIGARCH COMPUT ARCHI
   [Anonymous], 2011, EMB TRAC MACR ETMV1
   [Anonymous], 2010, IEEE T VERY LARGE SC
   Arora D., 2006, International Conference on Hardware/Software Codesign and System Synthesis, P106
   Bahador M., 2014, P INT C COMP KNOWL E
   Baluja S., 1995, TECHNICAL REPORT
   Bhatkar S, 2006, P IEEE S SECUR PRIV, P48, DOI 10.1109/SP.2006.12
   Bond M., 2010, P 5 ACM SIGPLAN WORK, P1
   Buttazzo G, 2006, COMPUTER, V39, P54, DOI 10.1109/MC.2006.148
   Cai GW, 2014, UNMANNED SYST, V2, P175, DOI 10.1142/S2301385014300017
   Chen S, 2005, USENIX Association Proceedings of the 14th USENIX Security Symposium, P177
   Federal Financial Institutions Examination Council (FFEIC), CYB FIN I ATM CARD A
   FRIEDBERG RM, 1958, IBM J RES DEV, V2, P2, DOI 10.1147/rd.21.0002
   FRIEDBERG RM, 1959, IBM J RES DEV, V3, P282, DOI 10.1147/rd.33.0282
   Frossi A, 2009, LECT NOTES COMPUT SC, V5587, P206, DOI 10.1007/978-3-642-02918-9_13
   Frost and Sullivan, TECHNICAL REPORT
   Hartmann K, 2013, INT CONF CYBER CONFL
   Holm H., 2014, P HAW INT C SYST SCI
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Kim Alan., 2012, CYBER ATTACK VULNERA
   Kruegel C, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 14TH USENIX SECURITY SYMPOSIUM, P161
   Laha C., 1967, HDB METHODS APPL STA, V1, P392
   Li C, 2011, 7TH INTERNATIONAL SYMPOSIUM ON HEATING, VENTILATING AND AIR CONDITIONING, PROCEEDINGS OF ISHVAC 2011, VOLS I-IV, P159
   Lu SX, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3279949
   Lu SX, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3122785
   Lu SX, 2017, PR IEEE COMP DESIGN, P17, DOI 10.1109/ICCD.2017.12
   McAfee Labs, 2018, THREATS REP
   McCarthy C., 2014, TECHNICAL REPORT
   MicroBlaze, 2009, MICR PROC REF GUID E, P102
   MONTI KL, 1995, AM STAT, V49, P342, DOI 10.2307/2684570
   PARZEN E, 1962, ANN MATH STAT, V33, P1065, DOI 10.1214/aoms/1177704472
   Patel K, 2008, DES AUT CON, P858
   Prasad NR, 2009, CMC-COMPUT MATER CON, V14, P1, DOI 10.1145/1541880.1541882
   Sametinger J, 2015, COMMUN ACM, V58, P74, DOI 10.1145/2667218
   Singh N. K., 2012, P WORKSH JAV TECHN R
   Stollon N, 2011, ON-CHIP INSTRUMENTATION: DESIGN AND DEBUG FOR SYSTEMS ON CHIP, P1, DOI 10.1007/978-1-4419-7563-8
   Wagner J, 2002, P IEEE INT FREQ CONT, P255, DOI 10.1109/FREQ.2002.1075885
   Wasicek A, 2014, DES AUT CON, DOI 10.1145/2593069.2593095
   Wenge T, 2018, 2018 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS), P18
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Xilinx Inc., 2016, MICROBLAZE PROC REF
   Yoon M.-K., 2013, P REAL TIM EMB TECHN
   Zhang J, 2005, 3RD INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING, PROCEEDINGS, P43
   Zimmer C., 2010, P 1 ACM IEEE INT C C, P109
NR 47
TC 3
Z9 4
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 14
DI 10.1145/3432590
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100006
OA Bronze
DA 2024-07-18
ER

PT J
AU Salamati, M
   Salvia, R
   Darulova, E
   Soudjani, S
   Majumdar, R
AF Salamati, Mahmoud
   Salvia, Rocco
   Darulova, Eva
   Soudjani, Sadegh
   Majumdar, Rupak
TI Memory-Efficient Mixed-Precision Implementations for Robust Explicit
   Model Predictive Control
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Model-predictive control; robustness; fixed-point arithmetic
ID MPC
AB We propose an optimization for space-efficient implementations of explicit model-predictive controllers (MPC) for robust control of linear time-invariant (LTI) systems on embedded platforms. We obtain an explicit-form robust model-predictive controller as a solution to a multi-parametric linear programming problem. The structure of the controller is a polyhedral decomposition of the control domain, with an affine map for each domain. While explicit MPC is suited for embedded devices with low computational power, the memory requirements for such controllers can be high. We provide an optimization algorithm for a mixed-precision implementation of the controller, where the deviation of the implemented controller from the original one is within the robustness margin of the robust control problem. The core of the mixed-precision optimization is an iterative static analysis that co-designs a robust controller and a low-bitwidth approximation that is statically guaranteed to always be within the robustness margin of the original controller. We have implemented our algorithm and show on a set of benchmarks that our optimization can reduce space requirements by up to 20.9% and on average by 12.6% compared to a minimal uniform precision implementation of the original controller.
C1 [Salamati, Mahmoud; Darulova, Eva; Majumdar, Rupak] MPI SWS, Kaiserslautern, Germany.
   [Salvia, Rocco] Univ Utah, Salt Lake City, UT 84112 USA.
   [Soudjani, Sadegh] Newcastle Univ, Newcastle, England.
C3 Utah System of Higher Education; University of Utah; Newcastle
   University - UK
RP Salamati, M (corresponding author), MPI SWS, Kaiserslautern, Germany.
EM msalamatieva@dstl.gov.uk; rocco@cs.utah.edu;
   sadegh.soudjani@newcastle.ac.uk; rupak@mpi-sws.org
RI Darulova, Eva/AAV-5935-2021
OI Darulova, Eva/0000-0002-6848-3163
CR Abate A, 2017, LECT NOTES COMPUT SC, V10426, P462, DOI 10.1007/978-3-319-63387-9_23
   [Anonymous], ABS190103315 CORR
   [Anonymous], 2011, ASPDAC
   [Anonymous], FPL
   [Anonymous], ANAL N DIMENSIONAL P
   [Anonymous], ICCPS
   [Anonymous], IEEE T AUTOMAT CONTR
   [Anonymous], ANALYSIS
   [Anonymous], 2006, ACM S APPL COMP
   [Anonymous], FCCM
   [Anonymous], 2010, EMSOFT, DOI DOI 10.1145/1879021.1879024
   [Anonymous], DATE
   [Anonymous], 7542008 IEEE
   [Anonymous], IEEE T CAD INTEG CIR
   [Anonymous], 2006, IEEE T CAD INTEGR CI
   [Anonymous], 2011, IFAC P VOLUMES
   [Anonymous], 89 NASA STI
   [Anonymous], 2005, IFAC P VOLUMES
   [Anonymous], 2009, SURVEY EXPLICIT MODE
   Bemporad A, 2002, AUTOMATICA, V38, P3, DOI 10.1016/S0005-1098(01)00174-1
   Bemporad A, 2006, IEEE DECIS CONTR P, P6678, DOI 10.1109/CDC.2006.377490
   Camacho E.F., 2013, Advanced Textbooks in Control and Signal Processing
   Darulova Eva., 2018, TACAS
   de Figueiredo LH, 2004, NUMER ALGORITHMS, V37, P147, DOI 10.1023/B:NUMA.0000049462.70970.b6
   Diehl Moritz, 2017, Model Predictive Control: Theory, Computation, and Design, V2
   Donzé A, 2010, LECT NOTES COMPUT SC, V6246, P92, DOI 10.1007/978-3-642-15297-9_9
   Herceg M, 2013, 2013 EUROPEAN CONTROL CONFERENCE (ECC), P502
   Ingole D, 2017, IFAC PAPERSONLINE, V50, P11595, DOI 10.1016/j.ifacol.2017.08.1518
   Johansen TA, 2007, IEEE T CONTR SYST T, V15, P191, DOI 10.1109/TCST.2006.883206
   Jones CN, 2006, AUTOMATICA, V42, P2215, DOI 10.1016/j.automatica.2006.07.010
   Karaman S, 2008, IEEE DECIS CONTR P, P2117, DOI 10.1109/CDC.2008.4739370
   Kim Eric S., 2017, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), P3640, DOI 10.1109/CDC.2017.8264194
   Lofberg J., 2004, 2004 IEEE International Symposium on Computer Aided Control Systems Design (IEEE Cat. No.04TH8770), P284, DOI 10.1109/CACSD.2004.1393890
   Pant YV, 2017, 2017 IEEE CONFERENCE ON CONTROL TECHNOLOGY AND APPLICATIONS (CCTA 2017), P1235, DOI 10.1109/CCTA.2017.8062628
   Park J, 2019, LECT NOTES COMPUT SC, V11427, P213, DOI 10.1007/978-3-030-17462-0_12
   Park J, 2017, LECT NOTES COMPUT SC, V10205, P153, DOI 10.1007/978-3-662-54577-5_9
   Qin SJ, 2003, CONTROL ENG PRACT, V11, P733, DOI 10.1016/S0967-0661(02)00186-7
   Raman V, 2014, IEEE DECIS CONTR P, P81, DOI 10.1109/CDC.2014.7039363
   Ramirez DR, 2006, AUTOMATICA, V42, P295, DOI 10.1016/j.automatica.2005.09.009
   Saha I, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P103
   Suardi A, 2016, CONTROL ENG PRACT, V47, P60, DOI 10.1016/j.conengprac.2015.12.005
   Wongpiromsarn T, 2012, IEEE T AUTOMAT CONTR, V57, P2817, DOI 10.1109/TAC.2012.2195811
NR 42
TC 2
Z9 2
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 100
DI 10.1145/3358223
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700056
DA 2024-07-18
ER

PT J
AU Seo, M
   Kurdahi, F
AF Seo, Minjun
   Kurdahi, Fadi
TI Efficient Tracing Methodology Using Automata Processor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Tracing; tracing methodology; runtime verification
AB Tracing or trace interface has been used in various ways to find system defects or bugs. As embedded systems are increasingly used in safety-critical applications, tracing can provide useful information during system execution at runtime. Non-intrusive tracing that does not affect system performance has become especially important, but unfortunately, the biggest obstacle to this approach was the vast amount of real-time trace data, making it challenging to address complex requirements with relatively limited hardware implementations. Automata processors can be programmed with a memory-like structure of automata and have a structure specific to streaming data, large capacity, and parallel processing functions. This paper promotes the idea of high-level system-on-chip monitoring using automata processors. We used a safety-critical pacemaker application in the experiments, described timed automata (TA)-based requirements, and tested intentionally injected 4,000 random failures. The TA model converted for Automata Processor to monitor system, correctness, and safety properties achieved 100% failure detection rate in the experiment, and the detected failure is reported as fast enough to allow enough extent for failure recovery.
C1 [Seo, Minjun; Kurdahi, Fadi] Univ Calif Irvine, Ctr Embedded Cyber Phys Syst, Irvine, CA 92617 USA.
C3 University of California System; University of California Irvine
RP Seo, M (corresponding author), Univ Calif Irvine, Ctr Embedded Cyber Phys Syst, Irvine, CA 92617 USA.
EM minjun.seo@uci.edu; kurdahi@uci.edu
OI Kurdahi, Fadi/0000-0002-6982-365X
FU NSF [CCF-1704859]
FX This work was partially supported by NSF grant CCF-1704859.
CR Ahrendt W, 2017, FORM METHOD SYST DES, V51, P200, DOI 10.1007/s10703-017-0274-y
   Altera Corporation, 2008, SIGNALTAP 2 EMB LOG
   Alur R., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P8
   [Anonymous], 2018, LEON GRLIB GUIDE GRL
   [Anonymous], DES MICR D480 AUT PR
   [Anonymous], 2018, ADV CIVIL ENG, DOI DOI 10.1109/ETS.2018.8400691
   Barold S. S., 2008, CARDIAC PACEMAKERS S
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bo Chunkun, 2015, WORKSH COMP ARCH MAC
   Bodden E, 2010, LECT NOTES COMPUT SC, V6418, P183, DOI 10.1007/978-3-642-16612-9_15
   Bonakdarpour Borzoo, 2011, FM 2011: Formal Methods. Proceedings 17th International Symposium on Formal Methods, P88, DOI 10.1007/978-3-642-21437-0_9
   Dlugosch Paul, 2014, PARALLEL DISTRIBUTED, V25, P12
   El Shobaki M, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P56, DOI 10.1109/ISQED.2001.915206
   Feist T, 2012, White Paper, V5, P30
   Fryer R., 2005, ACM SIGBED REV, V2, P39
   Fu Y., 2016, LECT NOTES COMPUT SC, P200, DOI DOI 10.1007/978-3-319-41321-1_11
   Hailpern B, 2002, IBM SYST J, V41, P4, DOI 10.1147/sj.411.0004
   Jiang ZH, 2012, P IEEE, V100, P122, DOI 10.1109/JPROC.2011.2161241
   Jiang Z, 2010, EUROMICRO, P239, DOI 10.1109/ECRTS.2010.36
   Jones M., 1997, The Risks Digest, V19, P1
   Lampret Damjan, 2014, OPENRISC 1200 IP COR
   Lee JC, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2717310
   Leveson N., 1993, IEEE COMPUTER SOC, V26, P7
   Liva G, 2017, IEEE INT WORK C SO, P91, DOI 10.1109/SCAM.2017.9
   Lu H., 2007, DESIGN IMPLEMENTATIO
   Mijat R., 2010, ARM WHITE PAPER
   Navabpour S, 2015, LECT NOTES COMPUT SC, V9333, P153, DOI 10.1007/978-3-319-23820-3_10
   Oh H, 2019, DES AUT TEST EUROPE, P908, DOI [10.23919/DATE.2019.8714807, 10.23919/date.2019.8714807]
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P481, DOI 10.1109/RTSS.2008.43
   Peterson Kevin, 2004, 2004 IEEE INT S CIRC, V2
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Roy Indranil, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P415, DOI 10.1109/IPDPS.2014.51
   Roy I, 2016, INT PARALL DISTRIB P, P1123, DOI 10.1109/IPDPS.2016.94
   Seo MJ, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3206213
   Tullis, 2015, TECHNICAL REPORT
   Wadden Jack, 2016, CS2016032016 U VIRG
   Wagner Philipp, 2016, DIASYS ON CHIP TRACE, P197, DOI [10.1007/978-3-319-30695-7_15, DOI 10.1007/978-3-319-30695-7_15]
   Wang K, 2015, INT PARALL DISTRIB P, P689, DOI 10.1109/IPDPS.2015.101
   Watanabe Kentaroh., 2018, 2017 IEEE 44th Photovoltaic Specialist Conference, PVSC 2017, P1, DOI DOI 10.1109/DAC.2018.8465912
   Xilinx, 2017, MICROBLAZE PROC REF
   Xilinx, 2012, CHIPSCOPE PROS COR, P5
   Zhou KR, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P355, DOI 10.1109/BigData.2015.7363776
NR 42
TC 7
Z9 7
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 80
DI 10.1145/3358200
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700036
OA Bronze
DA 2024-07-18
ER

PT J
AU Sridhar, A
   Ibrahim, M
   Chakrabarty, K
AF Sridhar, Aditya
   Ibrahim, Mohamed
   Chakrabarty, Krishnendu
TI Synterface: Efficient Chip-to-World Interfacing for Flow-Based
   Microfluidic Biochips Using Pin-Count Minimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Microfluidic biochips; chip-to-world interfacing; synthesis; logic gates
ID CIRCUITS; MVLSI
AB Flow-based microfluidic biochips can be used to perform bioassays by manipulating a large number of on-chip valves. These biochips are increasingly used today for biomolecular recognition, single-cell screening, and point-of-care disease diagnostics, and design-automation solutions for flow-based microfluidics enable the mapping and optimization of bimolecular protocols and software-based valve control. However, a key problem that has not received adequate attention is chip-to-world interfacing, which requires the use of off-chip control equipment to provide control signals for the on-chip valves. This problem is exacerbated by the increase in the number of valves as chips get more complex. To address the interfacing problem, we present an efficient pin-count minimization (synthesis) problem, referred to as Synterface, which uses on-chip microfluidic logic gates and optimization based on concepts from linear algebra. We present results to show that Synterface significantly reduces pin-count and simplifies the external interface for flow-based microfluidics.
C1 [Sridhar, Aditya; Ibrahim, Mohamed; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, 130 Hudson Hall, Durham, NC 27708 USA.
C3 Duke University
RP Sridhar, A (corresponding author), Duke Univ, Dept Elect & Comp Engn, 130 Hudson Hall, Durham, NC 27708 USA.
EM aditya.sridhar@duke.edu; mohamed.s.ibrahim@alumni.duke.edu;
   krishnendu.chakrabarty@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Adamatzky A, 2014, MATER TODAY, V17, P86, DOI 10.1016/j.mattod.2014.01.018
   Amin N, 2009, PR IEEE COMP DESIGN, P2, DOI 10.1109/ICCD.2009.5413185
   [Anonymous], P INT C COMP AID DES
   [Anonymous], MICR DES RUL
   [Anonymous], BAS MICR TUB SLEEV
   [Anonymous], J VISUALIZED EXPT JO
   [Anonymous], P 53 ANN DES AUT C
   [Anonymous], 2018, THESIS
   Anton H., 2013, Elementary Linear Algebra: Applications Version
   Araci IE, 2012, LAB CHIP, V12, P2803, DOI 10.1039/c2lc40258k
   Bhattacharjee N, 2016, LAB CHIP, V16, P1720, DOI 10.1039/c6lc00163g
   Chen CF, 2009, LAB CHIP, V9, P50, DOI 10.1039/b812812j
   Czajkowski TS, 2008, IEEE T COMPUT AID D, V27, P2236, DOI 10.1109/TCAD.2008.2006144
   Dinh TA, 2015, IEEE T COMPUT AID D, V34, P629, DOI 10.1109/TCAD.2015.2394502
   Duong LH, 2019, BIOMICROFLUIDICS, V13, DOI 10.1063/1.5092529
   Gross J. L., 2005, GRAPH THEORY ITS APP
   Hachtel G. D., 2006, Logic synthesis and verification algorithms
   Hu K, 2017, IEEE T COMPUT AID D, V36, P55, DOI 10.1109/TCAD.2016.2568198
   Ibrahim M, 2017, ICCAD-IEEE ACM INT, P623, DOI 10.1109/ICCAD.2017.8203835
   Ibrahim M, 2017, DES AUT TEST EUROPE, P1673, DOI 10.23919/DATE.2017.7927263
   Jensen EC, 2007, J MICROELECTROMECH S, V16, P1378, DOI 10.1109/JMEMS.2007.906080
   Lei YC, 2016, ASIA S PACIF DES AUT, P599, DOI 10.1109/ASPDAC.2016.7428077
   Minhass WH, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P181
   Minhass WH, 2013, ASIA S PACIF DES AUT, P205, DOI 10.1109/ASPDAC.2013.6509597
   Oh KW, 2012, LAB CHIP, V12, P515, DOI 10.1039/c2lc20799k
   Potluri S, 2017, DES AUT TEST EUROPE, P1799, DOI 10.23919/DATE.2017.7927284
   Raagaard Michael L., 2015, PROC DTIP, P1
   Rhee M, 2009, LAB CHIP, V9, P3131, DOI 10.1039/b904354c
   Schneider A, 2018, MICROSYST TECHNOL, V24, P483, DOI 10.1007/s00542-017-3401-1
   Wu AR, 2012, LAB CHIP, V12, P2190, DOI 10.1039/c2lc21290k
   Wu AR, 2009, LAB CHIP, V9, P1365, DOI 10.1039/b819648f
   Xu T, 2008, DES AUT CON, P173
   Zhao Y, 2011, IEEE T COMPUT AID D, V30, P986, DOI 10.1109/TCAD.2011.2116250
NR 33
TC 2
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 54
DI 10.1145/3358188
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700010
DA 2024-07-18
ER

PT J
AU Ahmed, A
   Huang, YW
   Mishra, P
AF Ahmed, Alif
   Huang, Yuanwen
   Mishra, Prabhat
TI Cache Reconfiguration Using Machine Learning for Vulnerability-aware
   Energy Optimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Vulnerability; dynamic cache reconfiguration; cache partitioning;
   machine learning; energy optimization; multicore
ID DYNAMIC RECONFIGURATION; RELIABILITY; TEMPERATURE; PERFORMANCE
AB Dynamic cache reconfiguration has been widely explored for energy optimization and performance improvement for single-core systems. Cache partitioning techniques are introduced for the shared cache in multicore systems to alleviate inter-core interference. While these techniques focus only on performance and energy, they ignore vulnerability due to soft errors. In this article, we present a static profiling based algorithm to enable vulnerability-aware energy-optimization for real-time multicore systems. Our approach can efficiently search the space of cache configurations and partitioning schemes for energy optimization while task deadlines and vulnerability constraints are satisfied. A machine learning technique has been employed to minimize the static profiling time without sacrificing the accuracy of results. Our experimental results demonstrate that our approach can achieve 19.2% average energy savings compared with the base configuration, while drastically reducing the vulnerability (49.3% on average) compared to state-of-the-art techniques. Furthermore, the machine learning technique enabled more than 10x speedup in static profiling time with a negligible prediction error of 3%.
C1 [Ahmed, Alif; Huang, Yuanwen; Mishra, Prabhat] Univ Florida, Gainesville, FL 32611 USA.
   [Ahmed, Alif] 137 Yellowstone Dr Apt 106, Charlottesville, VA 22903 USA.
   [Huang, Yuanwen; Mishra, Prabhat] 432 Newell Dr, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Ahmed, A (corresponding author), Univ Florida, Gainesville, FL 32611 USA.; Ahmed, A (corresponding author), 137 Yellowstone Dr Apt 106, Charlottesville, VA 22903 USA.
EM alifahmed@ufl.edu; yuanwenhuang@ufl.edu; prabhat@ufl.edu
OI Mishra, Prabhat/0000-0003-3653-6221; Ahmed, Alif/0000-0002-4203-5012
FU National Science Foundation [CNS-1526687]
FX This work was partially supported by the National Science Foundation
   under grant CNS-1526687. Any opinions, findings, conclusions or
   recommendations expressed in this publication are those of the authors
   and do not necessarily reflect the views of the funding agency.
CR Adegbija T, 2012, PR IEEE COMP DESIGN, P284, DOI 10.1109/ICCD.2012.6378653
   [Anonymous], 2002, SOFT ERR RAT 2002
   [Anonymous], 2012, PROC IEEE INT C HIGH
   Asadi GH, 2005, INT SYM PERFORM ANAL, P269, DOI 10.1109/ISPASS.2005.1430581
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Biswas A, 2005, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2005.18
   Cai Y, 2006, ASIA S PACIF DES AUT, P923
   Chakraborty S., 2016, 2016 IEEE POW EN SOC, P1, DOI [10.1109/ISGT.2016.7781160, DOI 10.1109/ISGT.2016.7781160]
   Chen PP, 2011, ASIA-PAC CONF COMMUN, P334, DOI 10.1109/APCC.2011.6152829
   Dell T. J, 1997, WHITE PAPER BENEFITS, P11
   Gordon-Ross A, 2007, DES AUT CON, P234, DOI 10.1109/DAC.2007.375159
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hajimiri H., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P430, DOI 10.1109/VLSID.2012.109
   Hajimiri H., 2011, PROC INT GREEN COMPU, P1
   Hajimiri H, 2012, SUSTAIN COMPUT-INFOR, V2, P71, DOI 10.1016/j.suscom.2012.01.003
   Hajimiri H, 2013, PROCEEDINGS OF THE 2013 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), P76, DOI 10.1109/NanoArch.2013.6623048
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Hsu PY, 2013, ICCAD-IEEE ACM INT, P413, DOI 10.1109/ICCAD.2013.6691151
   Huang YW, 2017, PR IEEE COMP DESIGN, P241, DOI 10.1109/ICCD.2017.44
   Huang YW, 2016, INT SYM QUAL ELECT, P313, DOI 10.1109/ISQED.2016.7479220
   Huang Yuanwen, 2011, IEEE T COMPUT AIDED
   Jeyapaul R, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P105
   Kaseridis Dimitris, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P18, DOI 10.1109/ICPP.2009.55
   Ko Y., 2015, P ACM EDAC IEEE DES, P1
   Liang Y, 2017, ICCAD-IEEE ACM INT, P9, DOI 10.1109/ICCAD.2017.8203754
   MathWorks, 2017, STAT MACH LEARN TOOL
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1226, DOI 10.1109/TPDS.2015.2426179
   Mittal S, 2014, IEEE T VLSI SYST, V22, P1653, DOI 10.1109/TVLSI.2013.2278289
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Qin XK, 2014, I CONF VLSI DESIGN, P216, DOI 10.1109/VLSID.2014.44
   Qin XK, 2012, IEEE T COMPUT AID D, V31, P1159, DOI 10.1109/TCAD.2012.2190824
   Rahmani Kamran, 2012, P GREAT LAK S VLSI G, P287
   Reddy R, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698774
   Sadler NN, 2007, PR IEEE COMP DESIGN, P499
   Settle A., 2006, J EMBEDDED COMPUTING, V2, P221
   Sherwood T, 2003, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2003.1207012
   Sridharan V, 2006, IEEE T DEPEND SECURE, V3, P353, DOI 10.1109/TDSC.2006.55
   SUH JH, 2011, ACM SIGMETRICS PERFO, V39, P85
   Wang W., 2012, DYNAMIC RECONFIGURAT
   Wang WX, 2011, J LOW POWER ELECTRON, V7, P17, DOI 10.1166/jolpe.2011.1113
   Wang WX, 2012, IEEE T VLSI SYST, V20, P902, DOI 10.1109/TVLSI.2011.2116814
   Wang WX, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220340
   Wang WX, 2011, DES AUT CON, P948
   Wang WX, 2011, SUSTAIN COMPUT-INFOR, V1, P35, DOI 10.1016/j.suscom.2010.10.006
   Wang WX, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P357, DOI 10.1109/VLSI.Design.2010.22
   Wang WX, 2009, IEEE COMP SOC ANN, P145, DOI 10.1109/ISVLSI.2009.22
   Wang WX, 2009, I CONF VLSI DESIGN, P547, DOI 10.1109/VLSI.Design.2009.66
   Wang Weixun, 2011, ELSEVIER SUSTAINABLE, V2, P128
   Weixun Wang, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P85
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
   Zhang WY, 2007, INT SYM PERFORM ANAL, P169, DOI 10.1109/WCNC.2007.37
NR 51
TC 6
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 15
DI 10.1145/3309762
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500004
OA Bronze
DA 2024-07-18
ER

PT J
AU Guha, K
   Saha, D
   Chakrabarti, A
AF Guha, Krishnendu
   Saha, Debasri
   Chakrabarti, Amlan
TI Stigmergy-Based Security for SoC Operations From Runtime Performance
   Degradation of SoC Components
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Runtime SoC security; Hardware Trojan Horses (HTH); stigmergy
ID HARDWARE TROJAN DETECTION; COLONY
AB The semiconductor design industry of the embedded era has embraced the globalization strategy for system on chip (SoC) design. This involves incorporation of various SoC components or intellectual properties (IPs), procured from various third-party IP (3PIP) vendors. However, trust of an SoC is challenged when a supplied IP is counterfeit or implanted with a Hardware Trojan Horse. Both roots of untrust may result in sudden performance degradation at runtime. None of the existing hardware security approaches organize the behavior of the IPs at the low level, to ensure timely completion of SoC operations. However, real-time SoC operations are always associated with a deadline, and a deadline miss due to sudden performance degradation of any of the IPs may jeopardize mission-critical applications. We seek refuge to the stigmergic behavior exhibited in insect colonies to propose a decentralized self-aware security approach. The self-aware security modules attached with each IP works based on the Observe-Decide-Act paradigm and not only detects vulnerability but also organizes behavior of the IPs dynamically at runtime so that the high-level objective of task completion before a deadline is ensured. Experimental validation and low overhead of our proposed security modules over various benchmark IPs and crypto SoCs depict the prospects of our proposed mechanism.
C1 [Guha, Krishnendu; Saha, Debasri; Chakrabarti, Amlan] Univ Calcutta, Dept AK Choudhury Sch Informat Technol, Kolkata, W Bengal, India.
C3 University of Calcutta
RP Guha, K (corresponding author), Univ Calcutta, Dept AK Choudhury Sch Informat Technol, Kolkata, W Bengal, India.
EM kgchem_rs@caluniv.ac.in; debasri_cu@yahoo.in; acakcs@caluniv.ac.in
RI Chakrabarti, Amlan/U-7020-2019
OI Chakrabarti, Amlan/0000-0003-4380-3172; Guha,
   Krishnendu/0000-0003-1139-9582
FU Department of Science and Technology, Government of India, INSPIRE
   Fellowship [IF150916]
FX This article is an extended version of a previously published conference
   research paper from the 30th International Conference on VLSI Design and
   the 16th International Conference on Embedded Systems (VLSID'17) (Guha
   et al. 2017a). This work was supported by the Department of Science and
   Technology, Government of India, INSPIRE Fellowship No. IF150916.
CR Amin HAM, 2014, J ADV RES, V5, P499, DOI 10.1016/j.jare.2013.11.008
   [Anonymous], P 51 ANN DES AUT C D
   [Anonymous], 2015, P 19 INT S VLSI DES, DOI DOI 10.1109/ISVDAT.2015.7208048
   [Anonymous], TASK ALLOCATION ANT
   [Anonymous], 2018, ZYNQ 7000 SOC TECHN
   [Anonymous], BIAS TEMPERATURE INS
   [Anonymous], 1995, 1995 IEEE INT C
   [Anonymous], 2013, INT TECHN ROADM SEM
   [Anonymous], 2014, SCIENCE
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   BRELAZ D, 1979, COMMUN ACM, V22, P251, DOI 10.1145/359094.359101
   Camazine S., 2001, SELF ORG BIOL SYSTEM
   Cassell J., 2012, REPORTS COUNTERFEIT
   Chakraborty RS, 2011, J ELECTRON TEST, V27, P767, DOI 10.1007/s10836-011-5255-2
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chatterjee K, 2007, IEEE T COMPON PACK T, V30, P547, DOI 10.1109/TCAPT.2007.906050
   Chen LW, 2013, ADV INTEL SYS RES, V41, P101
   Cui XT, 2016, J COMPUT SCI TECH-CH, V31, P267, DOI 10.1007/s11390-016-1626-6
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Dornhaus A, 2008, BEHAV ECOL SOCIOBIOL, V63, P43, DOI 10.1007/s00265-008-0634-0
   Falcon R., 2010, P IEEE C EVOLUTIONAR, P1
   Ghosh S, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P88, DOI 10.1109/HST.2015.7140243
   Guha K, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3014166
   Guha K, 2017, I CONF VLSI DESIGN, P417, DOI 10.1109/VLSID.2017.48
   Guin U, 2014, J ELECTRON TEST, V30, P9, DOI 10.1007/s10836-013-5430-8
   Heylighen F, 2016, COGN SYST RES, V38, P4, DOI 10.1016/j.cogsys.2015.12.002
   Huang K, 2013, 2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), P6, DOI 10.1109/DTIS.2013.6527768
   Kim TH, 2008, IEEE J SOLID-ST CIRC, V43, P874, DOI 10.1109/JSSC.2008.917502
   Love E, 2012, IEEE T INF FOREN SEC, V7, P25, DOI 10.1109/TIFS.2011.2160627
   McIntyre D, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P108, DOI 10.1109/HST.2009.5224990
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Pecht M, 2006, IEEE SPECTRUM, V43, P37, DOI 10.1109/MSPEC.2006.1628506
   Rajendran J, 2013, IEEE INT ON LINE, P232, DOI 10.1109/IOLTS.2013.6604087
   Rajendran J, 2016, IEEE T VLSI SYST, V24, P2946, DOI 10.1109/TVLSI.2016.2530092
   Sarma S, 2015, DES AUT TEST EUROPE, P625
   Sengupta A, 2017, IEEE T COMPUT AID D, V36, P655, DOI 10.1109/TCAD.2016.2597232
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Suresh CKH, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2732408
   Teske A, 2015, APPL SOFT COMPUT, V29, P52, DOI 10.1016/j.asoc.2014.11.059
   Theraulaz G, 1998, P ROY SOC B-BIOL SCI, V265, P327, DOI 10.1098/rspb.1998.0299
   Xiao K, 2013, IEEE DES TEST, V30, P26, DOI 10.1109/MDAT.2013.2249555
   Yang XS, 2009, WOR CONG NAT BIOL, P210, DOI 10.1109/nabic.2009.5393690
   Yao Y, 2012, 2012 IEEE INTERNATIONAL WORKSHOP ON ELECTROMAGNETICS: APPLICATIONS AND STUDENT INNOVATION COMPETITION (IWEM)
   Zheng Y, 2015, IEEE T VLSI SYST, V23, P831, DOI 10.1109/TVLSI.2014.2326556
NR 45
TC 2
Z9 2
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 14
DI 10.1145/3301279
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500003
DA 2024-07-18
ER

PT J
AU Kim, HS
   Nam, EH
   Yun, JH
   Lee, S
   Min, SL
AF Kim, Hong Seok
   Nam, Eyee Hyun
   Yun, Ji Hyuck
   Lee, Sheayun
   Min, Sang Lyul
TI P-BMS: A Bad Block Management Scheme in Parallelized Flash Memory
   Storage Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Flash memory; Flash translation layer (FTL); Bad block; Bad block
   management; Parallel processing; Hardware acceleration; Storage system;
   Solid-state drive (SSD)
AB Flash memory is used as a main data storage medium in increasingly large areas of applications, rapidly replacing hard disk drives because of its low power consumption, fast random access, and high shock resistance. Such flash-based storage devices generally incorporate multiple flash memory chips to meet the ever growing capacity demands. Using multiple chips in a single storage device, at the same time, opens an opportunity to boost the performance based on multi-unit parallelism. However, parallel execution of multiple flash operations introduces complications when bad blocks occur, which is unavoidable due to flash memory's physical characteristics. The situation gets even worse when bad block occurrences are accompanied by sudden power failures. We propose a bad block management scheme called P-BMS that can fully utilize flash-level parallelism, while guaranteeing provably correct block replacement. Experiments show that our P-BMS achieves a throughput that is more than 95% of the maximum bandwidth of the flash controller, even with bad block occurrences far heavier than in real flash memory.
C1 [Kim, Hong Seok; Nam, Eyee Hyun] FADU Inc, 10 Hakdong Ro 17 Gil, Seoul 05045, South Korea.
   [Yun, Ji Hyuck] SK Telecom, 6 Hwangsaeul Ro 258Beon Gil, Seongnam Si, Gyeonggi Do, South Korea.
   [Lee, Sheayun] Kookmin Univ, Sch Comp Sci, Seoul 02727, South Korea.
   [Min, Sang Lyul] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea.
C3 SK Group; SK Telecom; Kookmin University; Seoul National University
   (SNU)
RP Kim, HS (corresponding author), FADU Inc, 10 Hakdong Ro 17 Gil, Seoul 05045, South Korea.
EM hskim@fadutec.com; ehnam@fadutec.com; dr.jhyun@sk.com;
   sheayun@kookmin.ac.kr; symin@snu.ac.kr
FU National Research Foundation of Korea NRF [NRF-2016M3C4A7952587]
FX The authors would like to thank the anonymous referees for their
   valuable comments and helpful suggestions. The work is supported in part
   by the National Research Foundation of Korea NRF under Grant No.:
   NRF-2016M3C4A7952587, PF Class Heterogeneous High Performance Computer
   Development. Sheayun Lee is the corresponding author.
CR [Anonymous], 2010, INT C EMB SOFTW
   [Anonymous], 2009, P 42 ANN IEEE ACM IN, DOI DOI 10.1145/1669112.1669118
   [Anonymous], FLASH MEM SUMM
   [Anonymous], THESIS
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Broder Andrei, 2003, Internet Math, V1, DOI DOI 10.1080/15427951.2004.10129096
   Chang YH, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2512467
   Gillingham P, 2013, IEEE ACCESS, V1, P811, DOI 10.1109/ACCESS.2013.2294433
   Gleixner Thomas, 2006, UBI-Unsorted Block Images
   Grupp L.M., 2012, P 10 USENIX C FILE S, P2
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Huffman A., 2013, FLASH MEM SUMM
   Jo S.-k., 2008, uS Patent, Patent No. [7,434,122, 7434122]
   Jungdal Choi, 2011, 2011 IEEE Symposium on VLSI Technology. Digest of Technical Papers, P178
   Kim HJ, 2015, ISSCC DIG TECH PAP I, V58, P138, DOI 10.1109/ISSCC.2015.7062964
   Kim JW, 2002, IEEE T CONSUM ELECTR, V48, P275, DOI 10.1109/TCE.2002.1010132
   Mielke N, 2008, INT RELIAB PHY SYM, P9, DOI 10.1109/RELPHY.2008.4558857
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   ONFI, 2014, OP NAND FLASH INT SP
   STMicroelectronics, 2004, AN1819
   Woodhouse D, 2020, MEMORY TECHNOLOGY DE
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
   Yun JH, 2012, IEEE EMBED SYST LETT, V4, P86, DOI 10.1109/LES.2012.2213235
NR 24
TC 1
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 140
DI 10.1145/3126550
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800023
DA 2024-07-18
ER

PT J
AU Wang, JJ
   Mendler, M
   Roop, P
   Bodin, B
AF Wang, Jiajie
   Mendler, Michael
   Roop, Partha
   Bodin, Bruno
TI Timing Analysis of Synchronous Programs using WCRT Algebra: Scalability
   through Abstraction
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE WCRT analysis; synchronous languages; timing algebra
AB Synchronous languages are ideal for designing safety-critical systems. Static Worst-Case Reaction Time (WCRT) analysis is an essential component in the design flow that ensures the real-time requirements are met. There are a few approaches for WCRT analysis, and the most versatile of all is explicit path enumeration. However, as synchronous programs are highly concurrent, techniques based on this approach, such as model checking, suffer from state explosion as the number of threads increases. One observation on this problem is that these existing techniques analyse the program by enumerating a functionally equivalent automaton while WCRT is a non-functional property. This mismatch potentially causes algorithm-induced state explosion. In this paper, we propose a WCRT analysis technique based on the notion of timing equivalence, expressed using WCRT algebra. WCRT algebra can effectively capture the timing behaviour of a synchronous program by converting its intermediate representation Timed Concurrent Control Flow Graph (TCCFG) into a Tick Cost Automaton (TCA), a minimal automaton that is timing equivalent to the original program. Then the WCRT is computed over the TCA. We have implemented our approach and benchmarked it against state-of-the-art WCRT analysis techniques. The results show that the WCRT algebra is 3.5 times faster on average than the fastest published technique.
C1 [Wang, Jiajie; Roop, Partha] Univ Auckland, 20 Symonds St, Auckland, New Zealand.
   [Mendler, Michael] Univ Bamberg, Bamberg, Germany.
   [Bodin, Bruno] Univ Edinburgh, Edinburgh, Midlothian, Scotland.
C3 University of Auckland; Otto Friedrich University Bamberg; University of
   Edinburgh
RP Wang, JJ (corresponding author), Univ Auckland, 20 Symonds St, Auckland, New Zealand.
RI Roop, Partha/AAL-2839-2020
OI Bodin, Bruno/0000-0002-8762-7513
FU PRETSY2 by the German Research Foundation [DFG-1427/6-2]
FX The author is supported under grant PRETSY2 by the German Research
   Foundation DFG-1427/6-2.; The author was supported under under grant
   PRETSY2 by the German Research Foundation DFG-1427/6-2 and research and
   study leave from Auckland University.
CR Aguado J., 2017, FORUM SPECIFICATION
   Andalam S, 2014, IEEE T COMPUT, V63, P1600, DOI 10.1109/TC.2013.28
   Andalam Sidharta, 2011, P DESIGN AUTOMATION, P1
   [Anonymous], 2016, GUROBI OPTIMISER
   [Anonymous], 2016, UPPAAL MOD CHECK
   Boldt M, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/594129
   Heckmann R, 2005, DES AUT TEST EUROPE, P618, DOI 10.1109/DATE.2005.326
   Ju L, 2012, REAL-TIME SYST, V48, P570, DOI 10.1007/s11241-012-9155-z
   Ju L, 2009, DES AUT CON, P870
   Kuo M, 2011, DES AUT CON, P480
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Mendler M, 2016, LECT NOTES COMPUT SC, V9884, P195, DOI 10.1007/978-3-319-44878-7_12
   Raymond P, 2015, REAL-TIME SYST, V51, P192, DOI 10.1007/s11241-015-9219-y
   ROOP P. S., 2009, CASES 09, P205
   von Hanxleden R, 2014, ACM SIGPLAN NOTICES, V49, P372, DOI [10.1145/2666356.2594310, 10.1145/2594291.2594310]
   Wang J., 2013, 2013 IEEE International Symposium on Industrial Electronics, P1, DOI [DOI 10.4018/978-1-4666-1873-2, 10.1109/ISIE.2013.6563634, DOI 10.1109/ISIE.2013.6563634]
   Yoong Li Hsien, 2010, AUCKLAND FUNCTION BL
   Yoong LiHsien, 2013, ACM T EMBEDDED COMPU
NR 18
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 177
DI 10.1145/3126520
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800060
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Mera, MI
   Caplan, J
   Mozafari, SH
   Meyer, BH
   Milder, P
AF Mera, Maria Isabel
   Caplan, Jonah
   Mozafari, Seyyed Hasan
   Meyer, Brett H.
   Milder, Peter
TI Area, Throughput, and Power Trade-Offs for FPGA- and ASIC-Based
   Execution Stream Compression
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Performance; CRC; Fletcher checksum; redundancy;
   safety-critical systems
ID FAULT-TOLERANCE
AB An emerging trend in safety-critical computer system design is the use of compression-for example, using cyclic redundancy check (CRC) or Fletcher checksum (FC)-to reduce the state that must be compared to verify correct redundant execution. We examine the costs and performance of CRC and FC as compression algorithms when implemented in hardware for embedded safety-critical systems. To do so, we have developed parameterizable hardware-generation tools targeting CRC and two novel FC implementations. We evaluate the resulting designs implemented for FPGA and ASIC and analyze their efficiency. While CRC is often best, FC dominates when high throughput is needed.
C1 [Mera, Maria Isabel] NYU, Sch Engn, MetroTech Ctr 6, Elect & Comp Engn Dept, Brooklyn, NY 11201 USA.
   [Caplan, Jonah; Mozafari, Seyyed Hasan; Meyer, Brett H.] McGill Univ, Elect & Comp Engn Dept, Montreal, PQ H3A 0E9, Canada.
   [Milder, Peter] SUNY Stony Brook, Elect & Comp Engn Dept, Stony Brook, NY 11794 USA.
C3 New York University; New York University Tandon School of Engineering;
   McGill University; State University of New York (SUNY) System; State
   University of New York (SUNY) Stony Brook
RP Mera, MI (corresponding author), NYU, Sch Engn, MetroTech Ctr 6, Elect & Comp Engn Dept, Brooklyn, NY 11201 USA.
EM mimera@nyu.edu; jonah.caplan@mail.mcgill.ca; sh.mozafari@mail.mcgill.ca;
   brett.meyer@mcgill.ca; peter.milder@stonybrook.edu
FU Semiconductor Research Corporation (SRC) [2013-RJ-2371G]; Natural
   Science and Engineering Research Council of Canada (NSERC) [RGPIN
   418639-12]; NSERC Undergraduate Student Research Award Program; Fonds de
   recherche du Quebec, Nature et Technologies; McGill University Faculty
   of Engineering Chwang-Seto Faculty Scholar Research Award
FX This work is supported by: the Semiconductor Research Corporation (SRC)
   through gift no. 2013-RJ-2371G; the Natural Science and Engineering
   Research Council of Canada (NSERC) through grant no. RGPIN 418639-12,
   and the NSERC Undergraduate Student Research Award Program; the Fonds de
   recherche du Quebec, Nature et Technologies; and, the McGill University
   Faculty of Engineering Chwang-Seto Faculty Scholar Research Award.
CR Agrawal A, 2016, IEEE REAL TIME
   Al-bayati Z., 2016, DESIGN
   [Anonymous], 2016, NXP
   [Anonymous], 2016, Texas Instruments
   Baleani M., 2003, INT C COMP ARCH SYNT, P170
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Caplan J., 2014, DESIGN
   CRISTIAN F, 1991, COMMUN ACM, V34, P56, DOI 10.1145/102792.102801
   FLETCHER JG, 1982, IEEE T COMMUN, V30, P247, DOI 10.1109/TCOM.1982.1095369
   Golander Amit, 2008, IEEE Computer Architecture Letters, V7, P65, DOI 10.1109/L-CA.2008.12
   Gupta Vaibhav, 2011, P 17 IEEE ACM INT S
   Hamed H.F. A., 2012, INT J ADV RES COMPUT, V1, P48
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Knudsen JE, 2006, IEEE T NUCL SCI, V53, P3392, DOI 10.1109/TNS.2006.886199
   Koopman P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P459, DOI 10.1109/DSN.2002.1028931
   Koopman Philip, 2004, CRC SELECTION EMBEDD
   LaFrieda C, 2007, I C DEPEND SYS NETWO, P317, DOI 10.1109/DSN.2007.100
   Liu Mojing, 2016, IEEE INT S DEF FAULT
   Maxino TC, 2009, IEEE T DEPEND SECURE, V6, P59, DOI 10.1109/TDSC.2007.70216
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Meyer BH, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P125
   Meyer Brett H., 2013, SAE 2013 AEROTECH C
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   NELSON VP, 1990, COMPUTER, V23, P19, DOI 10.1109/2.56849
   Prasad V. B., 1989, IEEE Potentials, V8, P17, DOI 10.1109/45.31576
   Ray J, 2006, I C DEPEND SYS NETWO, P3, DOI 10.1109/DSN.2006.30
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Sloan Joseph, 2009, CASES 09, P261
   Smolens JC, 2004, ACM SIGPLAN NOTICES, V39, P224, DOI 10.1145/1037187.1024420
   Subramanyan P, 2010, DES AUT TEST EUROPE, P1572
   Szafaryn LG, 2013, IEEE MICRO, V33, P56, DOI 10.1109/MM.2013.68
   Walma M, 2007, IEEE IC COMP COM NET, P365
NR 32
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 96
DI 10.1145/3063312
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000006
DA 2024-07-18
ER

PT J
AU Shu, JL
   Zhang, YY
   Li, JR
   Li, BD
   Gu, DW
AF Shu, Junliang
   Zhang, Yuanyuan
   Li, Juanru
   Li, Bodong
   Gu, Dawu
TI Why Data Deletion Fails? A Study on Deletion Flaws and Data Remanence in
   Android Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Data recovery; secure deletion; file carving; mobile security
AB Smart mobile devices are becoming the main vessel of personal privacy information. While they carry valuable information, data erasure is somehow much more vulnerable than was predicted. The security mechanisms provided by the Android system are not flexible enough to thoroughly delete sensitive data. In addition to the weakness among several provided data-erasing and file-deleting mechanisms, we also target the Android OS design flaws in data erasure, and unveil that the design of the Android OS contradicts some secure data-erasure demands. We present the data-erasure flaws in three typical scenarios on mainstream Android devices, such as the data clearing flaw, application uninstallation flaw, and factory reset flaw. Some of these flaws are inherited data-deleting security issues from the Linux kernel, and some are new vulnerabilities in the Android system. Those scenarios reveal the data leak points in Android systems. Moreover, we reveal that the data remanence on the disk is rarely affected by the user's daily operation, such as file deletion and app installation and uninstallation, by a real-world data deletion latency experiment. After one volunteer used the Android phone for 2 months, the data remanence amount was still considerable. Then, we proposed DataRaider for file recovering from disk fragments. It adopts a file-carving technique and is implemented as an automated sensitive information recovering framework. DataRaider is able to extract private data in a raw disk image without any file system information, and the recovery rate is considerably high in the four test Android phones. We propose some mitigation for data remanence issues, and give the users some suggestions on data protection in Android systems.
C1 [Shu, Junliang; Zhang, Yuanyuan; Li, Juanru; Li, Bodong; Gu, Dawu] Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Zhang, YY (corresponding author), Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai, Peoples R China.
EM shujunliang@sjtu.edu.cn; jarod@sjtu.edu.cn; yyjess@sjtu.edu.cn;
   uchihal@sjtu.edu.cn; dwgu@sjtu.edu.cn
FU major program of Shanghai Science and Technology Commission: Research on
   Mobile Smart Device Application Security Testing and Evaluating
   [15511103002]
FX This work is partially funded by the major program of Shanghai Science
   and Technology Commission (Grant No: 15511103002): Research on Mobile
   Smart Device Application Security Testing and Evaluating,
   2015.6.30-2017.6.30.
CR [Anonymous], 2013, INT C APPL CRYPT NET
   [Anonymous], 2012, P 7 ACM S INF COMP C
   [Anonymous], 2011, C FIL STOR TECHN FAS
   Arzt S, 2014, ACM SIGPLAN NOTICES, V49, P259, DOI [10.1145/2666356.2594299, 10.1145/2594291.2594299]
   Azfar A., 2015, ARXIV150502905
   Azfar A, 2016, J FORENSIC SCI, V61, P1337, DOI 10.1111/1556-4029.13164
   Azfar A, 2016, ELECTRON COMMER RES, V16, P73, DOI 10.1007/s10660-015-9208-1
   Backes M, 2013, LECT NOTES COMPUT SC, V7795, P543, DOI 10.1007/978-3-642-36742-7_39
   Bauer Steven, 2001, USENIX SEC S, V174
   Bell GB, 2010, J DIGIT FORENSICS SE, V5, P5
   Breeuwsma MF, 2006, DIGIT INVESTIG, V3, P32, DOI 10.1016/j.diin.2006.01.003
   Bugiel Sven, 2013, 22 USENIX SEC S, P131
   CWM, 2015, CLOCKWORKMOD REC
   Di Leom M, 2016, J FORENSIC SCI, V61, P1473, DOI 10.1111/1556-4029.13203
   Di Leom M, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P1059, DOI 10.1109/Trustcom.2015.483
   Do Q, 2015, PLOS ONE, V10, DOI 10.1371/journal.pone.0138449
   Elenkov Nikolay, 2014, REVISITING ANDROID D
   Enck W, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2619091
   Fairbanks Kevin D., 2010, Proceedings of the sixth annual workshop on cyber security and information intelligence research, P22
   ForensicsWiki, 2014, SOL STAT DRIV FOR
   Heuser S, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P1005
   Immanuel F, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P1094, DOI 10.1109/Trustcom.2015.488
   JEDEC, 2014, FLASH MEM
   JEON J, 2012, P 2 ACM WORKSH SEC P, DOI 10.1145/2381934.2381938
   Kim Dohyun., 2012, Future Information Technology, Application, and Service, P435, DOI [10.1007/978-94-007-4516-2_44, DOI 10.1007/978-94-007-4516-2_44]
   Kim HJ, 2012, ADV INTEL SOFT COMPU, V133, P745
   King C, 2011, DIGIT INVEST, V8, pS111, DOI 10.1016/j.diin.2011.05.013
   Kung Kenneth C., 1993, US Patent, Patent No. [5,265,159, 5265159]
   Lee J, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1710
   Lin X, 2012, CHIN J SPEC ED, V12, P12, DOI [10.3969/j.issn.1007-3728.2012.12.003, DOI 10.3969/J.ISSN.1007-3728.2012.12.003]
   Los Santos, 2015, FOR
   Luo YH, 2013, INT CONF INFO SCI, P924, DOI 10.1109/ICIST.2013.6747691
   Quick D, 2013, FUTURE GENER COMP SY, V29, P1378, DOI 10.1016/j.future.2013.02.001
   Quick D, 2013, DIGIT INVEST, V10, P3, DOI 10.1016/j.diin.2013.02.003
   Reardon J, 2013, P IEEE S SECUR PRIV, P301, DOI 10.1109/SP.2013.28
   SQLite, 2015, SQLITE3 FIL FORM
   TWRP, 2015, TEAM WIN REC PROJ
   Wu Chiachih, 2014, P 21 ANN NETW DISTR
   XDA Developers, 2015, ANDR REC WIK
   Xu R., 2012, P 21 USENIX C SEC
NR 40
TC 12
Z9 13
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 61
DI 10.1145/3007211
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900034
DA 2024-07-18
ER

PT J
AU Hu, B
   Huang, K
   Chen, G
   Cheng, L
   Knoll, A
AF Hu, Biao
   Huang, Kai
   Chen, Gang
   Cheng, Long
   Knoll, Alois
TI Adaptive Workload Management in Mixed-Criticality Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Workload Management; Online; Workload management; mixed-criticality
   systems; real-time event streams; real-time interface; workload bounding
AB Due to the efficient resource usage of integrating tasks with different criticality onto a shared platform, the integration with mixed-criticality tasks is becoming an increasingly important trend in the design of real-time systems. One challenge in such a mixed-criticality system is to maximize the service for low-critical tasks, while meeting the timing constraints of high-critical tasks. In this article, we investigate how to adaptively manage the low-critical workload during runtime to meet both goals, that is, providing the service for low-critical tasks as much as possible and guaranteeing the hard real-time requirements for high-critical tasks. Unlike previous methods, which enforce an offline bound towards the low-critical workload, runtime adaptation approaches are proposed in which the incoming workload of low-critical tasks is adaptively regulated by considering the actual demand of high-critical tasks. This actual demand of the high-critical tasks, in turn, is adaptively updated using their historical arrival information. Based on this adaptation scheme, two scheduling policies-the priority-adjustment policy and the workload-shaping policy-are proposed to do the workload management. In order to reduce online management overhead, a lightweight scheme with O(n.log(n)) complexity is developed. Extensive simulation results are presented to demonstrate the effectiveness of our proposed workload management approaches.
C1 [Hu, Biao; Huang, Kai; Cheng, Long; Knoll, Alois] Tech Univ Munich, Munich, Germany.
   [Huang, Kai] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
   [Chen, Gang] Northeastern Univ, Coll Comp Sci & Engn, 3-11 Wenhua Rd, Shenyang 110819, Peoples R China.
   [Hu, Biao; Cheng, Long; Knoll, Alois] Tech Univ Munich, Boltzmannstr 3, D-85748 Garching, Germany.
C3 Technical University of Munich; Sun Yat Sen University; Northeastern
   University - China; Technical University of Munich
RP Huang, K (corresponding author), Tech Univ Munich, Munich, Germany.; Huang, K (corresponding author), Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
EM hub@in.tum.de; huangk36@mail.sys.edu.cn; cheng@in.tum.de;
   chengl@in.tum.de; knoll@in.tum.de
RI Huang, Kai/JVO-5066-2024; Knoll, Alois/AAN-8417-2021; Huang,
   kaixuan/GYR-0156-2022
OI Knoll, Alois/0000-0003-4840-076X; Huang, kaixuan/0000-0001-8845-2770
CR [Anonymous], 2014, INT C MULTISENSOR FU
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A., 2015, TECHNICAL REPORT
   Burns Alan., 2013, Mixed criticality systems-a review. pages, P1
   Dewan F, 2012, REAL TIM SYST SYMP P, P127, DOI 10.1109/RTSS.2012.65
   Dorin F, 2010, REAL-TIME SYST, V46, P305, DOI 10.1007/s11241-010-9107-4
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Hu B, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2890503
   Hu B, 2015, ASIA S PACIF DES AUT, P582, DOI 10.1109/ASPDAC.2015.7059071
   Hu Biao, 2015, INT C EMB SOFTW EMSO
   Huang K, 2012, DES AUT CON, P430
   Huang K, 2011, REAL-TIME SYST, V47, P163, DOI 10.1007/s11241-011-9115-z
   Lampka K., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P267
   Lampka K., 2009, P 7 ACM INT C EMBEDD, P107, DOI DOI 10.1145/1629335.1629351.9
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   Neukirchner M, 2013, REAL TIM SYST SYMP P, P88, DOI 10.1109/RTSS.2013.17
   Neukirchner M, 2012, REAL TIM SYST SYMP P, P293, DOI 10.1109/RTSS.2012.80
   Neukirchner Moritz, 2013, C HARDW SOFTW COD SY
   Phan LTX, 2013, IEEE REAL TIME, P217, DOI 10.1109/RTAS.2013.6531094
   Plessl C, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P345, DOI 10.1109/FPT.2006.270344
   Su H, 2013, DES AUT TEST EUROPE, P147
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Tobuschat Sebastian, 2014, CODES ISSS, P35
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wandeler E., 2005, Proceedings of the 5th ACM international Conference on Embedded Software, P80
   Wandeler E, 2006, REAL TIME CALCULUS R
   Wandeler E, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146418
   Wandeler Ernesto, 2006, THESIS
NR 31
TC 15
Z9 16
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 14
DI 10.1145/2950058
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jayakumar, H
   Raha, A
   Raghunathan, V
AF Jayakumar, Hrishikesh
   Raha, Arnab
   Raghunathan, Vijay
TI Sleep-Mode Voltage Scaling: Enabling SRAM Data Retention at Ultra-Low
   Power in Embedded Microcontrollers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Microcontroller sleep modes; energy harvesting; internet of things; low
   power design; wireless sensor networks; SRAM retention; checkpointing
AB In heavily duty-cycled embedded systems, the energy consumed by the microcontroller in idle mode is often the bottleneck for battery lifetime. Existing solutions address this problem by placing the microcontroller in a low-power (sleep) mode when idle and preserving application state either by retaining the data in situ in Static Random Access Memory (SRAM) or by checkpointing it to FLASH. However, both of these approaches have notable drawbacks. In situ data retention requires the SRAM to remain powered in sleep mode, while checkpointing to FLASH involves significant energy and time overheads. This article proposes a new ultra-low- power sleep mode for microcontrollers that overcomes the limitations of both of these approaches. Our technique, HYPNOS, is based on the key observation that the on-chip SRAM in a microcontroller exhibits 100% data retention even at a much lower supply voltage (as much as 10x lower) than the typical operating voltage of the microcontroller. HYPNOS exploits this observation by performing extreme voltage scaling when the microcontroller is in sleep mode. We implement and evaluate HYPNOS for the TI MSP430G2452 microcontroller and show that the Microcontroller (MCU) draws only 26nA in the proposed sleep mode, which is 4x lower than a baseline sleep mode that preserves SRAM contents. Further, to reduce the overheads associated with performing the voltage scaling, we propose the use of an energy harvesting source for providing the scaled supply voltage and demonstrate (using a light sensing photodiode) that the current consumption in the proposed sleep mode can be reduced to 1nA, which is 100x lower than the current consumption in the baseline low-power mode. We also show that the decrease in sleep-mode power consumption translates to a reduction in application-level energy consumption by as much as 6.45x. By decreasing the average power consumption to such minuscule levels, HYPNOS takes a significant step forward in making perpetual systems a reality through the use of energy harvesting.
C1 [Jayakumar, Hrishikesh; Raha, Arnab; Raghunathan, Vijay] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Jayakumar, H (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM hjayakum@purdue.edu; araha@purdue.edu; vr@purdue.edu
RI Raha, Arnab/R-7462-2019; Raha, Arnab/AHC-3796-2022
OI Raha, Arnab/0000-0002-8848-1069
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0953468] Funding Source: National Science Foundation
CR Ahmadi MM, 2009, IEEE T BIOMED CIRC S, V3, P169, DOI 10.1109/TBCAS.2009.2016844
   [Anonymous], THESIS
   [Anonymous], 2012, P 21 USENIX SEC S AU
   Atmel, 2006, INN TECHN EXTR LOW P
   Borgeson Jacob, 2012, ULTRALOW POWER POINE
   Chen D, 2013, MOBILE NETW APPL, V18, P651, DOI 10.1007/s11036-013-0456-9
   Chu YB, 2013, 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), P1292, DOI 10.1109/ICEPT.2013.6756694
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Gruhn Michael, 2013, 2013 International Conference on Availability, Reliability and Security (ARES), P390, DOI 10.1109/ARES.2013.52
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Holcomb Dan, 2012, P 8 WORKSH RFID SEC
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Houston T. W., 2007, US Patent, Patent No. [7,307,907, 7307907]
   Jayakumar H., 2014, P 2014 INT C HARDW S
   Jayakumar H., 2015, J EMERG TECHNOL COMP, V12, P1
   Jayakumar H, 2016, ASIA S PACIF DES AUT, P298, DOI 10.1109/ASPDAC.2016.7428027
   Jayakumar H, 2014, I SYMPOS LOW POWER E, P375, DOI 10.1145/2627369.2631644
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Kulau U, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2885500
   Kulkarni JP, 2008, DES AUT CON, P108
   Le H., 2010, P 3 INT C COMM EL IC
   Le T, 2008, IEEE J SOLID-ST CIRC, V43, P1287, DOI 10.1109/JSSC.2008.920318
   Lee W. S., 2014, P 2014 INT GREEN COM
   Lee YM, 2013, BIOMED RES INT, V2013, DOI 10.1155/2013/210604
   Liu J, 2008, APPL PHYS LETT, V92, DOI 10.1063/1.2918840
   Liu V, 2013, ACM SIGCOMM COMP COM, V43, P39, DOI 10.1145/2534169.2486015
   Lysinger M., 2009, US Patent, Patent No. [7,623,405, 7623405]
   Mukhopadhyay S, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P64, DOI 10.1109/VLSIC.2004.1346504
   Roy K, 2003, P IEEE, V91, P305, DOI 10.1109/JPROC.2002.808156
   Saxena N., 2009, ABS09071256 CORR
   Shoushtari M, 2015, IEEE EMBED SYST LETT, V7, P19, DOI 10.1109/LES.2015.2393860
   Skorobogatov Sergei, 2002, UCAMCLTR536 U CAMBR
   Texas Instruments, 2013, MSPR30G2X52 DAT
   Texas Instruments, 2015, MSP430F543XA DAT
   Vatajelu EI, 2011, IEEE INT SYMP DESIGN, P365, DOI 10.1109/DDECS.2011.5783112
   Visser HJ, 2013, P IEEE, V101, P1410, DOI 10.1109/JPROC.2013.2250891
   Wang JJ, 2007, IEEE CUST INTEGR CIR, P29
   Wang ZL, 2008, IEEE PERVAS COMPUT, V7, P49, DOI 10.1109/MPRV.2008.14
NR 38
TC 1
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 10
DI 10.1145/2950054
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900010
DA 2024-07-18
ER

PT J
AU Filippopoulos, I
   Sharma, N
   Catthoor, F
   Kjeldsberg, PG
   Panda, PR
AF Filippopoulos, Iason
   Sharma, Namita
   Catthoor, Francky
   Kjeldsberg, Per Gunnar
   Panda, Preeti Ranjan
TI Integrated Exploration Methodology for Data Interleaving and
   Data-to-Memory Mapping on SIMD Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; algorithms; performance; Data interleaving; single instruction
   multiple data (SIMD) architectures; design space exploration; memory
   reconfiguration; data layout; energy optimization
ID PLACEMENT
AB This work presents a methodology for efficient exploration of data interleaving and data-to-memory mapping options for Single Instruction Multiple Data (SIMD) platform architectures. The system architecture consists of a reconfigurable clustered scratch-pad memory and a SIMD functional unit, which performs the same operation on multiple input data in parallel. The memory accesses contribute substantially to the overall energy consumption of an embedded system executing a data intensive task. The scope of this work is the reduction of the overall energy consumption by increasing the utilization of the functional units and decreasing the number of memory accesses. The presented methodology is tested using a number of benchmark applications with holes in their access scheme. Potential gains are calculated based on the energy models, both for the processing and the memory part of the system. The reduction in energy consumption after efficient interleaving and mapping of data is between 40% and 80% for the complete system and the studied benchmarks.
C1 [Filippopoulos, Iason; Kjeldsberg, Per Gunnar] Norwegian Univ Sci & Technol, Trondheim, Norway.
   [Sharma, Namita; Panda, Preeti Ranjan] Indian Inst Technol, Delhi, India.
   [Catthoor, Francky] IMEC, Leuven, Belgium.
   [Catthoor, Francky] Katholieke Univ Leuven, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Filippopoulos, Iason; Kjeldsberg, Per Gunnar] Norwegian Univ Sci & Technol NTNU, Dept Elect & Telecommun, Hogskoleringen 1, N-7491 Trondheim, Norway.
   [Sharma, Namita; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, Hauz Khas, New Delhi 110016, India.
   [Catthoor, Francky] Interuniv Microelect Ctr, Kapeldreef 75, B-3001 Leuven, Belgium.
C3 Norwegian University of Science & Technology (NTNU); Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Delhi; IMEC; KU Leuven; Norwegian University of Science & Technology
   (NTNU); Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Delhi; Interuniversity Microelectronics
   Centre
RP Filippopoulos, I (corresponding author), Norwegian Univ Sci & Technol, Trondheim, Norway.; Filippopoulos, I (corresponding author), Norwegian Univ Sci & Technol NTNU, Dept Elect & Telecommun, Hogskoleringen 1, N-7491 Trondheim, Norway.
CR Abraham SG, 1999, INT SYMP MICROARCH, P114, DOI 10.1109/MICRO.1999.809449
   Akin B, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P131, DOI 10.1145/2749469.2750397
   [Anonymous], 2011, P 2011 INT C HIGH PE, DOI DOI 10.1145/2063384.2063401
   [Anonymous], EURASIP J EMBEDDED S
   Benini L, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1109/LPE.2000.876761
   Benini L, 2000, IEEE DES TEST COMPUT, V17, P74, DOI 10.1109/54.844336
   Brockmeyer E., 2007, DESIGNING EMBEDDED P, P157
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Cheung Eric, 2009, P 2009 AS S PAC DES, P811
   Cho Doosan., 2007, CASES 07, P179
   Fei Chen, 1999, Proceedings 12th International Symposium on System Synthesis, P64, DOI 10.1109/ISSS.1999.814262
   Filippopoulos Iason, 2013, DESIGN AUTOMATION EM, P1
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   Grun P, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P431, DOI 10.1109/ICCAD.2000.896510
   Guo YB, 2013, IEEE T COMPUT AID D, V32, P809, DOI 10.1109/TCAD.2013.2238990
   Hulzink J, 2011, IEEE T BIOMED CIRC S, V5, P546, DOI 10.1109/TBCAS.2011.2176726
   Ishitobi Y, 2007, EMB SYST REAL TIME M, P13, DOI 10.1109/ESTMED.2007.4375794
   Jacob BL, 1996, IEEE T COMPUT, V45, P1180, DOI 10.1109/12.543711
   JANTSCH A, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P226
   Kandemir M, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P201, DOI 10.1109/ICCAD.2001.968619
   Kritikakou A, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2579677
   Kritikakou Angeliki Stavros, 2013, THESIS
   Kulkarni C, 2005, IEEE T COMPUT, V54, P76, DOI 10.1109/TC.2005.2
   Lee JE, 2003, IEEE DES TEST COMPUT, V20, P26, DOI 10.1109/MDT.2003.1173050
   Li YB, 1999, IEEE T COMPUT AID D, V18, P1405, DOI 10.1109/43.790618
   Ma Zhe, 2007, SPRINGER SCI BUSINES
   Macii A., 2002, Memory design techniques for low energy embedded systems
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Manjikian N., 1995, Proceedings of the 8th International Conference on Parallel and Distributed Computing Systems, P1
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Meinerzhagen P, 2010, MIDWEST SYMP CIRCUIT, P129, DOI 10.1109/MWSCAS.2010.5548579
   Meinerzhagen Pascal, 2011, IEEE T EMERGING SELE, V1, P2
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Oshima Y, 1997, IEEE CIRCUITS DEVICE, V13, P8, DOI 10.1109/101.566166
   Panda P.R., 1999, MEMORY ISSUES EMBEDD
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Panda PR, 2001, IEEE DES TEST COMPUT, V18, P56, DOI 10.1109/54.922803
   Passos NL, 1995, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, P440, DOI 10.1109/ICCD.1995.528905
   RTL Cadence, 2014, COMP US MAN
   Schmit H, 1997, IEEE T VLSI SYST, V5, P101, DOI 10.1109/92.555990
   Sharma N, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2747875
   Sharma N, 2013, INT CONF ACOUST SPEE, P2610, DOI 10.1109/ICASSP.2013.6638128
   Simunic T., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P867, DOI 10.1109/DAC.1999.782199
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Sung I., 2012, Innovative Parallel Computing, P1, DOI DOI 10.1109/INPAR.2012.6339606
   Wang K., 2003, SYNOPSYS PRIME POWER
NR 46
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 59
DI 10.1145/2894754
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700020
DA 2024-07-18
ER

PT J
AU Cotard, S
   Queudet, A
   Béchennec, JL
   Faucou, S
   Trinquet, Y
AF Cotard, Sylvain
   Queudet, Audrey
   Bechennec, Jean-Luc
   Faucou, Sebastien
   Trinquet, Yvon
TI STM-HRT: A Robust and Wait-Free STM for Hard Real-Time Multicore
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Concurrency Control; Process Synchronization; Deadlocks; Hard real time;
   embedded systems; nonblocking synchronization; software transactional
   memory
AB This article introduces STM-HRT, a nonblocking wait-free software transactional memory (STM) for hard real-time (HRT) multicore embedded systems. Resource access control in HRT systems is usually implemented with lock-based synchronization. However, these mechanisms may lead to deadlocks or starvations and do not scale well with the number of cores. Most existing nonblocking STM are not suitable for HRT systems, because it is not possible to find an upper bound of the execution time for each task. In this article, we show how STM-HRT can be a robust solution for resource sharing in HRT multicore systems. We provide a detailed description of STM-HRT architecture. We propose a set of arguments to establish the functional correctness of its concurrency control protocol. Finally, as part of a real-time analysis, we derive upper bounds on the computations required to access shared data under STM-HRT.
C1 [Cotard, Sylvain] Renault SAS, IRCCyN, UMR 6597, Boulogne, France.
   [Queudet, Audrey; Faucou, Sebastien; Trinquet, Yvon] Univ Nantes, IRCCyN, UMR 6597, F-44035 Nantes, France.
   [Bechennec, Jean-Luc] CNRS, IRCCyN, UMR 6597, F-75700 Paris, France.
C3 Renault SA; Nantes Universite; Ecole Centrale de Nantes; Centre National
   de la Recherche Scientifique (CNRS)
RP Cotard, S (corresponding author), IRCCyN, 1 Rue Noe,BP 92101, F-44321 Nantes 3, France.
EM sylvain.cotard@irccyn.ec-nantes.fr; audrey.queudet@irccyn.ec-nantes.fr;
   jean-luc.bechennec@irccyn.ec-nantes.fr;
   sebastien.faucou@irccyn.ec-nantes.fr; yvon.trinquet@irccyn.ec-nantes.fr
OI Bechennec, Jean-Luc/0000-0002-3763-8417; Faucou,
   Sebastien/0000-0002-1514-3579
CR Anderson J. H., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P184, DOI 10.1145/224964.224985
   Anderson JH, 1999, IEEE T PARALL DISTR, V10, P1317, DOI 10.1109/71.819952
   [Anonymous], 1983, TECHNICAL REPORT
   [Anonymous], 2004, Technical Report
   AUTOSAR, 2015, AUTOSAR GBR TECHN OV
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Béchennec JL, 2006, IEEE INT C EMERG, P641
   Benveniste A., 2007, P INT C EMB SOFTW EM, P301
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Bobba J, 2007, CONF PROC INT SYMP C, P81, DOI 10.1145/1273440.1250674
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chen JY, 1997, TECHNICAL REPORT
   Cho H, 2007, IEEE T COMPUT, V56, P373, DOI 10.1109/TC.2007.51
   ESWARAN KP, 1976, COMMUN ACM, V19, P624, DOI 10.1145/360363.360369
   Fatourou P., 2013, P 1 EUR TM SCH TRANS
   Forget Julien, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P301, DOI 10.1109/RTAS.2010.26
   HAERDER T, 1983, COMPUT SURV, V15, P287, DOI 10.1145/289.291
   Haibo Zeng, 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P140, DOI 10.1109/SIES.2011.5953656
   Harris T, 2003, ACM SIGPLAN NOTICES, V38, P388, DOI 10.1145/949343.949340
   Harris T., 2010, T MEMORY
   HERLIHY M, 1993, ACM T PROGR LANG SYS, V15, P745, DOI 10.1145/161468.161469
   HERLIHY M, 1991, ACM T PROGR LANG SYS, V13, P124, DOI 10.1145/114005.102808
   Herlihy M, 2003, P 22 ANN S PRINCIPLE, P92
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Rajkumar R., 1991, SYNCHRONIZATION REAL
   Sarni T., 2009, P 17 IEEE INT C REAL
   Sarni T, 2009, IEEE INT CONF EMBED, P477, DOI 10.1109/RTCSA.2009.57
   Scherer III W. N., 2004, P PRINC DISTR COMP W
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   Shriraman A, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P136, DOI 10.1145/1542275.1542299
   Song O, 2003, CONTROL ENG PRACT, V11, P601, DOI 10.1016/S0967-0661(02)00151-X
NR 34
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 66
DI 10.1145/2786979
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600006
DA 2024-07-18
ER

PT J
AU Segarra, J
   Rodríguez, C
   Gran, R
   Aparicio, LC
   Viñals, V
AF Segarra, Juan
   Rodriguez, Clemente
   Gran, Ruben
   Aparicio, Luis C.
   Vinals, Victor
TI ACDC: Small, Predictable and High-Performance Data Cache
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Worst-case analysis
ID INSTRUCTION CACHE; LOCKING; PATH
AB In multitasking real-time systems, the worst-case execution time (WCET) of each task and also the effects of interferences between tasks in the worst-case scenario need to be calculated. This is especially complex in the presence of data caches. In this article, we propose a small instruction-driven data cache (256 bytes) that effectively exploits locality. It works by preselecting a subset of memory instructions that will have data cache replacement permission. Selection of such instructions is based on data reuse theory. Since each selected memory instruction replaces its own data cache line, it prevents pollution and performance in tasks becomes independent of the size of the associated data structures. We have modeled several memory configurations using the Lock-MS WCET analysis method. Our results show that, on average, our data cache effectively services 88% of program data of the tested benchmarks. Such results double the worst-case performance of our tested multitasking experiments. In addition, in the worst case, they reach between 75% and 89% of the ideal case of always hitting in instruction and data caches. As well, we show that using partitioning on our proposed hardware only provides marginal benefits in worst-case performance, so using partitioning is discouraged. Finally, we study the viability of our proposal in the MiBench application suite by characterizing its data reuse, achieving hit ratios beyond 90% in most programs.
C1 [Segarra, Juan; Gran, Ruben; Aparicio, Luis C.; Vinals, Victor] Univ Zaragoza, Edificio Ada Byron, Zaragoza 50018, Spain.
   [Rodriguez, Clemente] Univ Basque Country, Donostia San Sebastian 20018, Spain.
C3 University of Zaragoza; University of Basque Country
RP Segarra, J (corresponding author), Univ Zaragoza, Edificio Ada Byron, Edificio Ada Byron,C Maria de Luna 1, Zaragoza 50018, Spain.
EM jsegarra@unizar.es; acprolac@ehu.es; rgran@unizar.es; luisapa@unizar.es;
   victor@unizar.es
RI Segarra, Juan/HKN-2150-2023; Gran, Rubén/F-5669-2016; Vinals Yufera,
   Victor/F-6451-2016
OI Gran Tejero, Ruben/0000-0002-4031-5651; Segarra,
   Juan/0000-0003-1550-735X; Vinals Yufera, Victor/0000-0002-5976-1352
FU Spanish government [TIN2007-60625, TIN2010-21291-C02-01, CSD2007-00050];
   European ERDF [TIN2007-60625, TIN2010-21291-C02-01]; gaZ: T48 Research
   Group (Aragon government); gaZ: T48 Research Group (European ESF);
   HiPEAC-2 NoE [European FP7/ICT 217068]
FX This work was supported in part by grants TIN2007-60625 and
   TIN2010-21291-C02-01 (Spanish government and European ERDF), gaZ: T48
   Research Group (Aragon government and European ESF), Consolider
   CSD2007-00050 (Spanish government), and HiPEAC-2 NoE (European FP7/ICT
   217068).
CR Altmeyer S, 2010, ACM SIGPLAN NOTICES, V45, P153, DOI 10.1145/1755951.1755911
   [Anonymous], SNU RT BENCHM SUIT W
   [Anonymous], COMPUTATION STRUCTUR
   [Anonymous], P IEEE REAL TIM EMB
   [Anonymous], P INT C SUP
   [Anonymous], MICROPROCESSOR REPOR
   [Anonymous], P INT C COMP ARCH SY
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], P 27 IFAC IFIP IEEE
   [Anonymous], TECHNICAL REPORT
   Aparicio LC, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P393, DOI 10.1109/RTCSA.2008.10
   Aparicio LC, 2011, J SYST ARCHITECT, V57, P695, DOI 10.1016/j.sysarc.2010.08.008
   Aparicio LC, 2010, IEEE INT CONF EMBED, P319, DOI 10.1109/RTCSA.2010.8
   Geiger MJ, 2005, LECT NOTES COMPUT SC, V3793, P102, DOI 10.1007/11587514_8
   Ghosh S, 1999, ACM T PROGR LANG SYS, V21, P703, DOI 10.1145/325478.325479
   Gonzalez-Alberquilla R, 2010, J SYST ARCHITECT, V56, P685, DOI 10.1016/j.sysarc.2010.10.002
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Lundqvist T, 1999, REAL-TIME SYST, V17, P183, DOI 10.1023/A:1008138407139
   Marti Campoy A., 2003, CAN C EL COMP ENG
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Puaut I., 2007, P DESIGN AUTOMATION, P1
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Reddy R., 2007, Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), P198
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Suhendra V, 2008, DES AUT CON, P300
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Tyson G., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P93, DOI 10.1109/MICRO.1995.476816
   Uh GR, 1999, ACM SIGPLAN NOTICES, V34, P10, DOI 10.1145/315253.314419
   Vera X, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P154, DOI 10.1109/REAL.2003.1253263
   White RT, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P192, DOI 10.1109/RTTAS.1997.601358
   Whitham Jack, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P205, DOI 10.1109/RTAS.2010.21
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
   Xue JL, 2004, IEEE T COMPUT, V53, P547, DOI 10.1109/TC.2004.1275296
NR 35
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 38
DI 10.1145/2677093
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800019
DA 2024-07-18
ER

PT J
AU Munir, A
   Antoon, J
   Gordon-Ross, A
AF Munir, Arslan
   Antoon, Joseph
   Gordon-Ross, Ann
TI Modeling and Analysis of Fault Detection and Fault Tolerance in Wireless
   Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Design; Performance; Fault-tolerance; fault detection;
   reliability; Markov modeling; wireless sensor networks
ID DATA AGGREGATION; DIAGNOSIS; DESIGN
AB Technological advancements in communications and embedded systems have led to the proliferation of Wireless Sensor Networks (WSNs) in a wide variety of application domains. These application domains include but are not limited to mission-critical (e. g., security, defense, space, satellite) or safety-related (e. g., health care, active volcano monitoring) systems. One commonality across all WSN application domains is the need to meet application requirements (e. g., lifetime, reliability). Many application domains require that sensor nodes be deployed in harsh environments, such as on the ocean floor or in an active volcano, making these nodes more prone to failures. Sensor node failures can be catastrophic for critical or safety-related systems. This article models and analyzes fault detection and fault tolerance in WSNs. To determine the effectiveness and accuracy of fault detection algorithms, we simulate these algorithms using ns-2. We investigate the synergy between fault detection and fault tolerance and use the fault detection algorithms' accuracies in our modeling of Fault-Tolerant (FT) WSNs. We develop Markov models for characterizing-WSN reliability and Mean Time to Failure (MTTF) to facilitate WSN application-specific design. Results obtained from our FT modeling reveal that an FT WSN composed of duplex sensor nodes can result in as high as a 100% MTTF increase and approximately a 350% improvement in reliability over a Non-Fault-Tolerant (NFT) WSN. The article also highlights future research directions for the design and deployment of reliable and trustworthy WSNs.
C1 [Munir, Arslan] Univ Nevada, 1664 N Virginia St,MS-171, Reno, NV 89557 USA.
   [Gordon-Ross, Ann] Univ Florida, Gainesville, FL 32611 USA.
C3 Nevada System of Higher Education (NSHE); University of Nevada Reno;
   State University System of Florida; University of Florida
RP Munir, A (corresponding author), Univ Nevada, 1664 N Virginia St,MS-171, Reno, NV 89557 USA.
EM arslan@unr.edu; joe.antoon@ufl.edu; ann@ece.ufl.edu
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0953447] Funding Source: National Science Foundation
FX This work was supported by the Natural Sciences and Engineering Research
   Council of Canada (NSERC). Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of the NSERC.
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   Alwan Hind, 2009, P IEEE SENSORCOMM
   [Anonymous], 2014, The network simulator - ns2
   [Anonymous], 2014, NS SIM
   AVIZIENIS A, 1986, P IEEE, V74, P629, DOI 10.1109/PROC.1986.13527
   AVIZIENIS A, 1985, IEEE T SOFTWARE ENG, V11, P1491, DOI 10.1109/TSE.1985.231893
   Baldi Marco, 2009, IEEE WISES
   Bhargava Arpita, 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks (CICN), P111, DOI 10.1109/CICN.2013.34
   Bredin JL, 2010, IEEE ACM T NETWORK, V18, P216, DOI 10.1109/TNET.2009.2024941
   Cai Wenyu, 2006, P IEEE WICOM
   CHEN J, 2006, ACM DIWANS
   Chiang M., 2004, P IEEE ITC
   Clouqueur T, 2004, IEEE T COMPUT, V53, P320, DOI 10.1109/TC.2004.1261838
   Ding M., 2005, P IEEE INFOCOM
   Du XJ, 2008, IEEE WIREL COMMUN, V15, P60, DOI 10.1109/MWC.2008.4599222
   Ganeriwal S., 2003, P 1 INT C EMB NETW S, P138, DOI [10.1145/958491.958508, DOI 10.1145/958491.958508]
   Gao Jian-Liang, 2007, Journal of Software, V18, P1208, DOI 10.1360/jos181208
   Han XF, 2010, IEEE T MOBILE COMPUT, V9, P643, DOI 10.1109/TMC.2009.161
   HOPKINS AL, 1978, P IEEE, V66, P1221, DOI 10.1109/PROC.1978.11113
   Jiang Mingxing, 2009, P IEEE INT C PERV CO
   Jiang P, 2009, SENSORS-BASEL, V9, P1282, DOI 10.3390/s90201282
   Johnson N., 1994, Continuous Univariate Distributions
   Jung Deokwoo, 2007, P ACM 4 EUR C WIR SE
   Kannan R, 2004, IEEE J SEL AREA COMM, V22, P1141, DOI 10.1109/JSAC.2004.830937
   Khilar P., 2007, P IEEE ICIT
   Koren Israel, 2007, Fault-Tolerant Systems
   KOUSHANFAR F, 2002, P IEEE SENSORS
   Krasniewski M, 2005, I C DEPEND SYS NETWO, P672, DOI 10.1109/DSN.2005.92
   Krishnamachari B, 2004, IEEE T COMPUT, V53, P241, DOI 10.1109/TC.2004.1261832
   Lee MH, 2008, COMPUT COMMUN, V31, P3469, DOI 10.1016/j.comcom.2008.06.014
   Lo C, 2013, IEEE SENS J, V13, P2009, DOI 10.1109/JSEN.2013.2244881
   Mahapatro A, 2013, IEEE COMMUN SURV TUT, V15, P2000, DOI 10.1109/SURV.2013.030713.00062
   Mainwaring A., 2002, P ACM WSNA ATL GEORG
   Miao X, 2013, IEEE T WIREL COMMUN, V12, P6067, DOI 10.1109/TWC.2013.110813.121812
   Moustapha Azzam, 2007, P IEEE ICNSC
   Mukhopadhyay S, 2009, IEEE T MOBILE COMPUT, V8, P528, DOI 10.1109/TMC.2008.131
   Munir A., 2010, Sustainable Wireless Sensor Networks
   Munir A., 2009, P IEEE ACM CODES ISS
   Munir A, 2014, IEEE T PARALL DISTR, V25, P1553, DOI 10.1109/TPDS.2013.219
   Munir A, 2011, IEEE IC COMP COM NET
   NASA, 2011, NASA KENN SPAC CTR N
   Nguyen Hoang, 2011, P IEEE INT C PERV CO
   Ni K, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1525856.1525863
   NIST, 2011, ENG STAT HDB EXP DIS
   Sahner R., 1996, PERFORMANCE RELIABIL
   Salem O, 2013, IEEE ICC, P4373, DOI 10.1109/ICC.2013.6655254
   Sen Arunabha, 2006, P IEEE INFOCOM
   Sha KW, 2005, SENSOR LETT, V3, P126, DOI 10.1166/sl.2005.017
   Sharma Abhishek, 2007, P IEEE SECON
   SHARPE, 2014, SHARPE TOOL INT GUI
   Sichitiu M L, 2003, P IEEE WIR COMM NETW
   SKLAROFF JR, 1976, IBM J RES DEV, V20, P20, DOI 10.1147/rd.201.0020
   Somani AK, 1997, COMPUTER, V30, P45, DOI 10.1109/MC.1997.585153
   Souza Luciana, 2007, P IEEE SENSORCOMM
   Sun B, 2007, IEEE WIREL COMMUN, V14, P56, DOI 10.1109/MWC.2007.4396943
   Sun Y, 2012, IEEE T DEPEND SECURE, V9, P785, DOI 10.1109/TDSC.2012.68
   Vasar C, 2009, INT C INTELL COMP CO, P323, DOI 10.1109/ICCP.2009.5284742
   WENSLEY JH, 1978, P IEEE, V66, P1240, DOI 10.1109/PROC.1978.11114
   Werner-Allen G, 2006, IEEE INTERNET COMPUT, V10, P18, DOI 10.1109/MIC.2006.26
   Winkler M., 2008, Journal of Telecommunications and Information Technology, P37
   Wu J., 2007, P 24 WORKSH COMB MAT
   Xing Liudong, 2006, P IEEE ACM RAMS
   Yifan K., 2008, P IEEE ICESS
   Zhang W., 2007, P IEEE INFOCOM
   Zhu Jin, 2003, P IEEE WCNC
NR 65
TC 43
Z9 45
U1 3
U2 66
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 3
DI 10.1145/2680538
PG 43
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200003
DA 2024-07-18
ER

PT J
AU Dua, A
   Bulusu, N
   Feng, WC
   Hu, W
AF Dua, Akshay
   Bulusu, Nirupama
   Feng, Wu-Chang
   Hu, Wen
TI Combating Software and Sybil Attacks to Data Integrity in Crowd-Sourced
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Performance;
   Reliability; Trust; security; mobile computing; embedded systems;
   crowd-sourced sensing; critical systems; data integrity
AB Crowd-sourced mobile embedded systems allow people to contribute sensor data, for critical applications, including transportation, emergency response and eHealth. Data integrity becomes imperative as malicious participants can launch software and Sybil attacks modifying the sensing platform and data. To address these attacks, we develop (1) a Trusted Sensing Peripheral (TSP) enabling collection of high-integrity raw or aggregated data, and participation in applications requiring additional modalities; and (2) a Secure Tasking and Aggregation Protocol (STAP) enabling aggregation of TSP trusted readings by untrusted intermediaries, while efficiently detecting fabricators. Evaluations demonstrate that TSP and STAP are practical and energy-efficient.
C1 [Dua, Akshay; Bulusu, Nirupama; Feng, Wu-Chang] Portland State Univ, Dept Comp Sci, Portland, OR 97201 USA.
   [Hu, Wen] CSIRO, Pullenvale, Qld 4069, Australia.
C3 Portland State University; Commonwealth Scientific & Industrial Research
   Organisation (CSIRO)
RP Bulusu, N (corresponding author), Portland State Univ, Dept Comp Sci, 1900 SW 4th Ave,Suite 120, Portland, OR 97201 USA.
EM akshay@cs.pdx.edu; nbulusu@cs.pdx.edu; wuchang@cs.pdx.edu;
   wen.hu@csiro.au
RI Hu, Wen/B-5784-2011
OI Hu, Wen/0000-0002-4076-1811
FU National Science Foundation under NSF CAREER award [0747442]; Division
   Of Computer and Network Systems; Direct For Computer & Info Scie &
   Enginr [0747442] Funding Source: National Science Foundation
FX This research was supported by the National Science Foundation under NSF
   CAREER award 0747442. A preliminary version of this article appeared in
   the Usenix Workshop on Hot Topics in Security (HotSec' 09) [Dua et al.
   2009]. This article features significant new measurements on the trusted
   sensing peripheral, and new contributions on the design and evaluation
   of a secure and trusted data aggregation protocol, as well as extending
   the trusted sensing peripheral to legacy mobile devices.
CR An B, 2013, INTERFACES, V43, P400, DOI 10.1287/inte.2013.0700
   [Anonymous], PLATF RES ATT MIT SP
   [Anonymous], P ACM SENS WORKSH WO
   [Anonymous], SMARTPHONE WEATHER A
   [Anonymous], TRUSTED COMPUTING FR
   [Anonymous], P 20 ANN JOINT C IEE
   [Anonymous], FREE GPS NAV TURN TU
   [Anonymous], PARTICIPATORY URBANI
   [Anonymous], 2012, Guide to Bluetooth Security: Recommendations of the National Institute of Standards and Technology (Special Publication 800-121 Revision 1)
   [Anonymous], INT TRUST EX TECHN
   [Anonymous], P IPTPS WORKSH
   [Anonymous], 2009, SYMPOSIUM
   [Anonymous], 2008, P 9 WORKSH MOB COMP
   [Anonymous], PALLADIUM TCPA
   [Anonymous], P 4 USENIX WORKSH HO
   [Anonymous], COR VERS 3 0 HS
   [Anonymous], ATM TRUST PLATF MOD
   [Anonymous], OP OP SOURC TOOLK SS
   [Anonymous], TRUST PLATF MOD TPM
   [Anonymous], 2003, SenSys'03: Proceedings of the 1st international conference on Embedded networked sensor systems, pag, DOI [10.1145/958491.958521, DOI 10.1145/958491.958521]
   [Anonymous], AB TCG
   [Anonymous], SVM AMDS VIRT TECHN
   [Anonymous], P 13 C USENIX SEC S
   Chan T. H., 2011, NDSS, P1
   CHAUM D, 1988, LECT NOTES COMPUT SC, V293, P87
   Denantes P., 2008, Proceedings of the 27th Conference on Computer Communications, P986
   Eisenman SB, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P87
   Francillon A, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P15
   Ganeriwal S, 2008, ACM T SENSOR NETWORK, V4, DOI 10.1145/1362542.1362546
   Garfinkel T., 2003, ACM SIGOPS OPERATING, V37, P206
   Gilbert Peter., 2011, Proceedings of the 9th ACM Conference on Embedded Networked Sensor Systems, P176, DOI DOI 10.1145/2070942.2070961
   Hu W, 2009, LECT NOTES COMPUT SC, V5432, P296
   Hull B., 2006, SENSYS, DOI DOI 10.1145/1182807.1182821
   Kapadia A, 2008, LECT NOTES COMPUT SC, V5013, P280, DOI 10.1007/978-3-540-79576-6_17
   Korzhyk D, 2011, J ARTIF INTELL RES, V41, P297, DOI 10.1613/jair.3269
   Lathia N, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P183
   McCune JM, 2008, EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, P315, DOI 10.1145/1357010.1352625
   Nath Suman., 2006, SENSYS 06, P373
   Rastogi V., 2010, P ACM SIGMOD INT C M, P735, DOI DOI 10.1145/1807167.1807247
   Reddy S., 2007, P 4 WORKSHOP EMBEDDE, P13
   Sailer R, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P223
   Seshadri A, 2004, P IEEE S SECUR PRIV, P272
   Seshadri A, 2007, ADV INFORM SECUR, P253
   Sharma A, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P213
   Sikka P, 2007, PROCEEDINGS OF THE 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS AND INFORMATION PROCESSING, P709
   Stajano F, 2000, LECT NOTES COMPUT SC, V1796, P172
   Zhu S, 2004, P IEEE S SECUR PRIV, P259
NR 47
TC 5
Z9 7
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 154
DI 10.1145/2629338
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300010
DA 2024-07-18
ER

PT J
AU Chattopadhyay, S
   Chong, LK
   Roychoudhury, A
   Kelter, T
   Marwedel, P
   Falk, H
AF Chattopadhyay, Sudipta
   Chong, Lee Kee
   Roychoudhury, Abhik
   Kelter, Timon
   Marwedel, Peter
   Falk, Heiko
TI A Unified WCET Analysis Framework for Multicore Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Verification; WCET; shared cache; shared bus;
   multicore
AB With the advent of multicore architectures, worst-case execution time (WCET) analysis has become an increasingly difficult problem. In this article, we propose a unified WCET analysis framework for multicore processors featuring both shared cache and shared bus. Compared to other previous works, our work differs by modeling the interaction of shared cache and shared bus with other basic microarchitectural components (e.g., pipeline and branch predictor). In addition, our framework does not assume a timing anomaly free multicore architecture for computing the WCET. A detailed experiment methodology suggests that we can obtain reasonably tight WCET estimates in a wide range of benchmark programs.
C1 [Chattopadhyay, Sudipta; Chong, Lee Kee; Roychoudhury, Abhik] Natl Univ Singapore, Singapore 119077, Singapore.
   [Kelter, Timon; Marwedel, Peter] Tech Univ Dortmund, D-44221 Dortmund, Germany.
   [Falk, Heiko] Univ Ulm, D-89081 Ulm, Germany.
C3 National University of Singapore; Dortmund University of Technology; Ulm
   University
RP Chattopadhyay, S (corresponding author), Linkoping Univ, SE-58183 Linkoping, Sweden.
EM sudipta.chattopadhyay@liu.se; cleekee@comp.nus.edu.sg;
   abhik@comp.nus.edu.sg; timon.kelter@tu-dortmund.de;
   peter.marwedel@tu-dortmund.de; Falk@uni-ulm.de
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391; ROYCHOUDHURY,
   Abhik/0000-0002-7127-1137
FU A*STAR public sector funding project from Singapore [1121202007,
   R252-000-476-305]; ArtistDesign Network of Excellence (the European
   Community) [216008]; Deutsche Forschungsgemeinschaft (DFG) [FA 1017/1-1]
FX This work was partially funded by A*STAR public sector funding project
   1121202007 (R252-000-476-305) from Singapore, by the ArtistDesign
   Network of Excellence (the European Community's 7th Framework Program
   FP7/2007-2013 under grant agreement no 216008), and by Deutsche
   Forschungsgemeinschaft (DFG) under grant FA 1017/1-1.
CR [Anonymous], P IEEE REAL TIM SYST
   [Anonymous], INT C REAL TIM NETW
   [Anonymous], 2009, IEEE T CAD INTEG CIR
   [Anonymous], IEEE COMPUTER
   Balakrishnan G, 2004, LECT NOTES COMPUT SC, V2985, P5
   Berg C., 2006, P INT WORKSH WORST C
   Chattopadhyay S., 2010, P INT WORKSH SOFTW C
   Chattopadhyay S., 2011, P IEEE REAL TIM SYST
   Chattopadhyay S., 2011, CHRONOS MULTICORES W
   Chattopadhyay S., 2009, P IEEE REAL TIM SYST
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Grund D., 2010, P EUR C REAL TIM SYS
   Grund D., 2010, P INT WORKSH WORST C
   Grund D., 2009, P STAT AN S
   Grund D., 2011, J SYST ARCHIT EMBED, V57, P6
   Gustafsson J., 2010, P INT WORKSH WORST C, P1
   Hardy D., 2011, J SYST ARCHIT EMBED, V57, P7
   Hardy D., 2009, P IEEE REAL TIM SYST
   Huynh B. K., 2011, P IEEE REAL TIM EMB
   Kelter T., 2011, P EUR C REAL TIM SYS
   Li X., 2006, REAL-TIME SYST, V34, P3, DOI DOI 10.1007/S11241-006-9205-5
   Li X., 2007, SCI COMPUT PROG
   Li XF, 2005, REAL-TIME SYST, V29, P27, DOI 10.1023/B:TIME.0000048933.15922.f9
   Li Y., 2009, P IEEE REAL TIM SYST
   Li Y-T.S., 1999, ACM T DES AUTOMAT EL, V4, P3
   Lundqvist T., 1999, P IEEE REAL TIM SYST
   Lv M., 2010, P IEEE REAL TIM SYST
   Paolieri M., 2009, P INT S COMP ARCH
   Pellizzoni R., 2011, P IEEE REAL TIM EMB
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Rochange C, 2009, LECT NOTES COMPUT SC, V5470, P222, DOI 10.1007/978-3-642-00904-4_12
   Sen Rathijit., 2007, Proceedings of the 7th ACM IEEE international conference on Embedded software, P203
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Yan J., 2008, P IEEE REAL TIM EMB
   Zahran M., 2007, INT J COMPUTERS THEI, V14, P99
NR 35
TC 13
Z9 15
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 124
DI 10.1145/2584654
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hujsa, T
   Delosme, JM
   Munier-Kordon, A
AF Hujsa, Thomas
   Delosme, Jean-Marc
   Munier-Kordon, Alix
TI Polynomial Sufficient Conditions of Well-Behavedness and Home Markings
   in Subclasses of Weighted Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Balancing; boundedness; choice-free;
   event graph; fork-attribution; home marking; join-free; liveness;
   polynomial sufficient condition; reversible; S-system; state machine;
   synchronous dataflow; token-conservative; transformation; T-system;
   weighted Petri net; well-behavedness; well-formedness
ID LIVENESS; MODEL
AB Join-Free Petri nets, whose transitions have at most one input place, model systems without synchronizations, while Choice-Free Petri nets, whose places have at most one output transition, model systems without conflicts. These classes respectively encompass the state machines (S-systems) and the marked graphs (T-systems).
   Whereas a structurally bounded and structurally live Petri net is said to be "well-formed", a bounded and live Petri net is said to be "well-behaved". Necessary and sufficient conditions for the well-formedness of Join-Free and Choice-Free nets have been known for some time, yet the behavioral properties of these classes are still not well understood. In particular polynomial sufficient conditions for liveness, that is, polynomial in time and with a polynomial initial number of tokens, have not been found until now. Besides, home markings, which can be reached from every reachable marking thus allowing for the construction of systems that can return to their initial data distribution, are not well apprehended either for these subclasses.
   We extend results on weighted T-systems to the class of weighted Petri nets and present transformations which preserve the language of the system and reduce the initial marking. We introduce a notion of balancing that makes possible the transformation of conservative systems into so-called "token-conservative" systems, whose number of tokens is invariant, while retaining the feasible transition sequences. This transformation is pertinent for all well-formed Petri nets and leads to polynomial sufficient conditions of liveness for well-formed Join-Free and Choice-Free nets. Finally, we also provide polynomial live and home markings for Fork-Attribution systems.
C1 [Hujsa, Thomas; Munier-Kordon, Alix] LIP6, Paris, France.
C3 Sorbonne Universite
RP Hujsa, T (corresponding author), Univ Paris 06, Sorbonne Univ, UMR 7606, LIP6, F-75005 Paris, France.
EM hujsa.thomas@gmail.com
OI Hujsa, Thomas/0000-0001-5226-8752
FU Digiteo
FX This work is supported by Digiteo.
CR Alimonti P, 2011, THEOR COMPUT SCI, V412, P320, DOI 10.1016/j.tcs.2010.09.030
   Amer-Yahia C, 1999, IEEE T SYST MAN CY A, V29, P164, DOI 10.1109/3468.747851
   Amer-Yahia Cherif, 1999, J FRANKLIN I
   [Anonymous], LINEAR ALGEBRA NET T
   [Anonymous], 1995, CAMBRIDGE TRACTS THE
   BARKAOUI K, 1992, LECT NOTES COMPUT SC, V616, P62
   Barkaoui K., 1996, Application and Theory of Petri Nets 1996. 17th International Conference. Proceedings, P57
   Chao DY, 2001, COMPUT J, V44, P124, DOI 10.1093/comjnl/44.2.124
   Delosme JM, 2013, INT CONF APPL CONCUR, P90, DOI 10.1109/ACSD.2013.12
   ENGELS M, 1994, CONF REC ASILOMAR C, P503, DOI 10.1109/ACSSC.1994.471504
   Esparza J., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P374
   Esparza J., 1997, Fundamenta Informaticae, V31, P13
   Frommer A, 2000, J COMPUT APPL MATH, V123, P201, DOI 10.1016/S0377-0427(00)00409-X
   Jiao L, 2004, THEOR COMPUT SCI, V311, P165, DOI 10.1016/S0304-3975(03)00359-1
   Jones N. D., 1977, Theoretical Computer Science, V4, P277, DOI 10.1016/0304-3975(77)90014-7
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Marchetti O, 2009, EUR J OPER RES, V197, P532, DOI 10.1016/j.ejor.2008.07.037
   Mayr R, 2000, INFORM COMPUT, V156, P264, DOI 10.1006/inco.1999.2826
   Megiddo N., 1987, Advances in economic theory, P225, DOI DOI 10.1017/CCOL0521340446.006
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Recalde L, 1998, IEEE T ROBOTIC AUTOM, V14, P267, DOI 10.1109/70.681245
   Recalde L, 1995, WORK COMP, P279
   Sifakis J., 1978, Mathematical Foundations of Computer Science 1978, P474
   Silva M., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P309
   TERUEL E, 1992, LECT NOTES COMPUT SC, V616, P348
   Teruel E., 1993, Applications and Theory of Petri Nets 1993. 14th International Conference Proceedings, P415
   Teruel E, 1996, THEOR COMPUT SCI, V153, P271, DOI 10.1016/0304-3975(95)00124-7
   Teruel E, 1997, IEEE T SYST MAN CY A, V27, P73, DOI 10.1109/3468.553226
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
NR 29
TC 4
Z9 4
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 141
DI 10.1145/2627349
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100024
DA 2024-07-18
ER

PT J
AU Nirjon, S
   Nicoara, A
   Hsu, CH
   Singh, JP
   Stankovic, JA
AF Nirjon, Shahriar
   Nicoara, Angela
   Hsu, Cheng-Hsin
   Singh, Jatinder Pal
   Stankovic, John A.
TI MultiNets: A System for Real-Time Switching between Multiple Network
   Interfaces on Mobile Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; WiFi; 3G; energy; offload;
   multiple interfaces
AB MultiNets is a system supporting seamless switch-over between wireless interfaces on mobile devices in real-time. MultiNets is configurable to run in three different modes: (i) Energy Saving mode-for choosing the interface that saves the most energy based on the condition of the device, (ii) Offload mode-for offloading data traffic from the cellular to WiFi network, and (iii) Performance mode-for selecting the network for the fastest data connectivity. MultiNets also provides a powerful API that gives the application developers: (i) the choice to select a network interface to communicate with a specific server, and (ii) the ability to simultaneously transfer data over multiple network interfaces. MultiNets is modular, easily integrable, lightweight, and applicable to various mobile operating systems. We implement MultiNets on Android devices as a show case. MultiNets does not require any extra support from the network infrastructure and runs existing applications transparently.
   To evaluate MultiNets, we first collect data traces from 13 actual Android smartphone users over three months. We then use the collected traces to show that, by automatically switching to WiFi whenever it is available, MultiNets can offload on average 79.82% of the data traffic. We also illustrate that, by optimally switching between the interfaces, MultiNets can save on average 21.14 KJ of energy per day, which is equivalent to 27.4% of the daily energy usage. Using our API, we demonstrate that a video streaming application achieves 43-271% higher streaming rate when concurrently using WiFi and 3G interfaces. We deploy MultiNets in a real-world scenario and our experimental results show that depending on the user requirements, it outperforms the state-of-the-art Android system either by saving up to 33.75% energy, achieving near-optimal offloading, or achieving near-optimal throughput while substantially reducing TCP interruptions due to switching.
C1 [Nirjon, Shahriar; Stankovic, John A.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
   [Nicoara, Angela] Deutsch Telekom Innovat Labs USA, Silicon Valley Innovat Ctr, Berlin, Germany.
   [Hsu, Cheng-Hsin; Singh, Jatinder Pal] Deutsch Telekom Innovat Labs USA, Berlin, Germany.
C3 University of Virginia; Deutsche Telekom AG; Deutsche Telekom AG
RP Nirjon, S (corresponding author), Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
EM smn8z@virginia.edu
FU NSF [EECS-1035303, EECS-0901686]
FX S. Nirjon and J. A. Stankovic were funded, in part, by NSF grants
   EECS-1035303 and EECS-0901686.
CR Acharya Prashanth Aravinda Kumar, 2008, 2008 5th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks, P1, DOI 10.1109/SAHCN.2008.11
   Agilent, 2012, AG 34410A DIG MULT
   Alperovich T., 2010, P ACM 5 INT WORKSH M
   Ananthanarayanan G., 2009, P ACM 7 INT C MOB SY
   [Anonymous], CISC VIS NETW IND FO
   [Anonymous], P ACM SIGCOMM INT ME
   Apostolopoulos JG, 2004, IEEE COMMUN MAG, V42, P80, DOI 10.1109/MCOM.2004.1321395
   Armstrong T., 2006, P ACM 4 INT C MOB SY
   AT&T, 2009, AT T FAC 5000 PERC S
   Balasubramanian A., 2010, P ACM 8 INT C MOB SY
   Chalmers R., 2004, P IEEE INT C PERV CO
   Freris NM, 2013, IEEE ACM T NETWORK, V21, P469, DOI 10.1109/TNET.2012.2203608
   Higgins B., 2010, P ACM 16 INT C MOB C
   Kandula S., 2008, P USENIX S NETW SYST
   Kim K., 2011, P IEEE INT C COMP CO
   Kim S., 2003, P IEEE GLOB TEL C GL
   Lui KJR, 2000, IEEE SIGNAL PROC MAG, V17, P9, DOI 10.1109/MSP.2000.855909
   Man-Ching Yuen, 2011, Proceedings of the 2011 IEEE Third International Conference on Privacy, Security, Risk and Trust and IEEE Third International Conference on Social Computing (PASSAT/SocialCom 2011), P766, DOI 10.1109/PASSAT/SocialCom.2011.203
   Marquez J., 2008, P WCITD 08
   Nikander P., 2003, P IEEE VEH TECHN C V
   Nirjon S, 2012, IEEE REAL TIME, P251, DOI 10.1109/RTAS.2012.9
   Pahlavan K, 2000, IEEE PERS COMMUN, V7, P34, DOI 10.1109/98.839330
   Perkins CE, 1997, IEEE COMMUN MAG, V35, P84, DOI 10.1109/35.592101
   Rahmati A., 2007, P ACM 5 INT C MOB SY
   Rahmati A., 2010, P ACM 16 INT C MOB C
   Rahmati Ahmad., 2013, IEEE Transactions on Mobile Computing
   Riva O., 2008, IEEE COMPUT, V41, P77
   Rodriguez P., 2004, P ACM 2 INT C MOB SY
   Sharma P., 2004, P INT C BROADB NETW
   T-Mobile, 2009, T MOB GROWTH FOC 3G
   Thompson N., 2006, P IEEE INT C COMP CO
   Wang B, 2007, PERFORM EVALUATION, V64, P965, DOI 10.1016/j.peva.2007.06.013
   Wu X., 2007, P IEEE INT C COMM IC
   Zhu XQ, 2009, IEEE T MULTIMEDIA, V11, P752, DOI 10.1109/TMM.2009.2017641
NR 34
TC 14
Z9 14
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 121
DI 10.1145/2489788
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100004
DA 2024-07-18
ER

PT J
AU Ghasemzadeh, H
   Jafari, R
AF Ghasemzadeh, Hassan
   Jafari, Roozbeh
TI Ultra Low-Power Signal Processing in Wearable Monitoring Systems: A
   Tiered Screening Architecture with Optimal Bit Resolution
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Medical embedded systems; body sensor
   networks; signal processing; wearable monitoring systems; power
   optimization
ID SENSOR SYSTEM; BATTERYLESS; WIRELESS; MICROSYSTEM
AB Advances in technology have led to the development of wearable sensing, computing, and communication devices that can be woven into the physical environment of our daily lives, enabling a large variety of new applications in several domains, including wellness and health care. Despite their tremendous potential to impact our lives, wearable health monitoring systems face a number of hurdles to become a reality. The enabling processors and architectures demand a large amount of energy, requiring sizable batteries. In this article, we propose a granular decision-making architecture for physical movement monitoring applications. The module can be viewed as a tiered wake-up circuitry. This decision-making module, in combination with a low-power microcontroller, allows for significant power saving through an ultra low-power processing architecture. The significant power saving is achieved by performing a preliminary ultra low-power signal processing, and hence, keeping the microcontroller off when the incoming signal is not of interest. The preliminary signal processing is performed by a set of special-purpose functional units, also called screening blocks, that implement template matching functions. We formulate and solve an optimization problem for selecting screening blocks such that the accuracy requirements of the signal processing are accommodated while the total power is minimized. Our experimental results on real data from wearable motion sensors show that the proposed algorithm achieves 63.2% energy saving while maintaining a sensitivity of 94.3% in recognizing transitional actions.
C1 [Ghasemzadeh, Hassan] Univ Calif Los Angeles, UCLA Wireless Hlth Inst, Los Angeles, CA 90095 USA.
   [Jafari, Roozbeh] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
C3 University of California System; University of California Los Angeles;
   University of Texas System; University of Texas Dallas
RP Ghasemzadeh, H (corresponding author), Univ Calif Los Angeles, UCLA Wireless Hlth Inst, 3531A Boelter Hall, Los Angeles, CA 90095 USA.
EM hassan@cs.ucla.edu
OI Jafari, Roozbeh/0000-0002-6358-0458
CR [Anonymous], 2006, BODY SENSOR NETWORKS
   Benbasat AY, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P219
   Chaimanonart Nattapon, 2009, 15th International Conference on Solid-State Sensors, Actuators and Microsystems. Transducers 2009, P1473, DOI 10.1109/SENSOR.2009.5285822
   Chao L, 2007, IEEE INT SYMP CIRC S, P1349
   CONG P., 2009, P IEEE INT SOL STAT
   Cong P, 2010, IEEE SENS J, V10, P243, DOI 10.1109/JSEN.2009.2030982
   Cong P, 2009, IEEE J SOLID-ST CIRC, V44, P3631, DOI 10.1109/JSSC.2009.2035551
   Cuddihy Paul, 2007, 1 ACM SIGMOBILE INT, P89
   Douseki T, 2004, 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, P1242
   Douseki T, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P163, DOI 10.1109/CICC.2003.1249383
   Duda R., 1973, Pattern Classification and Scene Analysis
   Ghasemzadeh H, 2008, IEEE INT CONF MOB, P48
   Ghasemzadeh H, 2009, IEEE J SEL AREA COMM, V27, P58, DOI 10.1109/JSAC.2009.090107
   Goldberg DH, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P134
   Hagler S, 2010, IEEE T BIO-MED ENG, V57, P813, DOI 10.1109/TBME.2009.2036732
   Huynh T., 2005, P 2005 JOINT C SMART, P159
   Jevtic S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P350, DOI 10.1109/IPSN.2007.4379695
   Lester J, 2006, LECT NOTES COMPUT SC, V3968, P1
   Liew WS, 2009, IEEE CUST INTEGR CIR, P507, DOI 10.1109/CICC.2009.5280795
   Malinowski M, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P145
   Mandal S, 2010, IEEE PERVAS COMPUT, V9, P71, DOI 10.1109/MPRV.2010.1
   MITCHELL S, 1995, NEUROSCI LETT, V197, P133, DOI 10.1016/0304-3940(95)11924-L
   Moore Edward F., 1959, P INT S SWITCH THEOR, P285
   Morris SJ, 2002, P ANN INT IEEE EMBS, P2468, DOI 10.1109/IEMBS.2002.1053379
   Mysore P., 2005, AAAI, V5, P1541
   Najafi N, 2004, BIOMED MICRODEVICES, V6, P61, DOI 10.1023/B:BMMD.0000013367.30870.4e
   NELSON RC, 1991, INT J COMPUT VISION, V7, P33, DOI 10.1007/BF00130488
   Ohayon MM, 2002, J PSYCHOSOM RES, V53, P547, DOI 10.1016/S0022-3999(02)00443-9
   Parramon J, 1997, P ANN INT IEEE EMBS, V19, P2225, DOI 10.1109/IEMBS.1997.758801
   Patel S, 2007, P ANN INT IEEE EMBS, P6291
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Rumberg B, 2010, PROCEEDINGS OF THE 9TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P129, DOI 10.1145/1791212.1791229
   Sarpeshkar R., 2006, BSN 2006. International Workshop on Wearable and Implantable Body Sensor Networks
   Sasaki S., 2006, SICE-ICASE, P3567
   Sen A, 2000, LECT NOTES COMPUT SC, V1815, P859
   Shoeb A, 2009, IEEE ENG MED BIO, P4202, DOI 10.1109/IEMBS.2009.5333790
   Stangel K, 2001, IEEE J SOLID-ST CIRC, V36, P1094, DOI 10.1109/4.933466
   Tavakoli M, 2010, IEEE T BIOMED CIRC S, V4, P27, DOI 10.1109/TBCAS.2009.2033035
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Viola P, 2004, INT J COMPUT VISION, V57, P137, DOI 10.1023/B:VISI.0000013087.49260.fb
   Zhang P, 2007, PATTERN RECOGN, V40, P3415, DOI 10.1016/j.patcog.2007.03.022
   Zhuo Yang, 2010, 2010 International Conference on Measuring Technology and Mechatronics Automation (ICMTMA 2010), P224, DOI 10.1109/ICMTMA.2010.419
   Zongying Ou, 2005, Advances in Biometrics. International Conference, ICB 2006. Proceedings (Lecture Notes in Computer Science Vol.3832), P121
NR 43
TC 28
Z9 29
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 9
DI 10.1145/2501626.2501636
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900009
DA 2024-07-18
ER

PT J
AU Lee, K
   Dutt, N
   Venkatasubramanian, N
AF Lee, Kyoungwoo
   Dutt, Nikil
   Venkatasubramanian, Nalini
TI EAVE: Error-Aware Video Encoding Supporting Extended Energy/QoS
   Trade-offs for Mobile Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Error-aware video
   encoding; error resilience; distributed embedded systems; energy
   consumption; energy qos trade-offs
AB Energy/QoS provisioning is challenging for video applications over lossy wireless network with power-constrained mobile handheld devices. In this work, we exploit the inherent error tolerance of video data to generate a range of acceptable operating points by controlling the amount of errors in the system. In particular, we propose an error-aware video encoding technique, EAVE, that intentionally injects errors while ensuring acceptable QoS. The expanded trade-off space generated by EAVE allows system designers to comparatively evaluate different operating points with varying QoS and energy consumption by aggressively exploiting error-resilience attributes, and could potentially result in significant energy savings. The novelty of our approach resides in active exploitation of errors to vary the operating conditions for further optimization of system parameters. Moreover, we present the adaptivity of our approach by incorporating the feedback from the decoding side to achieve the QoS requirement under the dynamic network status. Our experiments show that EAVE can reduce the energy consumption for an encoding device by up to 37% for a video conferencing application over a wireless network without quality degradation, compared to a standard video encoding technique over test video streams. Further, our experimental results demonstrate that EAVE can expand the design space by 14 times with respect to energy consumption and by 13 times with respect to video quality (compared to a traditional approach without active error exploitation) on average, over test video streams.
C1 [Lee, Kyoungwoo] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Dutt, Nikil; Venkatasubramanian, Nalini] Univ Calif Irvine, Dept Comp Sci, Irvine, CA USA.
C3 Yonsei University; University of California System; University of
   California Irvine
RP Lee, K (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
EM klee@cs.yonsei.ac.kr
OI Venkatasubramanian, Nalini/0000-0001-7011-2268
FU National Science Foundation [CCF-0702797]
FX This work is supported by the National Science Foundation under grant
   CCF-0702797.
CR Cheng L, 2003, P SOC PHOTO-OPT INS, V5150, P950, DOI 10.1117/12.503328
   CHENG L., 2004, P PICT COD S
   Eisenberg Y, 2002, IEEE T CIRC SYST VID, V12, P411, DOI 10.1109/TCSVT.2002.800309
   FEAMSTER N, 2002, P 12 INT PACK VID WO
   Harris A, 2005, INT FED INFO PROC, V162, P461
   HEWLETT PACKARD, HP IPAQ H5555 SER SY
   *INT CORP, INT PXA255 R PROC DE
   *ITU T, 1996, H263 ITUT
   Jiao Y, 2005, 19th International Conference on Advanced Information Networking and Applications, Vol 1, Proceedings, P675
   Kim M., 2006, ACM SIGMOBILE MOB CO, V10, P58
   Kurdahi F, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P8, DOI 10.1109/DSD.2007.4341443
   Meggers J, 1996, CONF LOCAL COMPUT NE, P526, DOI 10.1109/LCN.1996.558183
   MOHAPATRA S., 2005, P IEEE INT PAR DISTR
   Mohapatra Shivajit., 2003, P 11 ANN ACM INT C M, P582
   Ramanathan S., 1994, Network and Operating System Support for Digital Audio and Video. 4th International Workshop, NOSSDAV '93. Proceedings, P173
   SONG H., 1999, SIGNAL PROCESS-IMAGE, P1
   Taylor CN, 2001, SOFTWARE RADIO: TECHNOLOGIES AND SERVICES, P55
   TOURAPIS A., 2000, P VIS COMM IM PROC C
   VENKATASUBRAMANIAN N., 2008, P IFIP WORK C DISTR
   VENKATASUBRAMANIAN N., 2007, SYSTEM PROTOTYPE MOB
   Wang Y, 1998, P IEEE, V86, P974, DOI 10.1109/5.664283
   WANG Y., 2000, IEEE SIGNAL PROCESS
   Worrall ST, 2001, INT CONF ACOUST SPEE, P1389, DOI 10.1109/ICASSP.2001.941188
   Wu HH, 2006, PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON INTERNET AND MULTIMEDIA SYSTEMS AND APPLICATIONS, P61
   Yang KC, 2007, J VIS COMMUN IMAGE R, V18, P151, DOI 10.1016/j.jvcir.2006.12.001
   YUAN W, 2003, P SPIE ACM MULT COMP
   ZHANG R., 2000, IEEE J SEL AREA COMM, V18, P6
   ZHANG X., 2006, P IEEE INT C COMP CO
NR 28
TC 2
Z9 2
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 37
DI 10.1145/2220336.2220349
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900012
DA 2024-07-18
ER

PT J
AU Berendsen, J
   Gebremichael, B
   Vaandrager, FW
   Zhang, MM
AF Berendsen, Jasper
   Gebremichael, Biniam
   Vaandrager, Frits W.
   Zhang, Miaomiao
TI Formal Specification and Analysis of Zeroconf Using Uppaal
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Standardization; Verification; Compositional reasoning;
   compositional abstraction; modelling; industrial case study; simulation
   relation; timed automata; uppaal; zeroconf protocol
ID VERIFICATION; PROTOCOL
AB The model checker Uppaal is used to formally model and analyze parts of Zeroconf, a protocol for dynamic configuration of IPv4 link-local addresses that has been defined in RFC 3927 of the IETF. Our goal has been to construct a model that (a) is easy to understand by engineers, (b) comes as close as possible to the informal text (for each transition in the model there should be a corresponding piece of text in the RFC), and (c) may serve as a basis for formal verification. Our modeling efforts revealed several errors (or at least ambiguities) in the RFC that no one else spotted before. We present two proofs of the mutual exclusion property for Zeroconf (for an arbitrary number of hosts and IP addresses): a manual, operational proof, and a proof that combines model checking with the application of a new abstraction relation that is compositional with respect to committed locations. The model checking problem has been solved using Uppaal and the abstractions have been checked by hand.
C1 [Berendsen, Jasper; Gebremichael, Biniam; Vaandrager, Frits W.] Radboud Univ Nijmegen, Inst Comp & Informat Sci, NL-6500 GL Nijmegen, Netherlands.
   [Zhang, Miaomiao] Tongji Univ, Coll Software Engn, Shanghai 201408, Peoples R China.
C3 Radboud University Nijmegen; Tongji University
RP Vaandrager, FW (corresponding author), Radboud Univ Nijmegen, Inst Comp & Informat Sci, Heijendaalseweg 135, NL-6500 GL Nijmegen, Netherlands.
EM jasperberendsen@hotmail.com; biniam@cs.ru.nl; f.vaandrager@cs.ru.nl;
   miaomiao@mail.tongji.edu.cn
RI Zhang, Miao/JXY-8985-2024
FU PROGRESS [TES4199]; Verification of Hard and Softly Timed Systems
   (HaaST); European Community [IST-2001-35304, 214755]; DFG/NWO [VOSS2];
   NWO/GBE [612.000.103]; NSFC [61073022]
FX Research supported by PROGRESS project TES4199, Verification of Hard and
   Softly Timed Systems (HaaST), the European Community Project
   IST-2001-35304 Advanced Methods for Timed Systems (AMETIST), the DFG/NWO
   bilateral cooperation project Validation of Stochastic Systems (VOSS2),
   NWO/GBE project 612.000.103 Fault-tolerant Real-time Algorithms Analyzed
   Incrementally (FRAAI), and the European Community's Seventh Framework
   Programme under grant agreement No. 214755 (QUASI-MODO). M. Zhang
   supported by NSFC project 61073022.
CR ABADI M, 1994, ACM T PROGR LANG SYS, V16, P1543, DOI 10.1145/186025.186058
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   BAUER J, 2006, THESIS U SAARLANDES
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Behrmann G, 2006, INT CONF QUANT EVAL, P125
   Berendsen J, 2008, LECT NOTES COMPUT SC, V5215, P233, DOI 10.1007/978-3-540-85778-5_17
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Bohnenkamp H, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P531, DOI 10.1109/DSN.2003.1209963
   BRINKSMA E, 2004, TRCTIT0403 U TWENT C
   Bruns G, 1998, SOFTWARE ENGINEERING FOR PARALLEL AND DISTRIBUTED SYSTEMS - INTERNATIONAL SYMPOSIUM PROCEEDINGS, P198, DOI 10.1109/PDSE.1998.668180
   Cassez F, 2005, LECT NOTES COMPUT SC, V3653, P66, DOI 10.1007/11539452_9
   Cheshire S., 2005, 3927 RFC
   CHESHIRE S, 2006, COMMUNICATION
   CHESHIRE S, 2005, ZERO CONFIGURATION N
   Chkliaev D, 2003, LECT NOTES COMPUT SC, V2619, P113
   CLARKE EM, 1993, P 11 IFIP WG102 INT, P15
   Devillers M, 2000, FORM METHOD SYST DES, V16, P307, DOI 10.1023/A:1008764923992
   GEBREMICHAEL B, 2005, P 3 IEEE INT C SOFTW, P64
   Gebremichael B, 2006, P 6 ANN ACM IEEE C E, P242
   HENDRIKS M, 2004, LECT NOTES COMPUTER, P2791
   Hoare CAR., 1985, Communicating Sequential Processes
   Holzmann GJ, 2004, The SPIN model checker: primer and reference manual, V1003
   IP CN, 1993, IFIP TRANS A, V32, P97
   Jensen HE, 2000, LECT NOTES COMPUT SC, V1926, P19
   Kwiatkowska M, 2004, INT CONF QUANT EVAL, P322
   Kwiatkowska M, 2003, LECT NOTES COMPUT SC, V2791, P105
   LANGEVELDE IV, 2003, P 8 INT WORKSH FORM
   Larsen K.G., 2005, Proceedings of the 5th ACM international conference on Embedded software, P299, DOI DOI 10.1145/1086228.1086283
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   Milner R., 1989, Communication and concurrency
   Plummer David C., 1982, An Ethernet Address Resolution Protocol: Or Converting Network Protocol Addresses to 48.bit Ethernet Address for Transmission on Ethernet Hardware. Information
   ROMIJN JMT, 2004, NEWSLETTER NVTI, V8, P23
   SIFAKIS J, 1999, LECT NOTES COMPUTER, V1633, P2
   SIFAKIS J, 1996, LECT NOTES COMPUTER, V1046, P347
   Stoelinga M., 2003, Formal Aspects of Computing, V14, P328, DOI 10.1007/s001650300009
   Vaandrager FW, 2006, FORM ASP COMPUT, V18, P433, DOI 10.1007/s00165-006-0008-1
   YORAV K, 2000, THESIS ISRAEL I TECH
NR 37
TC 4
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 34
DI 10.1145/1952522.1952527
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Quwaider, M
   Rao, J
   Biswas, S
AF Quwaider, Muhannad
   Rao, Jayanthi
   Biswas, Subir
TI Transmission Power Assignment with Postural Position Inference for
   On-Body Wireless Communication Links
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Measurement; Experimentation; Performance; Body area network;
   radio link quality; adaptive power control; link quality measurement
AB This article presents a novel transmission power assignment mechanism for on-body wireless links formed between severely energy-constrained wearable and implanted sensors. The key idea is to develop a measurement-based framework in which the postural position as it pertains to a given wireless link is first inferred based on the measured RF signal strength and packet drops. Then optimal power assignment is done by fitting those measurement results into a model describing the relationship between the assigned power and the resulting signal strength. A closed loop power control mechanism is then added for iterative convergence to the optimal power level as a response to both intra-and-inter posture body movements. This provides a practical paradigm for on-body power assignment, which cannot leverage the existing mechanisms in the literature that rely on localization, which is not realistic for on-body sensors. Extensive experimental results are provided to demonstrate the model building and algorithm performance on a prototype body area network. The proposed mechanism has also been compared with a number of other closed loop mechanisms and an experimental benchmark.
C1 [Quwaider, Muhannad; Rao, Jayanthi; Biswas, Subir] Michigan State Univ, Dept Elect & Comp Engn, E Lansing, MI 48824 USA.
C3 Michigan State University
RP Quwaider, M (corresponding author), Michigan State Univ, Dept Elect & Comp Engn, E Lansing, MI 48824 USA.
EM quwaider@egr.msu.edu; Jayanthi@egr.msu.edu; sbiswas@egr.msu.edu
CR [Anonymous], P IEEE INT S PERS IN
   Bao SD, 2005, P ANN INT IEEE EMBS, P2455
   Chen KY, 2005, MED SCI SPORT EXER, V37, pS490, DOI 10.1249/01.mss.0000185571.49104.82
   Choi S, 2006, TENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P139
   Jovanov E, 2005, P ANN INT IEEE EMBS, P3810, DOI 10.1109/IEMBS.2005.1615290
   JOVANOV E, 2005, J NEURO ENGIN REHAB, V2, P11
   KLEE U, 2005, P INT LISB PORT SEPT, P2289
   LEE SW, 2002, PERVASIVE COMPUTING, V1, P24
   LIM TL, 2005, P 2 INT GLOB TEL C, P829
   Lin S., 2006, P SENSYS 06 BOULD CO
   Liu JL, 2003, GLOB TELECOMM CONF, P1257, DOI 10.1109/GLOCOM.2003.1258440
   LO B, 2005, P 3 INT C PERV COMP, P77
   LOPEZAGUILERA E, 2006, P 6 INT WORKSH APPL, P235
   MILENKOVIC A, 2006, COMP COMM
   MOH M, 2005, P 48 IEEE GLOB TEL C
   Nar PC, 2005, PROCEEDINGS OF THE SECOND EUROPEAN WORKSHOP ON WIRELESS SENSOR NETWORKS, P81, DOI 10.1109/EWSN.2005.1462001
   NORGALL T, 2005, P JOINT ISO TC215 WG
   Otto C., 2006, J MOBILE MULTIMEDIA, V1, P307
   QIAO D, 2003, P IEEE VEH TECHN C V
   Quwaider M., 2008, J COMMUNICATION SOFT, V4, P191, DOI DOI 10.24138/jcomss.v4i3.219
   QUWAIDER M, 2008, P ACM C BOD AR NETW
   RINTAMAKI M, 2004, IEEE T VEH TECHNOL, V53, P6
   RINTAMAKI M, 2002, WILEY ENCY TELECOMMU
   SAGHAEI H, 2007, COMPUT COMP SIGN P
   XIAO S, 2008, P ACM C BOD AR NETW
   Xing GL, 2007, IEEE IC COMP COM NET, P75
   Zhou G., 2004, P 2 INT C MOB SYST A
NR 27
TC 21
Z9 23
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 14
DI 10.1145/1814539.1814553
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900014
DA 2024-07-18
ER

PT J
AU Lin, CH
   Wolf, M
   Koutsoukos, X
   Neema, S
   Sztipanovits, J
AF Lin, Chang Hong
   Wolf, Marilyn
   Koutsoukos, Xenefon
   Neema, Sandeep
   Sztipanovits, Janos
TI System and Software Architectures of Distributed Smart Cameras
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Distributed cameras; software architecture;
   smart camera
ID TRACKING
AB In this article, we describe a distributed, peer-to-peer gesture recognition system along with a software architecture modeling technique and authority control protocol for ubiquitous cameras. This system performs gesture recognition in real time by combining imagery from multiple cameras without using a central server. We propose a system architecture that uses a network of inexpensive cameras to perform in-network video processing. A methodology for transforming well-designed single-node algorithm to distributed system is also proposed. Applications for ubiquitous cameras can be modeled as the composition of a finite-state machine of the system, functional services, and middleware. A service-oriented software architecture is proposed to dynamically reconfigure services when system state changes. By exchanging data and control messages between neighboring sensors, each node can maintain broader view of the environment with integrated video-processing results. Our prototype system is built on Windows machines, and uses standard video cameras as sensors and local network as a communication channel.
C1 [Lin, Chang Hong] Natl Taiwan Univ Sci & Technol, Taipei, Taiwan.
   [Wolf, Marilyn] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Koutsoukos, Xenefon; Neema, Sandeep; Sztipanovits, Janos] Vanderbilt Univ, Nashville, TN 37203 USA.
C3 National Taiwan University of Science & Technology; University System of
   Georgia; Georgia Institute of Technology; Vanderbilt University
RP Lin, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Taipei, Taiwan.
RI Lin, Chang Hong/GRE-7807-2022
OI Lin, Chang Hong/0000-0003-3646-3261; Neema, Sandeep/0000-0002-9781-3619;
   Sztipanovits, Janos/0000-0002-8360-6299
FU National Science Foundation [ITR-0325119]
FX This work was supported by the National Science Foundation under grant
   ITR-0325119.
CR Ballard D.H., 1982, Computer Vision
   Bove VM, 2004, BT TECHNOL J, V22, P45, DOI 10.1023/B:BTTJ.0000047582.30576.7e
   Bramberger M, 2006, COMPUTER, V39, P68, DOI 10.1109/MC.2006.55
   BRAMBERGER M, 2005, P INT C ADV VID SIGN
   CAELLI T., 1997, MACHINE LEARNING IMA
   Cai Q, 1998, SIXTH INTERNATIONAL CONFERENCE ON COMPUTER VISION, P356, DOI 10.1109/ICCV.1998.710743
   CHEONG E, 2003, P ACM S APPL COMP AC
   Collins RT, 2001, P IEEE, V89, P1456, DOI 10.1109/5.959341
   COLLINS RT, 1999, P INT TOP M ROB REM
   DAVIS LS, 1999, P INT WORKSH COOP DI
   DENIZ D, 2003, P LANG COMP TOOLS EM
   Fleck S., 2005, Computer Vision and Pattern Recognition, 2005 IEEE Computer Society Conference on, V3, P134
   Greiffenhagen M, 2001, P IEEE, V89, P1498, DOI 10.1109/5.959343
   Guibas LJ, 2002, IEEE SIGNAL PROC MAG, V19, P73, DOI 10.1109/79.985686
   HATCLIFF J, 2003, P INT C SOFTW ENG IE
   Hengstler Stephan, 2007, 2007 First ACM/IEEE International Conference on Distributed Smart Cameras, P12, DOI 10.1109/ICDSC.2007.4357500
   Holzmann G.J., 2004, P 11 SPIN WORKSH, P77
   Holzmann GJ, 2004, The SPIN model checker: primer and reference manual, V1003
   Karsai G, 2003, P IEEE, V91, P145, DOI 10.1109/JPROC.2002.805824
   KUSHWAHA M, 2006, P INF PROC SENS NETW
   LIN CH, 2006, P INT C SENS NETW UB
   LIN CH, 2004, P INT C MULT MED EXH
   LIN CH, 2005, P SPIE, V5683
   Matsuyama T, 2002, P IEEE, V90, P1136, DOI 10.1109/JPROC.2002.801442
   Mittal A, 2001, 2001 IEEE WORKSHOP ON MULTI-OBJECT TRACKING, PROCEEDINGS, P3, DOI 10.1109/MOT.2001.937975
   Ozer IB, 2005, IEEE SIGNAL PROC MAG, V22, P57, DOI 10.1109/MSP.2005.1425898
   OZER IB, 2001, P INT MULT MAN SYST, V2
   OZER IB, 2000, P INT MULT MAN SYST
   Pentland A, 2000, IEEE T PATTERN ANAL, V22, P107, DOI 10.1109/34.824823
   RINNER B, 2007, P INT C AC SPEECH SI, P15
   STANKOVIC J, 2003, P IEEE REAL TIM APPL
   SVOBODA T, 2005, TELEOPERATORS VIRTUA, V14
   Sztipanovits J, 1997, COMPUTER, V30, P110, DOI 10.1109/2.585163
   VELIPASALAR S, 2006, P INT C MULT EXH IEE
   VELIPASALAR S, 2004, P INT C IM PROC IEEE
   Watlington JA, 1997, PARALLEL COMPUT, V23, P1793, DOI 10.1016/S0167-8191(97)00088-4
   WILBURN B, 2004, P C COMP VIS PATT RE
   Wolf W, 2002, COMPUTER, V35, P48, DOI 10.1109/MC.2002.1033027
   Wren CR, 1997, IEEE T PATTERN ANAL, V19, P780, DOI 10.1109/34.598236
NR 39
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 38
DI 10.1145/1721695.1721704
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, WS
   Belhaire, E
   Chappert, C
   Mazoyer, P
AF Zhao, Weisheng
   Belhaire, Eric
   Chappert, Claude
   Mazoyer, Pascale
TI Spin Transfer Torque (STT)-MRAM-Based Runtime Reconfiguration FPGA
   Circuit
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Security; Experimentation; Performance; MRAM;
   runtime reconfiguration (RTR); multicontext; low power; spin transfer
   torque (STT); System on Chip (SOC); FPGA; nonvolatile; architecture
AB As the minimum fabrication technology of CMOS transistor shrink down to 90nm or below, the high standby power has become one of the major critical issues for the SRAM-based FPGA circuit due to the increasing leakage currents in the configuration memory. The integration of MRAM in FPGA instead of SRAM is one of the most promising solutions to overcome this issue, because its non-volatility and high write/read speed allow to power down completely the logic blocks in "idle" states in the FPGA circuit. MRAM-based FPGA promises as well as some advanced reconfiguration methods such as runtime reconfiguration and multicontext configuration. However, the conventional MRAM technology based on field-induced magnetic switching (FIMS) writing approach consumes very high power, large circuit surface and produces high disturbance between memory cells. These drawbacks prevent FIMS-MRAM's further development in memory and logic circuit. Spin transfer torque (STT)-based MRAM is then evaluated to address these issues, some design techniques and novel computing architecture for FPGA logic circuits based on STT-MRAM technology are presented in this article. By using STMicroelectronics CMOS 90nm technology and a STT-MTJ spice model, some chip characteristic results as the programming latency and power have been calculated and simulated to demonstrate the expected performance of STT-MRAM based FPGA logic circuits.
C1 [Zhao, Weisheng; Belhaire, Eric; Chappert, Claude] Univ Paris 11, IEF, UMR 8622, F-91405 Orsay, France.
   [Zhao, Weisheng; Belhaire, Eric; Chappert, Claude] CNRS, F-91405 Orsay, France.
   [Mazoyer, Pascale] STMicroelectronics, F-38026 Grenoble, France.
C3 Universite Paris Saclay; Centre National de la Recherche Scientifique
   (CNRS); STMicroelectronics
RP Zhao, WS (corresponding author), Univ Paris 11, IEF, UMR 8622, F-91405 Orsay, France.
EM weisheng.zhao@u-psud.fr
RI ZHAO, Weisheng/B-5418-2011
FU European Community [510993]
FX The work and results reported were obtained with research funding from
   the European Community under the sixth Framework, Contract Number
   510993: MAGLOG.
CR *ACT, 2007, PROASIC FRASH BAS FP
   [Anonymous], P 1 INT C MEM TECHN
   [Anonymous], J MAGN MAGN MAT
   [Anonymous], 1992, Field-Programmable Gate Arrays
   Black WC, 2000, J APPL PHYS, V87, P6674, DOI 10.1063/1.372806
   BRINKMAN WF, 1970, J APPL PHYS, V41, P1915, DOI 10.1063/1.1659141
   Chow P, 1999, IEEE T VLSI SYST, V7, P191, DOI 10.1109/92.766746
   CURD D, 2006, POWER CONSUMPTION 65, P4
   Devolder T, 2005, J MAGN MAGN MATER, V286, P77, DOI 10.1016/j.jmmm.2004.09.132
   Durlam M, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P158, DOI 10.1109/VLSIC.2002.1015073
   Gallagher WJ, 2006, IBM J RES DEV, V50, P5, DOI 10.1147/rd.501.0005
   Hayakawa J, 2005, JPN J APPL PHYS 2, V44, pL1267, DOI 10.1143/JJAP.44.L1267
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Houssameddine D, 2007, NAT MATER, V6, P447, DOI 10.1038/nmat1905
   *ITRS, 2007, PROC INT DEV STRUCT, P24
   Jeong WC, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P184
   *KAPT SIN AT CORP, 2007, P IEEE INT C FIELD P
   KAWAHARA K, 2007, P INT SOL STAT CIRC, P480
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Lee YM, 2007, APPL PHYS LETT, V90, DOI 10.1063/1.2742576
   Prejbeanu IL, 2004, IEEE T MAGN, V40, P2625, DOI 10.1109/TMAG.2004.830395
   Sakimura N., 2008, P CUST INT CIRC C IE, P21
   *STMICROELECTRONIC, 2007, CMOS 90NM DES PLATF
   Sun JZ, 2006, IBM J RES DEV, V50, P81, DOI 10.1147/rd.501.0081
   WOLE S, 2001, SCIENCE, P1488
   Yuasa S, 2004, NAT MATER, V3, P868, DOI 10.1038/nmat1257
   Zhao WS, 2008, PHYS STATUS SOLIDI A, V205, P1373, DOI 10.1002/pssa.200778135
   Zhao WS, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P153
   Zhao WS, 2006, BMAS 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, P40, DOI 10.1109/BMAS.2006.283467
   Zhao WS, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1534916.1534918
   Zhao WS, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P17
   Zhao WS, 2009, IEEE T MAGN, V45, P776, DOI 10.1109/TMAG.2008.2006872
NR 32
TC 114
Z9 125
U1 1
U2 42
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 2
AR 14
DI 10.1145/1596543.1596548
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AG
UT WOS:000271213500005
DA 2024-07-18
ER

PT J
AU Aaraj, N
   Raghunathan, A
   Jha, NK
AF Aaraj, Najwa
   Raghunathan, Anand
   Jha, Niraj K.
TI Analysis and Design of a Hardware/Software Trusted Platform Module for
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Custom instructions; embedded systems; multiprocessor systems
AB Trusted platforms have been proposed as a promising approach to enhance the security of general-purpose computing systems. However, for many resource-constrained embedded systems, the size and cost overheads of a separate Trusted Platform Module (TPM) chip are not acceptable. One alternative is to use a software-based TPM, which implements TPM functions using software that executes in a protected execution domain on the embedded processor itself. However, since many embedded systems have limited processing capabilities and are battery-powered, it is also important to ensure that the computational and energy requirements for SW-TPMs are acceptable.
   In this article, we perform an evaluation of the energy and execution time overheads for a SW-TPM implementation on a handheld appliance ( Sharp Zaurus PDA). We characterize the execution time and energy required by each TPM command through actual measurements on the target platform. We observe that for most commands, overheads are primarily due to the use of 2,048-bit RSA operations that are performed within the SW-TPM. In order to alleviate SW-TPM overheads, we evaluate the use of Elliptic Curve Cryptography (ECC) as a replacement for the RSA algorithm specified in the Trusted Computing Group (TCG) standards. In addition, we also evaluate the overheads of using the SW-TPM in the context of various end applications, including trusted boot of the Linux operating system (OS), a secure VoIP client, and a secure Web browser. Furthermore, we analyze the computational workload involved in running SW-TPM commands using ECC. We then present a suite of hardware and software enhancements to accelerate these commands-generic custom instructions and exploitation of parallel processing capabilities in multiprocessor systems-on-chip (SoCs). We report results of evaluating the proposed architectures on a commercial embedded processor (Xtensa from Tensilica). Through uniprocessor and multiprocessor optimizations, we could achieve speed-ups of up to 5.71X for individual TPM commands.
C1 [Aaraj, Najwa; Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Princeton University; Purdue University System; Purdue University
RP Aaraj, N (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM naaraj@princeto.edu
RI 谢, 飞/C-7706-2009; Jha, Nandan Kumar/AAX-9516-2020; Raghunathan,
   Anand/HLQ-2491-2023
OI Raghunathan, Anand/0000-0002-4624-564X
CR Argyroudis PG, 2004, THIRD IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, P169, DOI 10.1109/NCA.2004.1347774
   *ARM, 2004, SEC EXT ARM ARCH
   Broekman M., 2005, End-to-end application security using trusted computing
   *CERT, 2005, CERT RES 2005 ANN RE
   Daswani N, 1999, LECT NOTES COMPUT SC, V1648, P1
   *DIG INC, 2006, AST OP SOURC PBX
   *FUJ, 2004, LIFEBOOK S7000 NOT
   Garfinkel T., 2003, PROC 19 ACM S OPERAT, P193
   Grossschädl J, 2002, 14TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, P13, DOI 10.1109/CAHPC.2002.1180754
   Hankerson D, 2001, LECT NOTES COMPUT SC, V1965, P1
   *IBM, 2006, TROUSERS OP SOURC TC
   *IBM, 2004, IBM RES REP
   LEN, 2007, IBM THINKP
   *LIN J, 2004, SHARP ZAUR SL 5600
   López J, 1999, LECT NOTES COMPUT SC, V1717, P316
   Lopez J., 2000, OVERVIEW ELLIPTIC CU
   Matsumoto M., 1997, Mersenne Twister random numbers generator
   *NAT I STAND TECH, 2006, FIPS PUB, V1863
   *NAT I STAND TECH, 2006, 80057 NIST
   Phillips BJ, 2000, IEEE INT CONF ASAP, P127, DOI 10.1109/ASAP.2000.862384
   Potlapally NR, 2006, IEEE T MOBILE COMPUT, V5, P128, DOI 10.1109/TMC.2006.16
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Sandhu R, 2005, P 10 ACM S ACC CONTR, P147
   Shi E, 2005, P IEEE S SECUR PRIV, P154, DOI 10.1109/SP.2005.4
   Smith S., 2005, Trusted Computing Platforms: Design and Applications
   STRASSER M, 2006, TPM EMULATOR
   Sun F, 2004, IEEE T COMPUT AID D, V23, P216, DOI 10.1109/TCAD.2003.822133
   *SUN MICR, 2005, SUNS ELL CURV TECHN
   *TENS INC, 2001, XT APPL SPEC MICR SO
   TILLICH S, 2004, P 9 AS PAC C ADV COM, P282
   *TRUST COMP GROUP, 2004, TCG SPEC ARCH
   Trusted Computing Group, 2004, TCG GLOSS
   *U BOCH, 2005, GRUB TCG PATCH SUPP
   WEIMERSKIRCH A, 2003, P 8 AUSTR C INF SEC, P79
   Wollinger T., 2003, Proceedings of the Embedded World 2003 Exhibition and Conference, P735
   XU G, 2006, P IEEE INT S REL DIS, P337
NR 36
TC 24
Z9 33
U1 1
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 8
DI 10.1145/1457246.1457254
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 389YE
UT WOS:000262130700008
DA 2024-07-18
ER

PT J
AU Tuncel, Y
   Basaklar, T
   Carpenter-Graffy, D
   Ogras, U
AF Tuncel, Yigit
   Basaklar, Toygun
   Carpenter-Graffy, Dina
   Ogras, Umit
TI A Self-Sustained CPS Design for Reliable Wildfire Monitoring
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wildfire monitoring; self-sustainable; energy harvesting; edge device;
   IoT; resource management; decision making; sensing
ID ENERGY
AB Continuous monitoring of areas nearby the electric grid is critical for preventing and early detection of devastating wildfires. Existing wildfire monitoring systems are intermittent and oblivious to local ambient risk factors, resulting in poor wildfire awareness. Ambient sensor suites deployed near the gridlines can increase the monitoring granularity and detection accuracy. However, these sensors must address two challenging and competing objectives at the same time. First, they must remain powered for years without manual maintenance due to their remote locations. Second, they must provide and transmit reliable information if and when a wildfire starts. The first objective requires aggressive energy savings and ambient energy harvesting, while the second requires continuous operation of a range of sensors. To the best of our knowledge, this paper presents the first self-sustained cyber-physical system that dynamically co-optimizes the wildfire detection accuracy and active time of sensors. The proposed approach employs reinforcement learning to train a policy that controls the sensor operations as a function of the environment (i.e., current sensor readings), harvested energy, and battery level. The proposed cyber-physical system is evaluated extensively using real-life temperature, wind, and solar energy harvesting datasets and an open-source wildfire simulator. In long-term (5 years) evaluations, the proposed framework achieves 89% uptime, which is 46% higher than a carefully tuned heuristic approach. At the same time, it averages a 2-minute initial response time, which is at least 2.5x faster than the same heuristic approach. Furthermore, the policy network consumes 0.6 mJ per day on the TI CC2652R microcontroller using TensorFlow Lite for Micro, which is negligible compared to the daily sensor suite energy consumption.
C1 [Tuncel, Yigit; Basaklar, Toygun; Ogras, Umit] Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
   [Carpenter-Graffy, Dina] Pacif Northwest Natl Lab, 902 Battelle Blvd, Richland, WA 99354 USA.
C3 University of Wisconsin System; University of Wisconsin Madison; United
   States Department of Energy (DOE); Pacific Northwest National Laboratory
RP Tuncel, Y (corresponding author), Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
EM tuncel@wisc.edu; basaklar@wisc.edu; dina.carpenter-graffy@pnnl.gov;
   uogras@wisc.edu
RI Basaklar, Toygun/JRZ-1124-2023; Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Basaklar, Toygun/0000-0002-9312-236X;
   Carpenter Graffy, Dina/0009-0002-1264-5730
FU NSF [2114499, 2132904]
FX This work was supported in part by the NSF Career-2114499 and NSF
   Ascent-2132904 awards.
CR Alarifi A, 2019, COMPUT IND, V106, P133, DOI 10.1016/j.compind.2019.01.004
   [Anonymous], National fire danger rating system
   [Anonymous], 2009, INT BUS MACH CORP, V46, P157
   Aoudia FA, 2018, IEEE T GREEN COMMUN, V2, P408, DOI 10.1109/TGCN.2018.2801725
   Barani Design, MeteoTemp RH+T
   Basaklar T, 2022, Arxiv, DOI arXiv:2202.09297
   bin Azami Muhammad Hasif, 2021, 2021 IEEE International Geoscience and Remote Sensing Symposium IGARSS, P5413, DOI 10.1109/IGARSS47720.2021.9553108
   Bin Azami MH, 2022, REMOTE SENS-BASEL, V14, DOI 10.3390/rs14081874
   Bouguera T, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18072104
   Brockman G, 2016, Arxiv, DOI arXiv:1606.01540
   Cappart Q, 2021, AAAI CONF ARTIF INTE, V35, P3677
   Cruz MG, 2019, ANN FOREST SCI, V76, DOI 10.1007/s13595-019-0829-8
   Cubic, Low Power Particle Sensor PM2105L
   Dampage U, 2022, SCI REP-UK, V12, DOI 10.1038/s41598-021-03882-9
   David R., 2020, arXiv
   F Holmgren W., 2018, J OPEN SOURCE SOFTW, V3, DOI [DOI 10.21105/JOSS.00884, 10.21105/joss.00884]
   Fire Danger Forecast, Wildland Fire Potential Index (WFPI)
   Fraternali F, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL WORKSHOP ON ENERGY HARVESTING & ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS '18), P7, DOI 10.1145/3279755.3279760
   Fujimoto S, 2018, PR MACH LEARN RES, V80
   Gangestad JW, 2014, INT GEOSCI REMOTE SE, P3622, DOI 10.1109/IGARSS.2014.6947267
   Gurobi Optimization LLC, 2023, Gurobi optimizer reference manual
   Pham HX, 2020, IEEE T SYST MAN CY-S, V50, P1537, DOI 10.1109/TSMC.2018.2815988
   Jolly WM, 2019, FIRE-BASEL, V2, DOI 10.3390/fire2030047
   Kang J, 2020, IEEE ACCESS, V8, P69359, DOI 10.1109/ACCESS.2020.2986507
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   King DL, 2004, Photovoltaic array performance model, V8
   Lillicrap T., 2015, arXiv, DOI 10.48550/arXiv.1509.02971
   Maalej M, 2013, SCI WORLD J, DOI 10.1155/2013/437926
   Dias GM, 2016, 2016 IEEE 3RD WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P460, DOI 10.1109/WF-IoT.2016.7845391
   McGrattan K., 2013, NIST special publication, DOI DOI 10.6028/NIST.SP.1019
   Mirowski P, 2018, ADV NEUR IN, V31
   Mohapatra A, 2022, SUSTAINABILITY-BASEL, V14, DOI 10.3390/su141912270
   National Interagency Fire Center, Wildfires and Acres
   NRG Systems, NRG S1 ANEMOMETER
   Pais C, 2021, FRONT FOR GLOB CHANG, V4, DOI 10.3389/ffgc.2021.692706
   Pang YK, 2020, ADV FUNCT MATER, V30, DOI 10.1002/adfm.202003598
   Paul S, 2019, ENERG CONVERS MANAGE, V197, DOI 10.1016/j.enconman.2019.111868
   Romo Vanessa, PG&E Pleads Guilty On 2018 California Camp Fire: "Our Equipment Started That Fire
   Shah Kunal, 2007, IEEE Internatonal Conference on Mobile Adhoc and Sensor Systems, 2007. MASS 2007, P1
   Shah ST, 2017, Arxiv, DOI arXiv:1705.05065
   STMicro, Multiprotocol LPWAN 32-bit Arm<(R)> Cortex<(R)>-M4 MCUs
   Tan YK, 2011, IEEE T INSTRUM MEAS, V60, P1367, DOI 10.1109/TIM.2010.2101311
   Texas Instruments Inc, CC2652R
   The European Commission, Data from the EFFIS database
   Tuncel Y, 2022, IEEE INTERNET THINGS, V9, P4833, DOI 10.1109/JIOT.2021.3106283
   Yuan C, 2015, INT CONF UNMAN AIRCR, P639, DOI 10.1109/ICUAS.2015.7152345
   Zagrouba R, 2021, INFORMATION, V12, DOI 10.3390/info12010042
NR 47
TC 0
Z9 0
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608100
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300038
DA 2024-07-18
ER

PT J
AU Calsi, DL
   Zaccaria, V
AF Calsi, Davide Li
   Zaccaria, Vittorio
TI Interruptible Remote Attestation of Low-end IoT Microcontrollers via
   Performance Counters
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; integrity; remote attestation; machine learning; interrupts;
   microcontrollers; performance counters
AB Remote attestation is a method used in distributed systems to detect integrity violations on a target device (prover) through a challenge-response protocol initiated by a verifier device. The prover calculates a hash of its memory, which is compared to a known good state hash by the verifier. We propose a novel technique, called Counters Help Against Roving Malware (CHARM), which uses hardware performance counters on the prover's side and machine learning on the verifier's side to make interruptible remote attestation feasible, even for constrained microcontrollers. We will demonstrate the effectiveness of various machine learning tools and data manipulation techniques on prediction accuracy in a variety of scenarios.
C1 [Calsi, Davide Li] Tech Univ Munich TUM, Chair Theoret Informat Technol, POB 1212, D-80333 Munich, Germany.
   [Zaccaria, Vittorio] DEIB Politecn Milano, Piazza Leonardo Vinci 32, I-20133 Milan, Italy.
C3 Technical University of Munich; Polytechnic University of Milan
RP Calsi, DL (corresponding author), Tech Univ Munich TUM, Chair Theoret Informat Technol, POB 1212, D-80333 Munich, Germany.
EM davide.li-calsi@tum.de; vittorio.zaccaria@polimi.it
OI Li Calsi, Davide/0000-0002-4745-5374; ZACCARIA,
   VITTORIO/0000-0001-5685-9795
CR Aman MN, 2020, IEEE INTERNET THINGS, V7, P7220, DOI 10.1109/JIOT.2020.2983655
   Ambrosin M, 2018, Arxiv, DOI arXiv:1806.05766
   [Anonymous], FreeRTOS' online documentation
   Aumasson Jean-Philippe, 2013, Lecture Notes in Computer Science, V7954, P119, DOI DOI 10.1007/978-3-642-38980-18
   Bahador MB, 2014, 2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), P703, DOI 10.1109/ICCKE.2014.6993402
   Banks A. S., 2021, arXiv
   Brasser F, 2015, DES AUT CON, DOI 10.1145/2744769.2744922
   Carpent X, 2018, PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), P313, DOI 10.1145/3196494.3196526
   Carpent X, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P9, DOI 10.1109/HST.2018.8383885
   Carpent X, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P86, DOI 10.1145/3052973.3053010
   Castelluccia C, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P400
   Caulfield A, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P721, DOI 10.1145/3489517.3530550
   Dessouky G, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240821
   ElDefrawy K, 2017, Arxiv, DOI arXiv:1703.02688
   Kuang BY, 2020, COMPUT SECUR, V97, DOI 10.1016/j.cose.2020.101945
   López-Blanco R, 2019, J NEUROL SCI, V401, P37, DOI 10.1016/j.jns.2019.04.011
   MalwareBazaar, Malware samples for ARM 32-bit microcontrollers
   Neto AJ, 2023, Arxiv, DOI arXiv:2303.03561
   Nunes I, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1429
   Pacific Marine Enviromental Laboratory OCS: Ocean Climate Station, Sampling Rates in a Weather Monitor
   Pan ZX, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1775, DOI 10.23919/DATE51398.2021.9474050
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Rosso Martin, 2021, P 11 INT C SEC PRIV
   Seshadri A, 2004, P IEEE S SECUR PRIV, P272
   ST Microelectronics, 2020, Datasheet-STM32L552xx
   Wang XY, 2015, ICCAD-IEEE ACM INT, P544, DOI 10.1109/ICCAD.2015.7372617
   Wang XY, 2020, FRONT ROBOT AI, V7, DOI 10.3389/frobt.2020.00071
   Zhou BY, 2021, IEEE DES TEST, V38, P39, DOI 10.1109/MDAT.2021.3063338
   Zhou BY, 2018, PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), P457, DOI 10.1145/3196494.3196515
NR 29
TC 0
Z9 0
U1 5
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 87
DI 10.1145/3611674
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500009
OA Bronze
DA 2024-07-18
ER

PT J
AU Aswathy, NS
   Sarkar, A
   Kapoor, H
AF Aswathy, N. S.
   Sarkar, Arnab
   Kapoor, Hemangee
TI A Predictable QoS-aware Memory Request Scheduler for Soft Real-time
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memory request scheduling; predictable memory controller; QoS-aware
   memory request scheduling; soft real-time systems
ID ALGORITHM
AB A memory controller manages the flow of data to and from attached memory devices. The order in which a set of contending memory requests from different tasks are serviced significantly influences the rate of progress and completion times of these tasks. This in turn may affect the Quality-of-Service (QoS) delivered by these tasks. In this article, we focus towards the design of a QoS-aware memory controller targeted towards soft real-time systems. The proposed memory controller tries to generate an urgency-based schedule for the contending memory requests based on the allowable response time latencies associated with each request. The objective is to improve task-level response time predictability while maximizing acquired QoS. Exhaustive experiments carried out using real memory traces and standard simulation tools exhibit the practical efficacy of the proposed memory controller design.
C1 [Aswathy, N. S.; Kapoor, Hemangee] Indian Inst Technol Guwahati, Dept CSE, Gauhati, Assam, India.
   [Sarkar, Arnab] Indian Inst Technol Kharagpur, ATDC, Kharagpur, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Aswathy, NS (corresponding author), Indian Inst Technol Guwahati, Dept CSE, Gauhati, Assam, India.
EM aswat176101002@iitg.ac.in; hemangee@iitg.ac.in
OI N S, Aswathy/0000-0001-7580-2065
CR Akesson B., 2011, Memory controllers for real-time embedded systems
   Akesson B, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P3, DOI 10.1109/RTCSA.2008.21
   [Anonymous], 2012, DDR3 SDRAM Specification
   Aswathy NS, 2021, IEEE INT CONF EMBED, P109, DOI 10.1109/RTCSA52859.2021.00021
   Ausavarungnirun Rachata, 2010, ACM SIGARCH COMPUTER, V40, P1
   Bienia C., 2011, Ph.D. dissertation
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chniter H, 2020, IEEE ACCESS, V8, P95698, DOI 10.1109/ACCESS.2020.2990973
   Ecco L, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Gomony MD, 2017, IEEE T COMPUT, V66, P212, DOI 10.1109/TC.2016.2595581
   Guo DL, 2017, IEEE REAL TIME, P247, DOI 10.1109/RTAS.2017.12
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hassan M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3019611
   Hassan M, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P307, DOI 10.1109/RTAS.2015.7108454
   Jacob B, 2008, MEMORY SYSTEMS: CACHE, DRAM, DISK, P1
   Jalle J, 2014, REAL TIM SYST SYMP P, P207, DOI 10.1109/RTSS.2014.23
   Jin X, 2021, IEEE-CAA J AUTOMATIC, V8, P478, DOI 10.1109/JAS.2021.1003844
   Kang MY, 2018, IEEE-CAA J AUTOMATIC, V5, P471, DOI 10.1109/JAS.2017.7510826
   Kim H, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P317, DOI 10.1109/RTAS.2015.7108455
   Krishnapillai Y, 2014, EUROMICRO, P27, DOI 10.1109/ECRTS.2014.37
   Li YN, 2019, RARE METALS, V38, P1051, DOI 10.1007/s12598-016-0765-9
   Liu WF, 2016, IMMUNOL INVEST, V45, P813, DOI 10.1080/08820139.2016.1186690
   Moscibroda T, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P257
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Paolieri M, 2009, IEEE EMBED SYST LETT, V1, P86, DOI 10.1109/LES.2010.2041634
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sari A, 2020, IEEE T EMERG TOP COM, V8, P564, DOI 10.1109/TETC.2017.2757978
   Wang X, 2015, IEEE T AUTOM SCI ENG, V12, P258, DOI 10.1109/TASE.2014.2309479
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
NR 34
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 39
DI 10.1145/3561052
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600020
DA 2024-07-18
ER

PT J
AU Li, YT
   Kang, W
   Zhou, KY
   Qiu, KN
   Zhao, WS
AF Li, Yueting
   Kang, Wang
   Zhou, Kunyu
   Qiu, Keni
   Zhao, Weisheng
TI Experimental Demonstration of STT-MRAM-based Nonvolatile Instantly
   On/Off System for IoT Applications: Case Studies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Non-volatile memory; instantly on/off system; energy harvesting;
   STTMRAM; IoT applications
ID ENERGY; ARCHITECTURE; MODEL
AB Energy consumption has been a big challenge for electronic devices, particularly for battery-powered Internet of Things (IoT) equipment. To address such a challenge, on the one hand, low-power electronic design methodologies and novel power management techniques have been proposed, such as nonvolatile memories and instantly on/off systems; on the other hand, the energy harvesting technology by collecting signals from human activity or the environment has attracted widespread attention in the IoT area. However, the system with self-powered energy harvesting may suffer frequent energy failures or fluctuating energy conditions, which degrade system reliability and user experience. Therefore, how to make the system under unreliable power inputs operate correctly and efficiently is one of the most critical issues for energy harvesting technology. In this article, we built an instantly on/off system based on nonvolatile STT-MRAM for IoT applications, which can instantly power on/off under different conditions of the harvested energy. The system powers on and operates normally when the harvested energy is enough (over the preset threshold); otherwise, the system powers off and stores the operational data back to the nonvolatile STT-MRAM. We described implementations of the hardware/software co-designed architecture (with image acquisition as an example) based on the commercialized 32 MB STT-MRAM, and we experimentally demonstrated the system functionality and efficiency under five typical energy harvesting scenarios, including radio frequency, thermal, solar, piezoelectric, and WIFI. Our experimental results show that the power consumption and data restore time were reduced by 15.1% and 714 times, respectively, in comparison with the DRAM-based counterpart.
C1 [Li, Yueting; Kang, Wang; Zhao, Weisheng] Beihang Univ, 37 Coll Rd, Beijing 100191, Peoples R China.
   [Zhou, Kunyu; Qiu, Keni] Capital Normal Univ, 56 West Third Ring North Rd, Beijing 100048, Peoples R China.
C3 Beihang University; Capital Normal University
RP Kang, W; Zhao, WS (corresponding author), Beihang Univ, 37 Coll Rd, Beijing 100191, Peoples R China.
EM zb2041113@buaa.edu.cn; wang.kang@buaa.edu.cn; kunyuzhou@cnu.edu.cn;
   qiukn@cnu.edu.cn; weisheng.zhao@buaa.edu.cn
RI ZHAO, Weisheng/B-5418-2011; Kang, Wang/KMX-1322-2024; zheng,
   yan/JKJ-3632-2023
OI Zhou, Kunyu/0000-0001-8782-9927; Li, Yueting/0000-0001-8874-6269
FU National Natural Science Foundation of China [92164206, 61871008];
   International Collaboration Project [B16001]; Beijing Nova Program from
   Beijing Municipal Science and Technology Commission [Z201100006820042,
   Z211100002121014]; Beijing Natural Science Foundation [4202043]
FX This work is supported partly by the National Natural Science Foundation
   of China (Grants No. 92164206 and No. 61871008), partly by the
   International Collaboration Project (Grant No. B16001), partly by the
   Beijing Nova Program from Beijing Municipal Science and Technology
   Commission (Grants No. Z201100006820042 and No. Z211100002121014), and
   partly by Beijing Natural Science Foundation (Grant No. 4202043).
CR Abdel-Basset M, 2020, IEEE INTERNET THINGS, V7, P4160, DOI 10.1109/JIOT.2019.2931647
   Ahmed R, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3317679
   Ahmed S, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391903
   Llopis JA, 2021, P INT COMP SOFTW APP, P1058, DOI 10.1109/COMPSAC51774.2021.00144
   Altinel D, 2019, IEEE INTERNET THINGS, V6, P10846, DOI 10.1109/JIOT.2019.2942071
   Alwadi M, 2021, INT S HIGH PERF COMP, P139, DOI 10.1109/HPCA51647.2021.00022
   Ambiq, 2020, AMB QP BLUE4 OV EBOL
   Ambrus D, 2021, IEEE T INSTRUM MEAS, V70, DOI 10.1109/TIM.2021.3054011
   Amirany A, 2022, IEEE T MAGN, V58, DOI 10.1109/TMAG.2022.3162030
   [Anonymous], 2023, ACM T EMBED COMPUT S, V22
   Behdani B, 2022, IEEE T IND ELECTRON, V69, P6316, DOI 10.1109/TIE.2021.3094488
   Behnam P, 2020, IEEE T COMPUT, V69, P1823, DOI 10.1109/TC.2020.2978826
   Bo Wang, 2019, 2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC/SmartCity/DSS). Proceedings, P305, DOI 10.1109/HPCC/SmartCity/DSS.2019.00055
   Bouguettaya A, 2021, COMMUN ACM, V64, P86, DOI 10.1145/3464960
   Carmona M, 2021, RENEW ENERG, V172, P680, DOI 10.1016/j.renene.2021.03.022
   Chang YH, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3505283
   Chen WM, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476992
   Chowdhury NR, 2021, IEEE T ENERGY CONVER, V36, P524, DOI 10.1109/TEC.2020.3004191
   Chundong Wang, 2020, ACM Transactions on Embedded Computing Systems, V19, DOI 10.1145/3396236
   De Rose R, 2018, IEEE T CIRCUITS-I, V65, P1086, DOI 10.1109/TCSI.2017.2762431
   Geissdoerfer K, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P109, DOI 10.1145/3302506.3310393
   Gong YH, 2021, IEEE ACCESS, V9, P18915, DOI 10.1109/ACCESS.2021.3054021
   Guo ZX, 2021, P IEEE, V109, P1398, DOI 10.1109/JPROC.2021.3084997
   Gupta A, 2019, J NETW COMPUT APPL, V132, P118, DOI 10.1016/j.jnca.2019.01.012
   Gupta M, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9372068
   Hahn S, 2019, NATURE, V570, P496, DOI 10.1038/s41586-019-1293-1
   Hsieh SA, 2019, IEEE T COMPUT AID D, V38, P136, DOI 10.1109/TCAD.2018.2801226
   Hu GY, 2019, NAT ELECTRON, V2, P300, DOI 10.1038/s41928-019-0271-9
   Hua M, 2018, IEEE COMMUN LETT, V22, P1264, DOI 10.1109/LCOMM.2018.2822700
   Huang JY, 2021, IEEE T COMPUT, V70, P1962, DOI 10.1109/TC.2020.3033163
   Huang SB, 2021, IEEE T NETW SCI ENG, V8, P347, DOI 10.1109/TNSE.2020.3038454
   Jameel F, 2019, IEEE NETWORK, V33, P50, DOI 10.1109/MNET.001.1900109
   Jameel F, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-019-1480-7
   Kang W, 2017, IEEE T COMPUT, V66, P531, DOI 10.1109/TC.2016.2601330
   Karimi-Bidhendi S, 2022, IEEE T WIREL COMMUN, V21, P4973, DOI 10.1109/TWC.2021.3135385
   Kim J, 2022, IEEE T CIRCUITS-I, V69, P2049, DOI 10.1109/TCSI.2022.3148123
   Kim SM, 2019, IEEE T VLSI SYST, V27, P2413, DOI 10.1109/TVLSI.2019.2920630
   Lee C, 2020, INT S HIGH PERF COMP, P502, DOI 10.1109/HPCA47549.2020.00048
   Lee SK, 2022, IEEE J SOLID-ST CIRC, V57, P639, DOI 10.1109/JSSC.2021.3115466
   Liu CS, 2023, IEEE T NEUR NET LEAR, V34, P10178, DOI 10.1109/TNNLS.2022.3165076
   Liu HF, 2019, IEEE T VEH TECHNOL, V68, P5747, DOI 10.1109/TVT.2019.2910282
   Liu K, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3400885
   Liu YY, 2021, IEEE T VEH TECHNOL, V70, P9945, DOI 10.1109/TVT.2021.3109747
   Lv LS, 2019, IEEE J SOLID-ST CIRC, V54, P1436, DOI 10.1109/JSSC.2018.2889847
   Mahmud K, 2020, IEEE T IND INFORM, V16, P4567, DOI 10.1109/TII.2019.2946292
   Mendis HR, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476995
   Miriyala VPK, 2019, IEEE T ELECTRON DEV, V66, P944, DOI 10.1109/TED.2018.2889112
   Mishu MK, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9091345
   Pan SN, 2020, IEEE SOLID-ST CIRC L, V3, P334, DOI 10.1109/LSSC.2020.3019078
   Pang LH, 2022, IEEE SYST J, V16, P1616, DOI 10.1109/JSYST.2021.3074542
   Papandroulidakis G, 2019, IEEE T CIRCUITS-I, V66, P3041, DOI 10.1109/TCSI.2019.2902475
   Pesic M, 2018, IEEE T DEVICE MAT RE, V18, P154, DOI 10.1109/TDMR.2018.2829112
   Pigot C, 2018, IEEE T ELECTRON DEV, V65, P4282, DOI 10.1109/TED.2018.2862155
   Premsankar G, 2020, IEEE T IND INFORM, V16, P7243, DOI 10.1109/TII.2020.2967123
   Qiu KN, 2020, INT S HIGH PERF COMP, P315, DOI 10.1109/HPCA47549.2020.00034
   Rana B, 2021, T EMERG TELECOMMUN T, V32, DOI 10.1002/ett.4166
   Shahroz M, 2020, IEEE ACCESS, V8, P68426, DOI 10.1109/ACCESS.2020.2986681
   Sobin CC, 2020, WIRELESS PERS COMMUN, V112, P1383, DOI 10.1007/s11277-020-07108-5
   Stellios I, 2018, IEEE COMMUN SURV TUT, V20, P3453, DOI 10.1109/COMST.2018.2855563
   Tosson AMS, 2017, IEEE T VLSI SYST, V25, P3125, DOI 10.1109/TVLSI.2017.2734819
   Umaz R, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P443, DOI 10.1145/3060403.3060434
   Wagle A, 2022, IEEE T COMPUT AID D, V41, P1855, DOI 10.1109/TCAD.2021.3099780
   Wang JH, 2021, INT SYM MED INFORM, P76, DOI 10.1109/ISMICT51748.2021.9434925
   Yang HL, 2020, IEEE T IND INFORM, V16, P5565, DOI 10.1109/TII.2019.2933867
   Zeadally S, 2020, RENEW SUST ENERG REV, V128, DOI 10.1016/j.rser.2020.109901
   Zhang YR, 2020, IEEE T ELECTRON DEV, V67, P4027, DOI 10.1109/TED.2020.3017337
   Zhou S, 2022, IEEE T RELIAB, V71, P818, DOI 10.1109/TR.2022.3166548
   Zhu XH, 2020, ANN I S COM, P405, DOI 10.1109/ISCA45697.2020.00042
NR 68
TC 5
Z9 5
U1 5
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 29
DI 10.1145/3546193
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600010
DA 2024-07-18
ER

PT J
AU Mondal, A
   Karmakar, S
   Mahalat, MH
   Roy, S
   Sen, B
   Chattopadhyay, A
AF Mondal, Anindan
   Karmakar, Shubrojyoti
   Mahalat, Mahabub Hasan
   Roy, Suchismita
   Sen, Bibhash
   Chattopadhyay, Anupam
TI Hardware Trojan Detection using Transition Probability with Minimal Test
   Vectors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Transition probability; logic test; N-detect Test
AB Hardware Trojans (HTs) are malicious manipulations of the standard functionality of an integrated circuit (IC). Sophisticated defense against HT attacks has become the utmost current research endeavor. In particular, the HTs whose operations depend on the rare activation condition are the most critical ones. Among other techniques, logic test by rare net excitation is advocated as one of the viable detection methods due to no extra hardware requirement. However, logic test faces a tremendous challenge of the overhead of testing configuration. This work presents a methodology based on the primary input's impact over rare nets using transition probability to select the useful test vectors. To generate a test vector, each input's toggle probability is calculated, which drastically minimizes the search space. The capability of rare-signal generation selects the final list of test vectors. Simulations performed in the presence of differentHT triggers on different benchmark circuits, like ISCAS '85, ISCAS '89, and ITC '99, show that the proposed methodology is capable of producing test vectors with significantly improved rare net coverage. Furthermore, compared to an existing technique, the proposed methodology produces average higher rare switching (around 72%) inside a netlist.
C1 [Mondal, Anindan; Karmakar, Shubrojyoti; Mahalat, Mahabub Hasan; Roy, Suchismita; Sen, Bibhash] Natl Inst Technol Durgapur, Mahatma Gandhi Ave, Durgapur 713209, W Bengal, India.
   [Chattopadhyay, Anupam] Nanyang Technol Univ, Singapore 639798, Singapore.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Durgapur; Nanyang Technological University
RP Mondal, A (corresponding author), Natl Inst Technol Durgapur, Mahatma Gandhi Ave, Durgapur 713209, W Bengal, India.
EM anindanmondal14@gmail.com; karmakars76@gmail.com;
   mahabubhasan.mahalat@gmail.com; suchismita.roy@cse.nitdgp.ac.in;
   bibhash.sen@cse.nitdgp.ac.in; anupam@ntu.edu.sg
OI Mondal, Anindan/0000-0002-6175-1380; Chattopadhyay,
   Anupam/0000-0002-8818-6983; Mahalat, Mahabub Hasan/0000-0003-3047-236X;
   Karmakar, Shubrojyoti/0000-0002-2984-3234
CR [Anonymous], 2022, ACM T EMBED COMPUT S, V22
   Chakraborty RS, 2017, IEEE T EMERG TOP COM, V5, P260, DOI 10.1109/TETC.2017.2654268
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Chen XM, 2018, IEEE T COMPUT AID D, V37, P1370, DOI 10.1109/TCAD.2017.2748021
   Dhar T, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3439951
   Dhar T, 2019, I CONF VLSI DESIGN, P537, DOI 10.1109/VLSID.2019.00124
   Dong C, 2020, IEEE ACCESS, V8, P158169, DOI 10.1109/ACCESS.2020.3001239
   Dupuis S, 2018, IEEE DES TEST, V35, P73, DOI 10.1109/MDAT.2017.2766170
   Dupuis S, 2015, DES AUT TEST EUROPE, P776
   Francq J, 2015, DES AUT TEST EUROPE, P770
   Hu NH, 2019, IEEE T EMERG TOP COM, V7, P253, DOI 10.1109/TETC.2017.2648739
   Huang K, 2020, IEEE T INF FOREN SEC, V15, P3387, DOI 10.1109/TIFS.2019.2946044
   Huang YW, 2018, IEEE T INF FOREN SEC, V13, P2746, DOI 10.1109/TIFS.2018.2833059
   Huang YW, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P130, DOI 10.1145/2976749.2978396
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Lesperance N, 2015, ASIA S PACIF DES AUT, P755, DOI 10.1109/ASPDAC.2015.7059101
   Liu C, 2020, IEEE T EMERG TOP COM, V8, P655, DOI 10.1109/TETC.2017.2787694
   Lyu YD, 2019, DES AUT TEST EUROPE, P408, DOI [10.23919/date.2019.8715179, 10.23919/DATE.2019.8715179]
   Mahajan YS, 2005, LECT NOTES COMPUT SC, V3542, P360
   Malekpour A, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3365578
   Mondal A, 2019, IEEE INT SOC CONF, P80, DOI 10.1109/SOCC46988.2019.1570548271
   Mondal A, 2018, PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), P215, DOI 10.1109/ISED.2018.8704062
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Nigh C, 2021, IEEE T VLSI SYST, V29, P544, DOI 10.1109/TVLSI.2021.3053553
   Nourian MA, 2018, J ELECTRON TEST, V34, P461, DOI 10.1007/s10836-018-5739-4
   Pan ZX, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415710
   Pomeranz I, 2004, IEEE T COMPUT, V53, P1497, DOI 10.1109/TC.2004.87
   Saha S, 2015, LECT NOTES COMPUT SC, V9293, P577, DOI 10.1007/978-3-662-48324-4_29
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Shabani A, 2021, IEEE T CIRCUITS-II, V68, P266, DOI 10.1109/TCSII.2020.3001263
   Shabani A, 2020, IEEE T COMPUT AID D, V39, P25, DOI 10.1109/TCAD.2018.2889663
   Wang XM, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3422353
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xue MF, 2013, 2013 IEEE 11TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC), P131, DOI 10.1109/DASC.2013.50
   Zhou B, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656077
   Zhou B, 2016, IEEE T COMPUT AID D, V35, P792, DOI 10.1109/TCAD.2015.2460551
   Zou MH, 2018, IEEE T COMPUT AID D, V37, P1384, DOI 10.1109/TCAD.2017.2753201
NR 38
TC 0
Z9 0
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3545000
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900011
DA 2024-07-18
ER

PT J
AU Yuan, G
   Dong, PY
   Sun, MS
   Niu, W
   Li, ZG
   Cai, YX
   Li, YY
   Liu, J
   Jiang, WW
   Lin, X
   Ren, B
   Tang, XL
   Wang, YZ
AF Yuan, Geng
   Dong, Peiyan
   Sun, Mengshu
   Niu, Wei
   Li, Zhengang
   Cai, Yuxuan
   Li, Yanyu
   Liu, Jun
   Jiang, Weiwen
   Lin, Xue
   Ren, Bin
   Tang, Xulong
   Wang, Yanzhi
TI Mobile or FPGA? A Comprehensive Evaluation on Energy Efficiency and a
   Unified Optimization Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DNN model compression; edge device; efficient deep learning
ID CNN; ACCELERATOR
AB Efficient deployment of Deep Neural Networks (DNNs) on edge devices (i.e., FPGAs and mobile platforms) is very challenging, especially under a recent witness of the increasing DNN model size and complexity. Model compression strategies, including weight quantization and pruning, are widely recognized as effective approaches to significantly reduce computation and memory intensities, and have been implemented in many DNNs on edge devices. However, most state-of-the-art works focus on ad hoc optimizations, and there lacks a thorough study to comprehensively reveal the potentials and constraints of different edge devices when considering different compression strategies. In this article, we qualitatively and quantitatively compare the energy efficiency of FPGA-based and mobile-based DNN executions using mobile GPU and provide a detailed analysis. Based on the observations obtained from the analysis, we propose a unified optimization framework using block-based pruning to reduce the weight storage and accelerate the inference speed on mobile devices and FPGAs, achieving high hardware performance and energy-efficiency gain while maintaining accuracy.
C1 [Yuan, Geng; Dong, Peiyan; Sun, Mengshu; Li, Zhengang; Cai, Yuxuan; Li, Yanyu; Lin, Xue; Wang, Yanzhi] Northeastern Univ, Boston, MA 02115 USA.
   [Niu, Wei; Ren, Bin] Coll William & Mary, Williamsburg, VA 23187 USA.
   [Liu, Jun] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Jiang, Weiwen] Univ Notre Dame, Notre Dame, IN 46556 USA.
   [Tang, Xulong] Univ Pittsburgh, Pittsburgh, PA 15260 USA.
C3 Northeastern University; William & Mary; Carnegie Mellon University;
   University of Notre Dame; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); University of Pittsburgh
RP Yuan, G (corresponding author), Northeastern Univ, Boston, MA 02115 USA.
EM yuan.geng@northeastern.edu; dong.pe@northeastern.edu;
   sun.meng@northeastern.edu; wniu@email.wm.edu; li.zhen@northeastern.edu;
   cai.yuxu@northeastern.edu; li.yanyu@northeastern.edu;
   junliu2@andrew.cmu.edu; wjiang2@nd.edu; xue.lin@northeastern.edu;
   bren@cs.wm.edu; tax6@pitt.edu; yanz.wang@northeastern.edu
RI Niu, Wei/GRY-7041-2022
OI Niu, Wei/0000-0002-2697-7042; Liu, Jun/0000-0003-3808-4599; Tang,
   Xulong/0000-0002-3385-2053; Sun, Mengshu/0000-0003-3540-1464
FU National Science Foundation [CCF-1919117, CNS-1909172, CCF2047516,
   CCF-1901378]; Jeffress Trust Awards in Interdisciplinary Research
   toWilliam Mary
FX This research is partially funded by National Science Foundation Grants
   No. CCF-1919117, No. CNS-1909172, No. CCF2047516 (CAREER), and No.
   CCF-1901378, and Jeffress Trust Awards in Interdisciplinary Research
   toWilliam & Mary. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of NSF or Thomas F. and Kate Miller
   Jeffress Memorial Trust.
CR Ashari A, 2015, ACM SIGPLAN NOTICES, V50, P173, DOI [10.1145/2688500.2688521, 10.1145/2858788.2688521]
   Bai L, 2018, IEEE T CIRCUITS-II, V65, P1415, DOI 10.1109/TCSII.2018.2865896
   Bezanson J, 2017, SIAM REV, V59, P65, DOI 10.1137/141000671
   Boehm M, 2018, Arxiv, DOI arXiv:1801.00829
   Chang SE, 2020, Arxiv, DOI arXiv:2009.07460
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Cheng Gong, 2019, P INT JOINT C NEURAL
   Choi J, 2018, Arxiv, DOI [arXiv:1805.06085, DOI 10.48550/ARXIV.1805.06085, 10.48550/arXiv.1805.06085]
   Cong J., 2018, P 2018 ACMSIGDA INT, P288, DOI [DOI 10.1145/3174243.3174970.288-288, DOI 10.1145/3174243.3174970, 10.1145/3174243.3174970]
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Courbariaux Y., 2015, ADV NEURAL INFORM PR, P3123, DOI DOI 10.5555/2969442.2969588
   Dai Xiaoliang, 2017, arXiv
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Ding CW, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P33, DOI 10.1145/3289602.3293904
   Ding CW, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P395, DOI 10.1145/3123939.3124552
   Dong X., 2019, Advances in Neural Information Processing Systems, V32, P759
   Nguyen DT, 2019, IEEE T VLSI SYST, V27, P1861, DOI 10.1109/TVLSI.2019.2905242
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Gong RH, 2019, IEEE I CONF COMP VIS, P4851, DOI 10.1109/ICCV.2019.00495
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Guo KY, 2017, IEEE MICRO, V37, P18, DOI 10.1109/MM.2017.39
   Guo P, 2018, I C FIELD PROG LOGIC, P51, DOI 10.1109/FPL.2018.00016
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Han S, 2015, ADV NEUR IN, V28
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   He ZZ, 2019, PROC CVPR IEEE, P11430, DOI 10.1109/CVPR.2019.01170
   Jang H, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P250, DOI 10.1145/3307650.3322214
   Jiang Su, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P16, DOI 10.1007/978-3-319-78890-6_2
   Jiang WW, 2020, Arxiv, DOI arXiv:2007.09087
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Jiang WW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358192
   Jiang WW, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317757
   Jiang X, 2020, P MACH LEARN SYST, P1
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Leng C, 2018, AAAI CONF ARTIF INTE, P3466
   Li FF, 2016, Arxiv, DOI arXiv:1605.04711
   Li TH, 2019, PROC CVPR IEEE, P3972, DOI 10.1109/CVPR.2019.00410
   Li Yingwei, 2020, P INT C LEARNING REP
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Lin XF, 2017, ADV NEUR IN, V30
   Liu N, 2019, Arxiv, DOI [arXiv:1907.03141, 10.1609/aaai.v34i04.5924]
   Liu Z, 2019, Arxiv, DOI arXiv:1810.05270
   Lu Qing, 2019, arXiv
   Luo C, 2019, IEICE T INF SYST, VE102D, P1037, DOI 10.1587/transinf.2018RCP0008
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Ma XL, 2020, AAAI CONF ARTIF INTE, V34, P5117
   Ma Xiaolong, 2020, P 34 AAAI C ARTIFICI
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Mao HZ, 2017, Arxiv, DOI arXiv:1705.08922
   Miyashita D, 2016, Arxiv, DOI arXiv:1603.01025
   Nakahara H., 2017, P 27 INT C FIELD PRO, P1
   Nakahara H, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P301, DOI 10.1109/FPT.2018.00058
   Nakahara H, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P31, DOI 10.1145/3174243.3174266
   Nakahara H, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P277, DOI 10.1109/FPT.2016.7929552
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Niu Y, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P266, DOI 10.1145/3373087.3375302
   Preusser TB, 2018, DES AUT TEST EUROPE, P833, DOI 10.23919/DATE.2018.8342121
   Qasaimeh M, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/icess.2019.8782524
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   qualcomm, US
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Sharma H, 2016, INT SYMP MICROARCH
   Shi RB, 2020, Arxiv, DOI arXiv:2005.05758
   Soomro K, 2012, Arxiv, DOI arXiv:1212.0402
   TensorFlow, US
   Venieris SI, 2019, IEEE T NEUR NET LEAR, V30, P326, DOI 10.1109/TNNLS.2018.2844093
   Wang JS, 2018, I C FIELD PROG LOGIC, P163, DOI 10.1109/FPL.2018.00035
   Wen W, 2016, ADV NEUR IN, V29
   Williams C.K.I., PASCAL VISUAL OBJECT
   Yu JC, 2018, DES AUT TEST EUROPE, P704, DOI 10.23919/DATE.2018.8342100
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Yu YX, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P122, DOI 10.1145/3373087.3375311
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P35, DOI 10.1145/3020078.3021727
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
   Zhang JL, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P25, DOI 10.1145/3020078.3021698
   Zhang JQ, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P292, DOI 10.1145/3307650.3322263
   Zhang TY, 2018, Arxiv, DOI arXiv:1804.03294
   Zhao RZ, 2017, LECT NOTES COMPUT SC, V10216, P255, DOI 10.1007/978-3-319-56258-2_22
   Zhou Aojun, 2017, P INT C LEARNING REP
   Zhou Shuchang, 2016, arXiv
   Zhu S., 2017, ICLR, P1
NR 85
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 65
DI 10.1145/3528578
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200018
DA 2024-07-18
ER

PT J
AU Chen, H
   Zhang, ZH
   Chen, P
   Luo, XZ
   Li, SQ
   Liu, WC
AF Chen, Hui
   Zhang, Zihao
   Chen, Peng
   Luo, Xiangzhong
   Li, Shiqing
   Liu, Weichen
TI MARCO: A High-performance Task Mapping and Routing Co-optimization
   Framework for Point-to-Point NoC-based Heterogeneous Computing Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mapping; routing; noc; heterogeneous computing systems
ID SEARCH; SMART
AB Heterogeneous computing systems (HCSs), which consist of various processing elements (PEs) that vary in their processing ability, are usually facilitated by the network-on-chip (NoC) to interconnect its components. The emerging point-to-point NoCs which support single-cycle-multi-hop transmission, reduce or eliminate the latency dependence on distance, addressing the scalability concern raised by high latency for long-distance transmission and enlarging the design space of the routing algorithm to search the non-shortest paths. For such point-to-point NoC-based HCSs, resource management strategies which are managed by compilers, scheduler, or controllers, e.g., mapping and routing, are complicated for the following reasons: (i) Due to the heterogeneity, mapping and routing need to optimize computation and communication concurrently (for homogeneous computing systems, only communication). (ii) Conducting mapping and routing consecutively cannot minimize the schedule length in most cases since the PEs with high processing ability may locate in the crowded area and suffer from high resource contention overhead. (iii) Since changing the mapping selection of one task will reconstruct the whole routing design space, the exploration of mapping and routing design space is challenging. Therefore, in this work, we propose MARCO, the mapping and routing co-optimization framework, to decrease the schedule length of applications on point-to-point NoC-based HCSs. Specifically, we revise the tabu search to explore the design space and evaluate the quality of mapping and routing. The advanced reinforcement learning (RL)algorithm, i.e., advantage actor-critic, is adopted to efficiently compute paths. We perform extensive experiments on various real applications, which demonstrates that the MARCO achieves a remarkable performance improvement in terms of schedule length (+44.94% similar to +50.18%) when compared with the state-of-the-art mapping and routing co-optimization algorithm for homogeneous computing systems. We also compare MARCO with different combinations of state-of-the-art mapping and routing approaches.
C1 [Chen, Hui; Zhang, Zihao; Chen, Peng; Luo, Xiangzhong; Li, Shiqing; Liu, Weichen] Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore.
   [Chen, Peng] Natl Univ Singapore, 21 Lower Kent Ridge Rd, Singapore 119077, Singapore.
C3 Nanyang Technological University; National University of Singapore
RP Chen, H (corresponding author), Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore.
EM hui.chen@ntu.edu.sg; zzhang049@e.ntu.edu.sg; chnp616@gmail.com;
   xiangzho001@e.ntu.edu.sg; shiqing.li@ntu.edu.sg; liu@ntu.edu.sg
RI Luo, Xiangzhong/U-8525-2019
OI Luo, Xiangzhong/0000-0002-9546-0960
FU Ministry of Education, Singapore, under its Academic Research Fund Tier
   2 [MoE2019-T2-1-071]; Ministry of Education, Singapore, under its
   Academic Research Fund Tier 1 [MoE2019-T1-001-072]; Nanyang
   Technological University, Singapore, under its NAP [M4082282]; Nanyang
   Technological University, Singapore, under its SUG [M4082087]
FX This work is partially supported by the Ministry of Education,
   Singapore, under its Academic Research Fund Tier 2 (MoE2019-T2-1-071)
   and Tier 1 (MoE2019-T1-001-072), and Nanyang Technological University,
   Singapore, under its NAP (M4082282) and SUG (M4082087).
CR Ali S., 2000, Proceedings 9th Heterogeneous Computing Workshop (HCW 2000) (Cat. No.PR00556), P185, DOI 10.1109/HCW.2000.843743
   [Anonymous], SOFT COMPUT, DOI DOI 10.3923/IJSCOMP.2011.136.142
   Arostegui MA, 2006, INT J PROD ECON, V103, P742, DOI 10.1016/j.ijpe.2005.08.010
   Asgarieh Y, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3356235
   BARTO AG, 1983, IEEE T SYST MAN CYB, V13, P834, DOI 10.1109/TSMC.1983.6313077
   Chen CHO, 2013, DES AUT TEST EUROPE, P338
   Chen Hugh, 2020, ARXIV200616234
   Chen P, 2021, IEEE T COMPUT AID D, V40, P1381, DOI 10.1109/TCAD.2020.3015440
   Chen P, 2020, ASIA S PACIF DES AUT, P205, DOI 10.1109/ASP-DAC47756.2020.9045103
   Chen SK, 2019, INT J PROD RES, V57, P3080, DOI 10.1080/00207543.2018.1535205
   Chen XF, 2019, IEEE INTERNET THINGS, V6, P4005, DOI 10.1109/JIOT.2018.2876279
   Chen XM, 2016, IEEE T VLSI SYST, V24, P3013, DOI 10.1109/TVLSI.2016.2538284
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Feng Chaochao, 2010, P 3 INT WORKSH NETW, P11, DOI DOI 10.1145/1921249.1921254
   Fettes Q, 2019, IEEE T COMPUT, V68, P375, DOI 10.1109/TC.2018.2875476
   Fujiwara Ikki, 2013, 2013 IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip (MCSoC), P73, DOI 10.1109/MCSoC.2013.10
   Hölzenspies PKF, 2010, INT J PARALLEL PROG, V38, P68, DOI 10.1007/s10766-009-0120-y
   Hu JC, 2004, DES AUT CON, P260
   Kaushik S, 2011, IEEE INT SOC CONF, P185, DOI 10.1109/SOCC.2011.6085078
   Krishnakumar A, 2020, IEEE T COMPUT AID D, V39, P4064, DOI 10.1109/TCAD.2020.3012861
   Lin TR, 2020, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA47549.2020.00018
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Park S, 2012, DES AUT CON, P398
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Rathore V., 2019, 56 DAC, P1
   Said Gamal Abd El-Nasser A., 2014, ARXIV PREPRINT ARXIV
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, P IEEE RAP SYST PROT, P55, DOI 10.1109/RSP.2009.18
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   TAILLARD E, 1991, PARALLEL COMPUT, V17, P443, DOI 10.1016/S0167-8191(05)80147-4
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Thies W, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P365, DOI 10.1145/1854273.1854319
   WITTEN IH, 1977, INFORM CONTROL, V34, P286, DOI 10.1016/S0019-9958(77)90354-0
   Yue YJ, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION (ICMA), P13, DOI 10.1109/ICMA.2017.8015780
NR 35
TC 2
Z9 2
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 54
DI 10.1145/3476985
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600005
OA Green Published
DA 2024-07-18
ER

PT J
AU Leon, V
   Paparouni, T
   Petrongonas, E
   Soudris, D
   Pekmestzi, K
AF Leon, Vasileios
   Paparouni, Theodora
   Petrongonas, Evangelos
   Soudris, Dimitrios
   Pekmestzi, Kiamal
TI Improving Power of DSP and CNN Hardware Accelerators Using Approximate
   Floating-point Multipliers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; logic approximations; arithmetic circuits;
   approximate multiplier; floating-point; low-power; error analysis;
   pareto analysis
ID IMPLEMENTATION; DESIGN
AB Approximate computing has emerged as a promising design alternative for delivering power-efficient systems and circuits by exploiting the inherent error resiliency of numerous applications. The current article aims to tackle the increased hardware cost of floating-point multiplication units, which prohibits their usage in embedded computing. We introduce AFMU (Approximate Floating-point MUltiplier), an area/power-efficient family of multipliers, which apply two approximation techniques in the resource-hungry mantissa multiplication and can be seamlessly extended to support dynamic configuration of the approximation levels via gating signals. AFMU offers large accuracy configuration margins, provides negligible logic overhead for dynamic configuration, and detects unexpected results that may arise due to the approximations. Our evaluation shows that AFMU delivers energy gains in the range 3.6%-53.5% for half-precision and 37.2%-82.4% for single-precision, in exchange for mean relative error around 0.05%-3.33% and 0.01%-2.20%, respectively. In comparison with state-of-the-art multipliers, AFMU exhibits up to 4-6x smaller error on average while delivering more energy-efficient computing. The evaluation in image processing shows that AFMU provides sufficient quality of service, i.e., more than 50db PSNR and near 1 SSIM values, and up to 57.4% power reduction. When used in floating-point CNNs, the accuracy loss is small (or zero), i.e., up to 5.4% for MNIST and CIFAR-10, in exchange for up to 63.8% power gain.
C1 [Leon, Vasileios; Paparouni, Theodora; Petrongonas, Evangelos; Soudris, Dimitrios; Pekmestzi, Kiamal] Natl Tech Univ Athens, Sch Elect & Comp Engn, Microprocessors & Digital Syst Lab, Zografou Campus,9 Heroon Polytech, Athens, Greece.
C3 National Technical University of Athens
RP Leon, V (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Microprocessors & Digital Syst Lab, Zografou Campus,9 Heroon Polytech, Athens, Greece.
EM vleon@microlab.ntua.gr; tpapa@microlab.ntua.gr;
   vpetrog@microlab.ntua.gr; dsoudris@microlab.ntua.gr;
   pekmes@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014
CR Akbari O, 2017, IEEE T VLSI SYST, V25, P1352, DOI 10.1109/TVLSI.2016.2643003
   [Anonymous], 2017, ACM J EMERG TECH COM, DOI DOI 10.1145/3094124
   [Anonymous], 2017, NIPS
   Chakradhar ST, 2010, DES AUT CON, P865
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Han J, 2013, PROC EUR TEST SYMP
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   IEEE Standard for Floating-Point Arithmetic, 2019, IEEE Standard for Floating-Point Arithmetic, DOI [DOI 10.1109/IEEESTD.2019.8766229, 10.1109/IEEESTD.2019.8766229]
   Imani M., 2018, Proceedings of the International Symposium on Low Power Electronics and Design, P12
   Imani M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317774
   Imani M, 2017, DES AUT CON, DOI 10.1145/3061639.3062210
   Jiang H., 2015, P ACM GREAT LAK S VL, P343
   Jiang HL, 2019, IEEE T CIRCUITS-I, V66, P189, DOI 10.1109/TCSI.2018.2856245
   Jiang HL, 2016, IEEE T COMPUT, V65, P2638, DOI 10.1109/TC.2015.2493547
   Jiao X, 2017, DES AUT TEST EUROPE, P482, DOI 10.23919/DATE.2017.7927037
   Jiao X, 2017, DES AUT TEST EUROPE, P1183, DOI 10.23919/DATE.2017.7927168
   Kahng AB, 2012, DES AUT CON, P820
   Kamal M, 2014, DES AUT TEST EUROPE
   Krizhevsky A., 2020, THE CIFAR 10 DATASET
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Kurdahi FJ, 2010, IEEE T VLSI SYST, V18, P852, DOI 10.1109/TVLSI.2009.2016665
   Langhammer M, 2015, P S COMP ARITHM, P26, DOI 10.1109/ARITH.2015.18
   LeCun Y, 2020, MNIST HANDWRITTEN DI
   Leon V, 2019, IET CIRC DEVICE SYST, V13, P816, DOI 10.1049/iet-cds.2018.5039
   Leon V, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317793
   Leon V, 2018, IEEE MICRO, V38, P40, DOI 10.1109/MM.2018.043191124
   Leon V, 2018, IEEE T VLSI SYST, V26, P421, DOI 10.1109/TVLSI.2017.2767858
   Liu C, 2014, DES AUT TEST EUROPE
   Liu WQ, 2020, P IEEE, V108, P394, DOI 10.1109/JPROC.2020.2975695
   Liu WQ, 2019, IEEE T COMPUT, V68, P804, DOI 10.1109/TC.2018.2890222
   Liu WQ, 2017, IEEE T COMPUT, V66, P1435, DOI 10.1109/TC.2017.2672976
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Narayanamoorthy S, 2015, IEEE T VLSI SYST, V23, P1180, DOI 10.1109/TVLSI.2014.2333366
   Ragavan R, 2017, DES AUT TEST EUROPE, P476, DOI 10.23919/DATE.2017.7927036
   Shafique M, 2016, DES AUT CON, DOI 10.1145/2897937.2906199
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Shin D, 2010, DES AUT TEST EUROPE, P957
   Tong JYF, 2000, IEEE T VLSI SYST, V8, P273, DOI 10.1109/92.845894
   Vahdat S, 2019, IEEE T VLSI SYST, V27, P1161, DOI 10.1109/TVLSI.2018.2890712
   Venkatachalam S, 2019, IEEE T COMPUT, V68, P1697, DOI 10.1109/TC.2019.2926275
   Venkataramani Swagath, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P1, DOI 10.1145/2540708.2540710
   Yazdanbakhsh A, 2015, DES AUT TEST EUROPE, P812
   Yin PP, 2018, J SIGNAL PROCESS SYS, V90, P641, DOI 10.1007/s11265-017-1280-4
   Zendegani R, 2017, IEEE T VLSI SYST, V25, P393, DOI 10.1109/TVLSI.2016.2587696
   Zhang H, 2014, PLANT BIOTECHNOL J, V12, P797, DOI 10.1111/pbi.12200
NR 49
TC 10
Z9 10
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 39
DI 10.1145/3448980
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100002
DA 2024-07-18
ER

PT J
AU Saha, D
   Sur-Kolay, S
AF Saha, Debasri
   Sur-Kolay, Susmita
TI Minimization of WCRT with Recovery Assurance from Hardware Trojans for
   Tasks on FPGA-based Cloud
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DPR-enabled FPGA; task scheduling; WCRT; hardware Trojan attacks; power
   minimization; cloud architecture
ID SYSTEMS
AB Dynamic partial reconfiguration (DPR) enabled FPGA-based Cloud architecture acts as a flexible and efficient shared environment to facilitates application support to users' request at low cost. While on one hand we need to handle a variety of tasks, such as periodic or sporadic, deadline or non-deadline, high or low critical tasks from the point of producing correct results, on the other hand we are constrained to use untrusted FPGA-based application IP blocks procured from various third-party vendors, which may contain hardware Trojan horse (HTH) affecting throughput and reliability of the Cloud. We propose Trojan-aware processing of tasks by monitored execution of a task on different untrusted cores, and then one more execution is done upon detection of hardware Trojan effects. For this stringent scheduling environment, the proposed dynamic scheduling algorithm is also properly extended to guarantee successful recovery from Trojan effects for all accepted tasks. Experimental results show that our algorithm improves worst-case-response-time for all tasks including non-deadline tasks and achieves lower task rejection rate for the deadline tasks, through judicious non-uniform partitioning of FPGAs based on supported jobs and subsequent better resource utilization, compared to that for existing Trojan-aware scheduling techniques.
C1 [Saha, Debasri] Univ Calcutta, AK Choudhury Sch Informat Technol, JD-2,Sect 3, Kolkata 700106, India.
   [Sur-Kolay, Susmita] Indian Stat Inst, Adv Comp & Microelect Unit, 203 BT Rd, Kolkata 700108, India.
C3 University of Calcutta; Indian Statistical Institute; Indian Statistical
   Institute Kolkata
RP Saha, D (corresponding author), Univ Calcutta, AK Choudhury Sch Informat Technol, JD-2,Sect 3, Kolkata 700106, India.
EM debasri_cu@yahoo.in; ssk@isical.ac.in
CR Aliyu A., 2014, INT J SCI TECHNOL RE, V3, P3
   Banerjee P, 2011, IEEE T COMPUT AID D, V30, P8, DOI 10.1109/TCAD.2010.2079390
   Basak A, 2017, IEEE T INF FOREN SEC, V12, P1515, DOI 10.1109/TIFS.2017.2658544
   Biondi A, 2017, NASA ESA CONF, P172, DOI 10.1109/AHS.2017.8046375
   Charitopoulos George, 2015, Applied Reconfigurable Computing. 11th International Symposium, ARC 2015. Proceedings: LNCS 9040, P487, DOI 10.1007/978-3-319-16214-0_45
   Damschen M., 2019, THESIS
   Damschen M, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/3014059
   Guha K, 2020, I CONF VLSI DESIGN, P143, DOI 10.1109/VLSID49098.2020.00042
   Guha K, 2020, J SUPERCOMPUT, V76, P8972, DOI 10.1007/s11227-020-03184-3
   Guha K, 2019, MICROPROCESS MICROSY, V71, DOI 10.1016/j.micpro.2019.102865
   Guha K, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P537, DOI 10.1109/DSD.2018.00094
   Guha K, 2018, I CONF VLSI DESIGN, P463, DOI 10.1109/VLSID.2018.114
   Iordache A, 2016, INT CONF UTIL CLOUD, P1, DOI 10.1145/2996890.2996895
   Mitra T, 2018, IEEE DES TEST, V35, P8, DOI 10.1109/MDAT.2018.2794204
   Rajendran J, 2016, IEEE T VLSI SYST, V24, P2946, DOI 10.1109/TVLSI.2016.2530092
   Saha S, 2018, NASA ESA CONF, P299, DOI 10.1109/AHS.2018.8541449
   Saha S, 2018, IEEE T MULTI-SCALE C, V4, P41, DOI 10.1109/TMSCS.2017.2691701
   Saha S, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3056561
   Townsend KR, 2015, INT J RECONFIGURABLE, V2015, DOI 10.1155/2015/826283
   Xiang Y., 2014, P INT C CODEC ISSS 1
   Xiang Y, 2018, INTEGRATION, V61, P114, DOI 10.1016/j.vlsi.2017.11.007
   Xiang Y, 2015, IEEE T VLSI SYST, V23, P2876, DOI 10.1109/TVLSI.2014.2381658
   Xilinx, 2018, 7 SERIES FPGAS CLOCK
NR 23
TC 2
Z9 2
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 1
DI 10.1145/3409479
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800001
OA Bronze
DA 2024-07-18
ER

PT J
AU Tiku, S
   Pasricha, S
AF Tiku, Saideep
   Pasricha, Sudeep
TI Overcoming Security Vulnerabilities in Deep Learning-based Indoor
   Localization Frameworks on Mobile Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Indoor localization; security; reliability; indoor navigation; spoofing;
   AP attacks; deep learning
ID CYBER-ATTACKS
AB Indoor localization is an emerging application domain for the navigation and tracking of people and assets. Ubiquitously available Wi-Fi signals have enabled low-cost fingerprinting-based localization solutions. Further, the rapid growth in mobile hardware capability now allows high-accuracy deep learning-based frameworks to be executed locally on mobile devices in an energy-efficient manner. However, existing deep learning-based indoor localization solutions are vulnerable to access point (AP) attacks. This article presents an analysis into the vulnerability of a convolutional neural network-based indoor localization solution to AP security compromises. Based on this analysis, we propose a novel methodology to maintain indoor localization accuracy, even in the presence of AP attacks. The proposed secured neural network framework (S-CNNLOC) is validated across a benchmark suite of paths and is found to deliver up to 10x more resiliency to malicious AP attacks compared to its unsecured counterpart.
C1 [Tiku, Saideep; Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
C3 Colorado State University
RP Tiku, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
EM saideep@colostate.edu; sudeep@colostate.edu
RI tiku, saideep/AAY-6995-2020; Pasricha, Sudeep/AAJ-9463-2020
OI tiku, saideep/0000-0003-4017-1392; Pasricha, Sudeep/0000-0002-0846-0066
FU National Science Foundation (NSF) [ECCS-1646562]
FX This research was supported by the National Science Foundation (NSF)
   under grant number ECCS-1646562. Author addresses: S. Tiku and S.
   Pasricha, Department of Electrical and Computer Engineering, Colorado
   State University, Fort Collins, Colorado, USA, 80523-1373; email:
   {saideep, sudeep}@colostate.edu.
CR [Anonymous], 2019, THIS GPS SPOOFING HA
   [Anonymous], 2019, SPOOFING BLACK SEA W
   [Anonymous], 2000, P IEEE INT C COMP CO
   [Anonymous], 2019, 80211MC IEEE
   [Anonymous], 2019, PLANE CRASH GAVE AME
   [Anonymous], 2019, TOP 33 INDOOR LOCALI
   [Anonymous], 2019, BRIEF HIST GPS
   Barbara D., 2000, P INT C EXT DAT TECH
   Bonebrake C, 2014, IEEE SECUR PRIV, V12, P82, DOI 10.1109/MSP.2014.40
   Cao JT, 2018, ACS SENSORS, V3, P1087, DOI 10.1021/acssensors.8b00332
   Chang L., 2015, P MOBICOM WORKSH CHA
   Chen Y., 2010, P INT C STRUCT INT E
   Chen Z., 2017, P C EM NETW EXP TECH
   Cheng YK, 2016, IEEE VTS VEH TECHNOL, DOI 10.1109/VTCSpring.2016.7504333
   Corina K., 2011, AMBIENT ASSISTED LIV, V2011
   Dickinson P, 2016, INT C INDOOR POSIT
   Jansen K, 2018, P IEEE S SECUR PRIV, P1018, DOI 10.1109/SP.2018.00012
   Khalajmehrabadi A, 2017, IEEE T MOBILE COMPUT, V16, P2079, DOI 10.1109/TMC.2016.2616465
   Langlois C, 2017, IEEE CONSUM ELECTR M, V6, P70, DOI 10.1109/MCE.2017.2714719
   Larcom J. A., 2013, P C TECHN HOM SEC HS
   Lau S., 2009, P WORKSH EXP EV CHAR
   Lazos L, 2011, IEEE NETWORK, V25, P30, DOI 10.1109/MNET.2011.5687950
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   LEE JS, 1983, COMPUT VISION GRAPH, V24, P255, DOI 10.1016/0734-189X(83)90047-6
   Lu ZH, 2014, MATH PROBL ENG, V2014, DOI 10.1155/2014/207474
   Machaj J, 2011, INT C INDOOR POSIT, DOI 10.1109/IPIN.2011.6071929
   Guerrero-Higueras AM, 2018, ROBOT AUTON SYST, V99, P75, DOI 10.1016/j.robot.2017.10.006
   Guerrero-Higueras AM, 2017, COMPUT SECUR, V70, P422, DOI 10.1016/j.cose.2017.06.013
   Meng H, 2011, RES PROGR CHEM, P11
   Mittal A., 2018, P C GREAT LAK S VLSI
   Mohammadi M, 2018, IEEE INTERNET THINGS, V5, P624, DOI 10.1109/JIOT.2017.2712560
   Ou L., 2016, P INT C PAR DISTR SY
   Pasricha S., 2015, P C HARDW SOFTW COD
   Schmitz J, 2016, IEEE INT C MICROELEC, P164, DOI 10.1109/ICMTS.2016.7476199
   Shu YC, 2016, IEEE T IND ELECTRON, V63, P2424, DOI 10.1109/TIE.2015.2509917
   Silva A. A. A., 2015, P S COMP COMM ISCC 1
   Soltanaghaei E., 2018, P C MOB SYST APPL SE
   Spasova V., 2014, Int J Adv Comput Res, V4, P94
   Tiku S, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/ICESS.2019.8782496
   Tiku S, 2019, IEEE DES TEST, V36, P18, DOI 10.1109/MDAT.2019.2906105
   Ubisense Research Network, 2017, UBISENSE RES NETWORK
   Vasisht D., 2015, P SPEC INT GROUP DAT
   Wang X., 2015, P WIR COMM NETW C WC
   Wu CS, 2015, IEEE T MOBILE COMPUT, V14, P444, DOI 10.1109/TMC.2014.2320254
   Xu W., 2005, P C MOB AD HOC NETW
   Zhang F, 2018, IET IMAGE PROCESS, V12, P485, DOI 10.1049/iet-ipr.2017.0389
   Zhang W, 2016, NEUROCOMPUTING, V194, P279, DOI 10.1016/j.neucom.2016.02.055
   Zou H, 2016, IEEE T WIREL COMMUN, V15, P1252, DOI 10.1109/TWC.2015.2487963
NR 48
TC 11
Z9 13
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 114
DI 10.1145/3362036
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500003
OA Bronze
DA 2024-07-18
ER

PT J
AU Arrestier, F
   Desnos, K
   Juarez, E
   Menard, D
AF Arrestier, Florian
   Desnos, Karol
   Juarez, Eduardo
   Menard, Daniel
TI Numerical Representation of Directed Acyclic Graphs for Efficient
   Dataflow Embedded Resource Allocation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Dataflow; numerical modeling; resource allocation
ID PARTIAL EXPANSION GRAPHS
AB Stream processing applications running on Heterogeneous Multi-Processor Systems on Chips (HMPSoCs) require efficient resource allocation and management, both at compile-time and at runtime. To cope with modern adaptive applications whose behavior can not be exhaustively predicted at compile-time, runtime managers must be able to take resource allocation decisions on-the-fly, with a minimum overhead on application performance.
   Resource allocation algorithms often rely on an internal modeling of an application. Directed Acyclic Graph (DAGs) are the most commonly used models for capturing control and data dependencies between tasks. DAGs are notably often used as an intermediate representation for deploying applications modeled with a dataflow Model of Computation (MoC) on HMPSoCs. Building such intermediate representation at runtime for massively parallel applications is costly both in terms of computation and memory overhead.
   In this paper, an intermediate representation of DAGs for resource allocation is presented. This new representation shows improved performance for run-time analysis of dataflow graphs with less overhead in both computation time and memory footprint. The performances of the proposed representation are evaluated on a set of computer vision and machine learning applications.
C1 [Arrestier, Florian; Desnos, Karol; Menard, Daniel] Univ Rennes, INSA Rennes, CNRS, IETR,UMR 6164, Rennes, France.
   [Juarez, Eduardo] Univ Politecn Madrid, CITSEM, Madrid, Spain.
C3 Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS);
   Institut National des Sciences Appliquees de Rennes; Universidad
   Politecnica de Madrid; Centro de Investigacion en Tecnologias Software
   Sistemas Multimedia para la Sostenibilidad (CITSEM)
RP Arrestier, F (corresponding author), Univ Rennes, INSA Rennes, CNRS, IETR,UMR 6164, Rennes, France.
EM florian.arrestier@insa-rennes.fr; karol.desnos@insa-rennes.fr;
   eduardo.juarez@upm.es; daniel.menard@insa-rennes.fr
RI Menard, Daniel/AAL-7821-2021; Juarez, Eduardo/L-1243-2014
OI Juarez, Eduardo/0000-0002-6096-1511
FU European Union's Horizon 2020 research and innovation programme
   [732105]; French Agence Nationale de la Recherche [ANR-15-CE25-0015];
   Agence Nationale de la Recherche (ANR) [ANR-15-CE25-0015] Funding
   Source: Agence Nationale de la Recherche (ANR); H2020 - Industrial
   Leadership [732105] Funding Source: H2020 - Industrial Leadership
FX This project has received funding from the European Union's Horizon 2020
   research and innovation programme under grant agreement No 732105. and
   from the French Agence Nationale de la Recherche under grant
   ANR-15-CE25-0015 (ARTEFaCT project).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Arrestier F, 2018, 2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII), P47, DOI 10.1145/3229631.3229645
   Augonnet Cedric, 2009, STARPU UNIFIED PLATF, P16
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Damavandpeyma M, 2013, IEEE T COMPUT AID D, V32, P1495, DOI 10.1109/TCAD.2013.2265852
   Deroui Hamza, 2017, INT C EMB COMP SYST
   Desnos K, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P41, DOI 10.1109/SAMOS.2013.6621104
   Fradet P, 2012, DES AUT TEST EUROPE, P769
   Gautier T, 2013, INT PARALL DISTRIB P, P1299, DOI 10.1109/IPDPS.2013.66
   Heulot J, 2014, 2014 6TH EUROPEAN EMBEDDED DESIGN IN EDUCATION AND RESEARCH CONFERENCE (EDERC), P167, DOI 10.1109/EDERC.2014.6924381
   Keinert J., 2006, 2006 IEEE INT C AC S, V3, DOI 10.1109/ICASSP.2006.1660798
   Kronos Group, 2013, OPENVX API HARDW ACC
   Kwok Y.-K., 1997, THESIS
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Pelcat M, 2014, 2014 6TH EUROPEAN EMBEDDED DESIGN IN EDUCATION AND RESEARCH CONFERENCE (EDERC), P36, DOI 10.1109/EDERC.2014.6924354
   Piat J, 2009, IEEE WRK SIG PRO SYS, P145, DOI 10.1109/SIPS.2009.5336240
   Pino JoseL., 1995, A hierarchical multiprocessor scheduling framework for synchronous dataow graphs
   Ritz S., 1993, Proceedings. International Conference on Application-Specific Array Processors (Cat. No.93TH0572-8), P285, DOI 10.1109/ASAP.1993.397152
   Wu JH, 2018, DES AUT TEST EUROPE, P1304, DOI 10.23919/DATE.2018.8342215
   Zaki GF, 2017, J SIGNAL PROCESS SYS, V87, P107, DOI 10.1007/s11265-016-1107-8
   Zaki GF, 2012, IEEE INT CONF ASAP, P86, DOI 10.1109/ASAP.2012.14
NR 24
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 101
DI 10.1145/3358225
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700057
OA Green Published
DA 2024-07-18
ER

PT J
AU Lee, RP
   Markantonakis, K
   Akram, RN
AF Lee, Robert P.
   Markantonakis, Konstantinos
   Akram, Raja Naeem
TI Ensuring Secure Application Execution and Platform-Specific Execution in
   Embedded Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Internet of Things; secure application execution; platform specific
   execution; hardware-software binding
AB The Internet of Things (IoT) is expanding at a large rate, with devices found in commercial and domestic settings from industrial sensors to home appliances. However, as the IoT market grows, so does the number of attacks made against it with some reports claiming an increase of 600% in 2017. This work seeks to prevent code replacement, injection, and exploitation attacks by ensuring correct and platform specific application execution. This combines two previously studied problems: secure application execution and binding hardware and software. We present descriptions of both problems and requirements for ensuring both simultaneously. We then propose a scheme extending previous work that meets these requirements, and describe our implementation of the soft-core Secure Execution Processor developed and tested on Xilinx Spartan-6 FPGA. Finally, we analyse the scheme and our implementation according to performance and the requirements listed.
C1 [Lee, Robert P.; Markantonakis, Konstantinos; Akram, Raja Naeem] Royal Holloway Univ London, ISG Smart Card & IoT Secur Ctr, Egham Hill, Egham TW20 0EX, Surrey, England.
C3 University of London; Royal Holloway University London
RP Lee, RP (corresponding author), Royal Holloway Univ London, ISG Smart Card & IoT Secur Ctr, Egham Hill, Egham TW20 0EX, Surrey, England.
EM robert.lee.2013@live.rhul.ac.uk; k.markantonakis@rhul.ac.uk;
   r.n.akram@rhul.ac.uk
RI Akram, Raja Naeem/N-9162-2013
OI Akram, Raja Naeem/0000-0002-2789-4628; Lee, Robert/0000-0002-2172-0045
FU EPSRC; UK government as part of the Centre for Doctoral Training in
   Cyber Security at Royal Holloway, University of London [EP/K035584/1]
FX Robert P. Lee is supported by the EPSRC and the UK government as part of
   the Centre for Doctoral Training in Cyber Security at Royal Holloway,
   University of London (EP/K035584/1).
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   Atallah M.J., 2008, Proceedings of the 1st ACM workshop on Virtual machine security, P45
   Borghoff J, 2012, LECT NOTES COMPUT SC, V7658, P208, DOI 10.1007/978-3-642-34961-4_14
   Buchanan Erik, 2008, BLACK HAT, V8
   Christoulakis N, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P38, DOI 10.1145/2857705.2857735
   Columbus L., 2017, 2017 roundup Of Internet Of Things forecasts
   Davi L, 2015, DES AUT CON, DOI 10.1145/2744769.2744847
   de Clercq R, 2017, COMPUT SECUR, V68, P16, DOI 10.1016/j.cose.2017.03.013
   de Clercq Ruan, 2017, ABS170607257 CORR
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Genkin D, 2017, J CRYPTOL, V30, P392, DOI 10.1007/s00145-015-9224-2
   Kiriansky V, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE 11TH USENIX SECURITY SYMPOSIUM, P191
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P., 2018, P IEEE S SEC PRIV SP
   Krasinski R., 2003, METHOD BINDING SOFTW
   Lee RP, 2017, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY (ARES 2017), DOI 10.1145/3098954.3103158
   Lee Robert P., 2016, P 2 ACM WORKSH CYB P, DOI [10.1145/2899015.2899029, DOI 10.1145/2899015.2899029]
   Lipp M., 2018, arXiv
   Maene  P., 2015, P REV SEL PAP 4 INT, P131, DOI DOI 10.1007/978-3-319-29078-2_
   Maene Pieter, 2017, BLOCKCIPHERS
   Rasoolzadeh Shahram, 2016, Progress in Cryptology (AFRICACRYPT 2016). 8th International Conference in Cryptology. Proceedings: LNCS 9646, P109, DOI 10.1007/978-3-319-31517-1_6
   Rasoolzadeh S, 2017, LECT NOTES COMPUT SC, V10098, P3, DOI 10.1007/978-3-319-55714-4_1
   Sullivan D, 2016, DES AUT CON, DOI 10.1145/2744769.2898098
   Symantec Corporation, 2018, INT SEC TECHN REP IS
   Xilinx Inc, 2018, SPART 6 FPGA SP601 E
   Xilinx Inc, 2011, PICOBLAZE 8 BIT MICR
NR 26
TC 1
Z9 1
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 26
DI 10.1145/3284361
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200009
DA 2024-07-18
ER

PT J
AU Fellner, A
   Krenn, W
   Schlick, R
   Tarrach, T
   Weissenbacher, G
AF Fellner, Andreas
   Krenn, Willibald
   Schlick, Rupert
   Tarrach, Thorsten
   Weissenbacher, Georg
TI Model-based, Mutation-driven Test-case Generation Via Heuristic-guided
   Branching Search
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Test case generation; model-based testing; mutation testing;
   search-based testing; heuristics; parallel search
AB This work introduces a heuristic-guided branching search algorithm for model-based, mutation-driven test-case generation. The algorithm is designed towards the efficient and computationally tractable exploration of discrete, non-deterministic models with huge state spaces. Asynchronous parallel processing is a key feature of the algorithm. The algorithm is inspired by the successful path planning algorithm Rapidly exploring Random Trees (RRT). We adapt RRT in several aspects towards test-case generation. Most notably, we introduce parametrized heuristics for start and successor state selection, as well as a mechanism to construct test cases from the data produced during the search.
   We implemented our algorithm in the existing test-case generation framework MoMuT. We present an extensive evaluation of the proposed heuristics and parameters of the algorithm, based on a diverse set of demanding models obtained in an industrial context. In total, we continuously utilized 128 CPU cores on three servers for several weeks to gather the experimental data presented. We show that branching search works well and the use of multiple heuristics is justified. With our new algorithm, we are now able to process models consisting of over 2,300 concurrent objects. To our knowledge, there is no other mutation-driven test-case generation tool that is able to process models of this magnitude.
C1 [Fellner, Andreas] TU Wien, AIT Austrian Inst Technol, Vienna, Austria.
   [Fellner, Andreas; Krenn, Willibald; Schlick, Rupert; Tarrach, Thorsten] AIT Austrian Inst Technol, Giefinggasse 4, A-1210 Vienna, Austria.
   [Weissenbacher, Georg] TU Wien, Vienna, Austria.
   [Weissenbacher, Georg] Inst Log & Computat Formal Methods Syst Engn, Favoritenstr 9-11-192-4, A-1040 Vienna, Austria.
C3 Austrian Institute of Technology (AIT); Technische Universitat Wien;
   Austrian Institute of Technology (AIT); Technische Universitat Wien
RP Fellner, A (corresponding author), TU Wien, AIT Austrian Inst Technol, Vienna, Austria.
EM andreas.fellner@ait.ac.at; willibald.krenn@ait.ac.at;
   rupert.schlick@ait.ac.at; thorsten.tarrach@ait.ac.at;
   georg.weissenbacher@tuwien.ac.at
RI Schlick, Rupert/A-3110-2013
OI Schlick, Rupert/0000-0002-5644-1679; Tarrach,
   Thorsten/0000-0003-4409-8487; Weissenbacher, Georg/0000-0002-0143-632X
FU ECSEL joint undertaking [692455]; European Union's Horizon 2020 Research
   and Innovation Programme; Austrian Federal Ministry of Transport,
   Innovation and Technology (BMVIT) under the program "ICT of the Future"
   via FFG project [853308]; Austrian National Research Network
   [S11403-N23]; LogiCS doctoral program of the Austrian Science Fund (FWF)
   [W1255-N23]; Vienna Science and Technology Fund (WWTF) [VRG11-005]; FFG
   [845582, 1821983]
FX This work has been conducted within the ENABLE-S3 project that has
   received funding from the ECSEL joint undertaking under grant agreement
   no 692455. This joint undertaking receives support from the European
   Union's Horizon 2020 Research and Innovation Programme and Austria,
   Denmark, Germany, Finland, Czech Republic, Italy, Spain, Portugal,
   Poland, Ireland, Belgium, France, Netherlands, United Kingdom, Slovakia,
   and Norway. ENABLE-S3 is funded by the Austrian Federal Ministry of
   Transport, Innovation and Technology (BMVIT) under the program "ICT of
   the Future" via FFG project number 853308 between May 2016 and April
   2019. Furthermore, this work was partially supported by the Austrian
   National Research Network S11403-N23 (RiSE), the LogiCS doctoral program
   W1255-N23 of the Austrian Science Fund (FWF), by the Vienna Science and
   Technology Fund (WWTF) through the projects Heisenbugs project
   VRG11-005, by FFG projects number 845582 (TRUCONF) and 1821983
   (AutoDrive).
CR Abrial J R, 2010, Modeling in Event-B: system and softeng
   Aichernig B., 2015, P 2015 IEEE 8 INT C
   Aichernig Bernhard K., 2014, Tests and Proofs. 8th International Conference (TAP 2014). Held as Part of STAF 2014. Proceedings: LNCS 8570, P1, DOI 10.1007/978-3-319-09099-3_1
   Aichernig BK, 2015, SOFTW TEST VERIF REL, V25, P716, DOI 10.1002/stvr.1522
   Aichernig BK, 2015, SCI COMPUT PROGRAM, V97, P383, DOI 10.1016/j.scico.2014.05.004
   Akgun Baris, 2011, P 2011 IEEE RSJ INT
   Andrews JH, 2005, PROC INT CONF SOFTW, P402, DOI 10.1145/1062455.1062530
   [Anonymous], 1998, ALGORITHMIC COMPUTAT
   [Anonymous], 2008, P 8 ACM IEEE INT C E
   [Anonymous], 2014, P 22 ACM SIGSOFT INT
   [Anonymous], SOFTWARE TESTING VER
   Aycock J, 2003, ACM COMPUT SURV, V35, P97, DOI 10.1145/857076.857077
   Back Ralph-Johan, 1983, P 2 ANN ACM SIGACT S
   Bonsangue M. M., 1998, Mathematics of Program Construction. 4th International Conference, MPC'98. Proceedings, P68, DOI 10.1007/BFb0054286
   Branicky MS, 2003, 42ND IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-6, PROCEEDINGS, P657
   Broy Manfred, 2005, MODEL BASED TESTING, V3472
   Budd Timothy A., 1979, TECHNICAL REPORT
   Chen TY, 2010, J SYST SOFTWARE, V83, P60, DOI 10.1016/j.jss.2009.02.022
   CHOW TS, 1978, IEEE T SOFTW ENG, V4
   Ciupa I, 2008, ICSE'08 PROCEEDINGS OF THE THIRTIETH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P71, DOI 10.1145/1368088.1368099
   Dias Neto A. C., 2007, P ACM INT WORKSH EMP, P31
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Dreossi T, 2015, LECT NOTES COMPUT SC, V9058, P127, DOI 10.1007/978-3-319-17524-9_10
   Fellner Andreas, 2017, P 15 ACM IEEE INT C
   Ferguson Dave, 2006, P 2006 IEEE INT C RO
   Fraser G., 2011, Proceedings of the 11th International Conference on Quality Software (QSIC 2011), P31, DOI 10.1109/QSIC.2011.19
   Fraser G, 2012, IEEE T SOFTWARE ENG, V38, P278, DOI 10.1109/TSE.2011.93
   Gallagher MJ, 1997, IEEE T SOFTWARE ENG, V23, P473, DOI 10.1109/32.624304
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Hilken Christoph, 2015, P FORM MOD VER CYB P, P284
   Howden W.E., 1982, IEEE T SOFTW ENG, V8
   Jaillet Leonard, 2008, P 2008 IEEE RSJ INT
   Jard C., 2005, International Journal on Software Tools for Technology Transfer, V7, P297, DOI 10.1007/s10009-004-0153-x
   Jia Y, 2011, IEEE T SOFTWARE ENG, V37, P649, DOI 10.1109/TSE.2010.62
   Korel B., 1990, IEEE T SOFTW ENG, V16, P8
   Krenn W, 2010, LECT NOTES COMPUT SC, V6286, P186
   Kuffner J. J.  Jr., 2000, Proceedings 2000 ICRA. Millennium Conference. IEEE International Conference on Robotics and Automation. Symposia Proceedings (Cat. No.00CH37065), P995, DOI 10.1109/ROBOT.2000.844730
   Lattner Chris, 2004, P 2 IEEE ACM INT S C
   Ma L, 2015, IEEE INT CONF AUTOM, P212, DOI 10.1109/ASE.2015.49
   Malburg J., 2011, 2011 26th IEEE/ACM International Conference on Automated Software Engineering, P436, DOI 10.1109/ASE.2011.6100092
   MANN HB, 1947, ANN MATH STAT, V18, P50, DOI 10.1214/aoms/1177730491
   Pacheco C., 2007, OOPSLA 2007 COMPANIO, P815
   Pacheco C, 2007, PROC INT CONF SOFTW, P75
   Pretschner A, 2005, PROC INT CONF SOFTW, P392
   Reichl Klaus, 2016, LECT NOTES COMPUTER, V9762
   Shafique M, 2015, INT J SOFTW TOOLS TE, V17, P59, DOI 10.1007/s10009-013-0291-0
   Shafique Muhammad, 2010, SCE10042010 CARL U C
   Tracey Nigel, 1998, P 13 IEEE INT C AUT
   Tretmans G. J., 1992, THESIS
   Tretmans J, 1996, SOFTWARE-CONC TOOL, V17, P103
   Utting M, 2012, SOFTW TEST VERIF REL, V22, P297, DOI 10.1002/stvr.456
   Vivanti M, 2013, PROC INT SYMP SOFTW, P370, DOI 10.1109/ISSRE.2013.6698890
   Wegener J., 2002, P GENETIC EVOLUTIONA, P1233
   Zhan Y, 2005, GECCO 2005: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOLS 1 AND 2, P1061
NR 54
TC 13
Z9 19
U1 2
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 4
DI 10.1145/3289256
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Nuzzo, P
   Li, JW
   Sangiovanni-vincentelli, AL
   Xi, YG
   Li, DW
AF Nuzzo, Pierluigi
   Li, Jiwei
   Sangiovanni-vincentelli, Alberto L.
   Xi, Yugeng
   Li, Dewei
TI Stochastic Assume-Guarantee Contracts for Cyber-Physical System Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stochastic systems; contracts; assume-guarantee reasoning; embedded
   systems; cyber-physical systems; specification; modeling; requirement
   engineering; verification; synthesis
ID LOGIC; VERIFICATION; METHODOLOGY
AB We present an assume-guarantee contract framework for cyber-physical system design under probabilistic requirements. Given a stochastic linear system and a set of requirements captured by bounded Stochastic Signal Temporal Logic (StSTL) contracts, we propose algorithms to check contract compatibility, consistency, and refinement, and generate a sequence of control inputs that satisfies a contract. We leverage encodings of the verification and control synthesis tasks into mixed integer optimization problems, and conservative approximations of probabilistic constraints that produce sound and tractable problem formulations. We illustrate the effectiveness of our approach on three case studies, including the design of controllers for aircraft power distribution networks.
C1 [Nuzzo, Pierluigi] Univ Southern Calif, Minh Hsieh Dept Elect & Comp Engn, 346 Elect Engn Bldg,3740 McClintock Ave, Los Angeles, CA 90089 USA.
   [Li, Jiwei] Shanghai Jiao Tong Univ, Dept Automat, 2-417 Sch Elect Informat & Elect Engn Bldg, Shanghai 200240, Peoples R China.
   [Sangiovanni-vincentelli, Alberto L.] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, 515 Cory Hall, Berkeley, CA 94720 USA.
   [Xi, Yugeng] Shanghai Jiao Tong Univ, Dept Automat, 2-423 Sch Elect Informat & Elect Engn Bldg, Shanghai 200240, Peoples R China.
   [Li, Dewei] Shanghai Jiao Tong Univ, Dept Automat, 2-305 Sch Elect Informat & Elect Engn Bldg, Shanghai 200240, Peoples R China.
C3 University of Southern California; Shanghai Jiao Tong University;
   University of California System; University of California Berkeley;
   Shanghai Jiao Tong University; Shanghai Jiao Tong University
RP Nuzzo, P (corresponding author), Univ Southern Calif, Minh Hsieh Dept Elect & Comp Engn, 346 Elect Engn Bldg,3740 McClintock Ave, Los Angeles, CA 90089 USA.
EM nuzzo@usc.edu; adanos@126.com; alberto@eecs.berkeley.edu;
   ygxi@sjtu.edu.cn; dwli@sjtu.edu.cn
RI Li, JW/HNC-1743-2023; Sangiovanni-Vincentelli, Alberto L/F-5742-2018;
   Sangiovanni-Vincentelli, Alberto/S-3822-2019
FU TerraSwarm, one of six centers of STARnet; Semiconductor Research
   Corporation program - MARCO; Semiconductor Research Corporation program
   - DARPA; National Science Foundation of China [61433002, 61333009];
   China Scholarship Council
FX This work was partially supported by TerraSwarm, one of six centers of
   STARnet, a Semiconductor Research Corporation program sponsored by MARCO
   and DARPA, by the National Science Foundation of China (Grant No.
   61433002 and 61333009), and by the China Scholarship Council.
CR Achterberg T., 2013, Mixed Integer Programming: Analyzing 12 Years of Progress, P449, DOI DOI 10.1007/978-3-642-38189-8_18
   [Anonymous], FORMAL ASPECTS COMPU
   [Anonymous], MODEL CHECKING
   [Anonymous], 2015, Gurobi optimizer reference manual
   [Anonymous], 2018, STOCHASTIC CONTRACT
   [Anonymous], 2004, P CACSD C TAIP TAIW
   [Anonymous], 2009, Proc. ACM IEEE Int. Conf. Embedded Software, DOI DOI 10.1145/1629335.1629348
   [Anonymous], 2014, 2014 DES AUT TEST EU
   Bemporad A, 1999, AUTOMATICA, V35, P407, DOI 10.1016/S0005-1098(98)00178-2
   Benveniste A, 2008, LECT NOTES COMPUT SC, V5382, P200, DOI 10.1007/978-3-540-92188-2_9
   Benveniste Albert., 2012, Research Report RR-8147, P65
   Bradley SP, 1977, Applied mathematical programming
   Caillaud Benoit, 2010, Proceedings of the 2010 Seventh International Conference on the Quantitative Evaluation of Systems (QEST 2010), P123, DOI 10.1109/QEST.2010.23
   Carlos E., 2006, IEEE T AUTOMAT CONTR, V51, P1837
   Cimatti A, 2015, SCI COMPUT PROGRAM, V97, P333, DOI 10.1016/j.scico.2014.06.011
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   Delahaye B., 2010, 2010 Tenth International Conference on Application of Concurrency to System Design (ACSD 2010), P223, DOI 10.1109/ACSD.2010.13
   Delahaye B, 2011, LECT NOTES COMPUT SC, V6538, P324, DOI 10.1007/978-3-642-18275-4_23
   Delahaye Benoit, 2011, APAC TOOL REASONING
   DURRETT R., 2010, PROBABILITY THEORY E
   Elia N, 2005, SYST CONTROL LETT, V54, P237, DOI 10.1016/j.sysconle.2004.08.009
   Farahani SS, 2017, P AMER CONTR CONF, P1740, DOI 10.23919/ACC.2017.7963204
   Ghosh Shromona, 2016, DIAGNOSIS REPAIR SYN
   Gössler G, 2012, FORM METHOD SYST DES, V41, P211, DOI 10.1007/s10703-012-0162-4
   Harris CM, 1998, NATURE, V394, P780, DOI 10.1038/29528
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Kwiatkowska M, 2007, LECT NOTES COMPUT SC, V4486, P220
   Kwiatkowska M, 2010, LECT NOTES COMPUT SC, V6015, P23, DOI 10.1007/978-3-642-12002-2_3
   Li JW, 2017, MEMOCODE 2017: PROCEEDINGS OF THE 15TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, P6, DOI 10.1145/3127041.3127045
   Maasoumy M, 2013, IEEE DECIS CONTR P, P2939, DOI 10.1109/CDC.2013.6760330
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   Nemirovski A, 2006, SIAM J OPTIMIZ, V17, P969, DOI 10.1137/050622328
   Nuzzo P, 2018, DES AUT TEST EUROPE, P839, DOI 10.23919/DATE.2018.8342122
   Nuzzo P, 2015, P IEEE, V103, P2104, DOI 10.1109/JPROC.2015.2453253
   Nuzzo P, 2014, IEEE ACCESS, V2, P1, DOI 10.1109/ACCESS.2013.2295764
   Nuzzo P, 2012, IEEE SENS J, V12, P3329, DOI 10.1109/JSEN.2012.2211098
   Platzer A, 2011, LECT NOTES ARTIF INT, V6803, P446, DOI 10.1007/978-3-642-22438-6_34
   Raman V, 2014, IEEE DECIS CONTR P, P81, DOI 10.1109/CDC.2014.7039363
   Roald L, 2018, IEEE T POWER SYST, V33, P2906, DOI 10.1109/TPWRS.2017.2745410
   Sadigh D., 2016, RSS 16
   Sangiovanni-Vincentelli A, 2012, EUR J CONTROL, V18, P217, DOI 10.3166/EJC.18.217-238
   Shahsavari B, 2015, P AMER CONTR CONF, P3649, DOI 10.1109/ACC.2015.7171897
   Winston W.L., 2008, OPERATIONS RES APPL
NR 45
TC 18
Z9 18
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 2
DI 10.1145/3243216
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900003
DA 2024-07-18
ER

PT J
AU Omar, H
   Shi, QC
   Ahmad, M
   Dogan, H
   Khan, O
AF Omar, Hamza
   Shi, Qingchuan
   Ahmad, Masab
   Dogan, Halit
   Khan, Omer
TI Declarative Resilience: A Holistic Soft-Error Resilient Multicore
   Architecture that Trades off Program Accuracy for Efficiency
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Program accuracy; soft-errors; graph analytics; machine learning
ID SWIFT; GRAPH
AB To protect multicores from soft-error perturbations, research has explored various resiliency schemes that provide high soft-error coverage. However, these schemes incur high performance and energy overheads. We observe that not all soft-error perturbations affect program correctness, and some soft-errors only affect program accuracy, i.e., the program completes with certain acceptable deviations from error free outcome. Thus, it is practical to improve processor efficiency by trading off resiliency overheads with program accuracy. This article proposes the idea of declarative resilience that selectively applies strong resiliency schemes for code regions that are crucial for program correctness (crucial code) and lightweight resiliency for code regions that are susceptible to program accuracy deviations as a result of soft-errors (non-crucial code). At the application level, crucial and non-crucial code is identified based on its impact on the program outcome. A cross-layer architecture enables efficient resilience along with holistic soft-error coverage. Only program accuracy is compromised in the worst-case scenario of a soft-error strike during non-crucial code execution. For a set of machine-learning and graph analytic benchmarks, declarative resilience reduces performance overhead over a state-of-the-art system that applies strong resiliency for all program code regions from similar to 1.43x to similar to 1.2x.
C1 [Omar, Hamza; Shi, Qingchuan; Ahmad, Masab; Dogan, Halit; Khan, Omer] Univ Connecticut, 371 Fairfield Way,Unit 4157, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Omar, H (corresponding author), Univ Connecticut, 371 Fairfield Way,Unit 4157, Storrs, CT 06269 USA.
EM hamza.omar@uconn.edu; qingchuan.shi@uconn.edu; masab.ahmad@uconn.edu;
   halit.dogan@uconn.edu; omer.khan@uconn.edu
RI dogan, halit/AAK-3828-2021; Omar, Hamza/JNS-6668-2023
OI Omar, Hamza/0000-0003-3021-0503
FU National Science Foundation [CCF-1550470]
FX This research was partially supported by the National Science Foundation
   under Grant No. CCF-1550470.
CR Ahmad M, 2015, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2015.11
   Aisopos K, 2011, INT SYMP MICROARCH, P47
   [Anonymous], 2005, ACM Trans. Archit. Code Optim
   [Anonymous], 2016, ABS160407316 CORR
   [Anonymous], 2012, Proceedings of the 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks
   [Anonymous], 2014, P GPU TECHN C
   [Anonymous], P INT S NETW CHIP
   [Anonymous], TEX INSTR SOFT ERR F
   [Anonymous], 2008, ABS08101355 CORR
   [Anonymous], ABS170702589 CORR
   [Anonymous], P ANN INT S MICR MIC
   [Anonymous], DIGEST TECHNICAL PAP
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Bernick David., 2005, Dependable Systems and Net- works, P12
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Chielle E, 2013, IEEE T NUCL SCI, V60, P2768, DOI 10.1109/TNS.2013.2266917
   Crucitti P, 2003, PHYSICA A, V320, P622, DOI 10.1016/S0378-4371(02)01545-5
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Feng SG, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P385
   Fu YG, 2012, IEEE T SYST MAN CY A, V42, P511, DOI 10.1109/TSMCA.2011.2159586
   Gschwind M, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P404, DOI 10.1109/ICCD.2011.6081430
   Hari Siva Kumar Sastry, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P122
   Hsueh MC, 1997, COMPUTER, V30, P75, DOI 10.1109/2.585157
   Jagadeesh GR, 2002, IEEE T INTELL TRANSP, V3, P301, DOI 10.1109/TITS.2002.806806
   Khudia DS, 2014, INT SYMP MICROARCH, P319, DOI 10.1109/MICRO.2014.33
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Kooli M., 2014, 2014 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), P1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li HF, 2012, IEEE INT CONF ROBOT, P3580, DOI 10.1109/ICRA.2012.6224732
   Lichtman JW, 2014, NAT NEUROSCI, V17, P1448, DOI 10.1038/nn.3837
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   Lu QN, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND RELIABILITY (QRS 2015), P11, DOI 10.1109/QRS.2015.13
   Meixner A, 2008, IEEE MICRO, V28, P52, DOI 10.1109/MM.2008.3
   Michael A.Nielsen. Michael A. Nielsen., 2015, Neural Networks and Deep Learning
   Miguel JS, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P50, DOI 10.1145/2830772.2830790
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Misailovic Sasa, 2010, 32 INT C SOFTW ENG, p25S34, DOI [10.1145/1806799.1806808, DOI 10.1145/1806799.1806808]
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Murphy L., 2011, 2011 IEEE International Conference on Robotics and Automation (ICRA 2011), P3727, DOI 10.1109/ICRA.2011.5980124
   Oh N, 2002, IEEE T COMPUT, V51, P180, DOI 10.1109/12.980007
   Omar H, 2017, PR IEEE COMP DESIGN, P201, DOI 10.1109/ICCD.2017.38
   Rashid M. Wasiur, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P393, DOI 10.1109/HPCA.2008.4658655
   Reddy V, 2008, I C DEPEND SYS NETWO, P1, DOI 10.1109/DSN.2008.4630065
   Rehman S, 2014, DES AUT CON, DOI 10.1145/2593069.2593127
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Restrepo-Calle F, 2013, J ELECTRON TEST, V29, P825, DOI 10.1007/s10836-013-5416-6
   Roberge V, 2013, IEEE T IND INFORM, V9, P132, DOI 10.1109/TII.2012.2198665
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Sermanet P, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P2809, DOI 10.1109/IJCNN.2011.6033589
   Shafiq M. Zubair, 2013, Performance Evaluation Review, V41, P17
   Shi QC, 2015, IEEE COMPUT ARCHIT L, V14, P85, DOI 10.1109/LCA.2014.2365204
   Shi QC, 2013, COMPUTER, V46, P56, DOI 10.1109/MC.2013.262
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Simonyan K., 2014, 14091556 ARXIV
   Slegel TJ, 2004, IBM J RES DEV, V48, P295, DOI 10.1147/rd.483.0295
   Stallkamp J, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P1453, DOI 10.1109/IJCNN.2011.6033395
   Stentz A., 1995, IJCAI-95. Proceedings of the Fourteenth International Joint Conference on Artificial Intelligence, P1652
   Vega A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P736, DOI 10.1109/ICCD.2015.7357189
   Venkatagiri R., 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Viguier R, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P728, DOI 10.1109/ICCD.2015.7357187
   Wadden J, 2014, CONF PROC INT SYMP C, P73, DOI 10.1109/ISCA.2014.6853227
   Wang NJ, 2005, I C DEPEND SYS NETWO, P30, DOI 10.1109/DSN.2005.82
   Zhou J, 2013, J INSECT SCI, V13
NR 70
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 76
DI 10.1145/3210559
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600004
OA Bronze
DA 2024-07-18
ER

PT J
AU Hosseinabady, M
   Nunez-Yanez, JL
AF Hosseinabady, Mohammad
   Nunez-Yanez, Jose Luis
TI Dynamic Energy Management of FPGA Accelerators in Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA; dynamic voltage and frequency scaling; dynamic power management;
   zynq-SoC; dynamic energy management
AB In this article, we investigate how to utilise an Field-Programmable Gate Array (FPGA) in an embedded system to save energy. For this purpose, we study the energy efficiency of a hybrid FPGA-CPU device that can switch task execution between hardware and software with a focus on periodic tasks. To increase the applicability of this task switching, we also consider the voltage and frequency scaling (VFS) applied to the FPGA to reduce the system energy consumption. We show that in some cases, if the task's period is higher than a specific level, the FPGA accelerator cannot reduce the energy consumption associated to the task and the software version is the most energy efficient option. We have applied the proposed techniques to a robot map creation algorithm as a case study which shows up to 38% energy reduction compared to the FPGA implementation. Overall, experimental results show up to 48% energy reduction by applying the proposed techniques at runtime on 13 individual tasks.
C1 [Hosseinabady, Mohammad] Univ Bristol, Elect & Elect Engn Dept, Merchant Venturers Bldg,Woodland Rd,Off 2-19 MVB, Clifton BS8 1UB, England.
   [Nunez-Yanez, Jose Luis] Univ Bristol, Elect & Elect Engn Dept, Merchant Venturers Bldg,Woodland Rd,Off 5-15 MVB, Clifton BS8 1UB, England.
C3 University of Bristol; University of Bristol
RP Hosseinabady, M (corresponding author), Univ Bristol, Elect & Elect Engn Dept, Merchant Venturers Bldg,Woodland Rd,Off 2-19 MVB, Clifton BS8 1UB, England.
EM m.hosseinabady@bristol.ac.uk; J.L.Nunez-Yanez@bristol.ac.uk
OI Hosseinabady, Mohammad/0000-0003-3989-4999; Nunez-Yanez,
   Jose/0000-0002-5153-5481
FU Engineering and Physical Sciences Research Council [EP/L00321X/1]; EPSRC
   [EP/N002539/1, EP/L00321X/1] Funding Source: UKRI
FX This work is supported by the Engineering and Physical Sciences Research
   Council, under grant EP/L00321X/1 (ENPOWER).
CR [Anonymous], DYNAMIC ENERGY MANAG
   [Anonymous], ACPI ADV CONFIGURATI
   [Anonymous], P 2017 27 INT C FIEL
   [Anonymous], CYCL 5 DEV DAT
   [Anonymous], STRAT 10 DEV OV
   [Anonymous], KAPOW SYSTEM IDENTIF
   [Anonymous], SYSTEM MANAGEMENT BU
   [Anonymous], P 2015 25 INT C FIEL
   [Anonymous], ZYNQ 7000 AP SOC TEC
   Beldachi AF, 2014, IET COMPUT DIGIT TEC, V8, P178, DOI 10.1049/iet-cdt.2013.0117
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   Ghosh A, 2014, IEEE T VLSI SYST, V22, P1314, DOI 10.1109/TVLSI.2013.2271696
   Hosseinabady M., 2014, P 2014 24 INT C FIEL, P1
   Hosseinabady M., 2015, P 2015 25 INT C FIEL, P1
   Lu YH, 2001, IEEE DES TEST COMPUT, V18, P10, DOI 10.1109/54.914592
   Mingas G, 2012, MICROPROCESS MICROSY, V36, P190, DOI 10.1016/j.micpro.2011.12.002
   Nabina A, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2392616.2392618
   Nunez-Yanez JL, 2016, IEEE T COMPUT, V65, P1484, DOI 10.1109/TC.2015.2435771
   Olver F. W. J., 2010, NIST HDB MATH FUNCTI
   Wu Y, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P71, DOI 10.1109/SAMOS.2016.7818333
   Yang S, 2015, INT WORKS POW TIM, P103, DOI 10.1109/PATMOS.2015.7347594
   Zhao SZ, 2017, APPL POWER ELECT CO, P2939, DOI 10.1109/APEC.2017.7931114
NR 22
TC 5
Z9 5
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 63
DI 10.1145/3182172
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800006
OA Green Published
DA 2024-07-18
ER

PT J
AU He, ZJ
   Chen, Y
   Shen, ZY
AF He, Zhijian
   Chen, Yao
   Shen, Zhaoyan
TI Attitude Fusion of Inertial and Magnetic Sensor under Different Magnetic
   Filed Distortions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded system; attitude fusion; sensor data fusion; control laws
ID IMPLEMENTATION; DESIGN
AB By virtue of gravity measurement from a handheld inertial measurement unit (IMU) sensor, current indoor attitude estimation algorithms can provide accurate roll/pitch dimension angles. Acquisition of precise heading is limited by the absence of accurate magnetic reference. Consequently, initial stage magnetometer calibration is deployed to alleviate this bottleneck in attitude fusion. However, available algorithms tackle magnetic distortion based on time-invariant surroundings, casting the post-calibration magnetic data into unchanged ellipsoid centered in the calibration place. Consequently, inaccurate fusion results are formulated in a more common case of random walk in time-varying magnetic indoor environment. This article proposes a new fusion algorithm from various kinds of IMU sensors, namely gyroscope, accelerometer, and magnetometer. Compared to state-of-the-art attitude fusion approaches, this article addresses the indoor time-varying magnetic perturbation problem in a geometric view. We propose an extend Kalman filter-based algorithm based on this detailed geometric model to eliminate the position-dependent effect of a compass sensor. Experimental data demonstrate that, under different indoor magnetic distortion environments, our proposed attitude fusion algorithm has the maximum angle error of 2.02 degrees, outperforming 7.17 degrees of a gradient-declining-based algorithm. Additionally, this attitude fusion result is constructed in a low-cost handheld arduino core-based IMU device, which can be widely applied to embedded systems.
C1 [He, Zhijian; Shen, Zhaoyan] Hong Kong Polytech Univ, Embedded Syst & CPS Lab, Dept Comp, Kowloon, Hong Kong, Peoples R China.
   [Chen, Yao] Southwestern Univ Finance & Econ, Dept Comp Sci, Chengdu 611130, Sichuan, Peoples R China.
C3 Hong Kong Polytechnic University; Southwestern University of Finance &
   Economics - China
RP He, ZJ (corresponding author), Hong Kong Polytech Univ, Embedded Syst & CPS Lab, Dept Comp, Kowloon, Hong Kong, Peoples R China.
EM cszjhe@comp.polyu.edu.hk; chenyao@swufe.edu.cn;
   cszyshen@comp.polyu.edu.hk
RI Shen, Zhaoyan/T-3711-2019
OI Shen, Zhaoyan/0000-0001-9526-6634
FU National Natural Science Foundation of China [61773319]
FX This work was also supported by National Natural Science Foundation of
   China (No. 61773319).
CR Afzal M.H., 2010, 23rd ION GNSS+, Portland, OR, USA, Sep, P21
   Afzal MH, 2011, SENSORS-BASEL, V11, P11390, DOI 10.3390/s111211390
   Alonso R.F., 2009, Journal of Physical Agents, V3, P35, DOI DOI 10.14198/JOPHA.2009.3.1.05
   [Anonymous], 2013, 3 AX DIG COMP IC HMC
   [Anonymous], 2001, P 8 INT ST PET C NAV
   [Anonymous], 2013, MPU 6000 MPU 6050 PR
   Batista P, 2010, IEEE INT CONF ROBOT, P2624, DOI 10.1109/ROBOT.2010.5509537
   Brainybit, 2016, BUILD EL COMP US HMC
   Buonocunto Pasquale, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P66, DOI 10.1109/SIES.2014.6871188
   Chintalapudi K, 2010, MOBICOM 10 & MOBIHOC 10: PROCEEDINGS OF THE 16TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING AND THE 11TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P173, DOI 10.1145/1859995.1860016
   Chung Jaewoo, 2011, Indoor location sensing using geo-magnetism, P141, DOI DOI 10.1145/1999995.2000010
   Constandache I., 2010, IEEE Infocom, P1
   Corless R. M., 1995, Proceedings of the 1995 International Symposium on Symbolic and Algebraic Computation, ISSAC '95, P195, DOI 10.1145/220346.220371
   Diaz EM, 2014, INT C INDOOR POSIT, P105, DOI 10.1109/IPIN.2014.7275473
   Diaz EM, 2014, IEEE POSITION LOCAT, P241, DOI 10.1109/PLANS.2014.6851382
   Eberly D., 2001, LEAST SQUARES FITTIN
   Guo H, 2015, B POL ACAD SCI-TECH, V63, P629, DOI 10.1515/bpasts-2015-0074
   He ZJ, 2015, 2015 11TH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN), P158, DOI 10.1109/MSN.2015.9
   Jimenez A. R., 2010, Proceedings of the 2010 7th Workshop on Positioning, Navigation and Communication (WPNC 2010), P135, DOI 10.1109/WPNC.2010.5649300
   Julier SJ, 2007, IEEE T SIGNAL PROCES, V55, P2774, DOI 10.1109/TSP.2007.893949
   Kamisakata D, 2011, IEICE T INF SYST, VE94D, P1137, DOI 10.1587/transinf.E94.D.1137
   Li F, 2012, UBICOMP'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P421
   Madgwick Sebastian O H, 2011, IEEE Int Conf Rehabil Robot, V2011, P5975346, DOI 10.1109/ICORR.2011.5975346
   Mahony R, 2008, IEEE T AUTOMAT CONTR, V53, P1203, DOI 10.1109/TAC.2008.923738
   Mancuso R, 2014, ACM IEEE INT CONF CY, P103, DOI 10.1109/ICCPS.2014.6843715
   Marins JL, 2001, IROS 2001: PROCEEDINGS OF THE 2001 IEEE/RJS INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P2003, DOI 10.1109/IROS.2001.976367
   Milosevic B, 2012, P AMER CONTR CONF, P1720
   Noshadi H, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435253
   Odin Anthony, 2016, ARD TUT HMC5883L COM
   Peláez GA, 2014, IEEE T INTELL TRANSP, V15, P1855, DOI 10.1109/TITS.2014.2332613
   Rai A, 2012, MOBICOM 12: PROCEEDINGS OF THE 18TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P293
   Renaudin V., 2008, 2008 IEEE/ION Position, Location and Navigation Symposium - PLANS 2008, P341, DOI 10.1109/PLANS.2008.4570054
   Robertson P, 2009, UBICOMP'09: PROCEEDINGS OF THE 11TH ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P93
   Terejanu G.A., 2008, Extended kalman filter tutorial
   Vasconcelos J., 2008, Navigation, Guidance and Control of Underwater Vehicles, P172
   Vasconcelos J. F., 2011, IEEE T AERO ELEC SYS, V47, P2
   Yu QY, 2016, CHIN CONTR CONF, P6172, DOI 10.1109/ChiCC.2016.7554325
   Yun XP, 2006, IEEE T ROBOT, V22, P1216, DOI 10.1109/TRO.2006.886270
   Zampella Francisco J., 2011, 2011 International Conference on Indoor Positioning and Indoor Navigation, P1, DOI [DOI 10.1109/IPIN.2011.6071930, 10.1109/IPIN.2011. 6071930]
   Zhitian Wu, 2011, 2011 IEEE International Symposium on Robotic and Sensors Environments (ROSE 2011), P160, DOI 10.1109/ROSE.2011.6058522
NR 40
TC 3
Z9 3
U1 2
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 48
DI 10.1145/3157668
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500020
DA 2024-07-18
ER

PT J
AU Sui, YL
   Fan, XK
   Zhou, H
   Xue, JL
AF Sui, Yulei
   Fan, Xiaokang
   Zhou, Hao
   Xue, Jingling
TI Loop-Oriented Pointer Analysis for Automatic SIMD Vectorization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Pointer analysis; SIMD; loop-oriented; compiler optimisation
AB Compiler-based vectorization represents a promising solution to automatically generate code that makes efficient use of modern CPUs with SIMD extensions. Two main auto-vectorization techniques, superword-level parallelism vectorization (SLP) and loop-level vectorization (LLV), require precise dependence analysis on arrays and structs to vectorize isomorphic scalar instructions (in the case of SLP) and reduce dynamic dependence checks at runtime (in the case of LLV).
   The alias analyses used in modern vectorizing compilers are either intra-procedural (without tracking inter-procedural data-flows) or inter-procedural (by using field-sensitive models, which are too imprecise in handling arrays and structs). This article proposes an inter-procedural Loop-oriented Pointer Analysis for C, called Lpa, for analyzing arrays and structs to support aggressive SLP and LLV optimizations effectively. Unlike field-insensitive solutions that pre-allocate objects for each memory allocation site, our approach uses a lazy memory model to generate access-based location sets based on how structs and arrays are accessed. Lpa can precisely analyze arrays and nested aggregate structures to enable SIMD optimizations for large programs. By separating the location set generation as an independent concern from the rest of the pointer analysis, Lpa is designed so that existing points-to resolution algorithms (e.g., flow-insensitive and flow-sensitive pointer analysis) can be reused easily.
   We have implemented Lpa fully in the LLVM compiler infrastructure (version 3.8.0). We evaluate Lpa by considering SLP and LLV, the two classic vectorization techniques, on a set of 20 C and Fortran CPU2000/2006 benchmarks. For SLP, Lpa outperforms LLVM's BasicAA and ScevAA by discovering 139 and 273 more vectorizable basic blocks, respectively, resulting in the best speedup of 2.95% for 173. applu. For LLV, LLVM introduces totally 551 and 652 static bound checks under BasicAA and ScevAA, respectively. In contrast, Lpa has reduced these static checks to 220, with an average of 15.7 checks per benchmark, resulting in the best speedup of 7.23% for 177. mesa.
C1 [Sui, Yulei] Univ Technol Sydney, Fac Engn & Informat Technol, Ctr Artificial Intelligence, Sydney, NSW, Australia.
   [Fan, Xiaokang; Zhou, Hao; Xue, Jingling] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
C3 University of Technology Sydney; University of New South Wales Sydney
RP Sui, YL (corresponding author), Univ Technol Sydney, Fac Engn & Informat Technol, Ctr Artificial Intelligence, Sydney, NSW, Australia.
EM yulei.sui@uts.edu.au; fanx@cse.unsw.edu.au; haozhou@cse.unsw.edu.au;
   jingling@cse.unsw.edu.au
RI Xue, Jingling/AAE-1991-2020; Sui, Yulei/AAL-5915-2020
OI Xue, Jingling/0000-0003-0380-3506; Sui, Yulei/0000-0002-9510-6574; Zhou,
   Hao/0009-0009-3536-7623
FU ARC [DE170101081, DP150102109, DP170103956]
FX This work is supported by ARC grants, DE170101081, DP150102109,
   DP170103956.
CR [Anonymous], 1990, ISO90
   [Anonymous], 2017, AL AN
   Bachmann O., 1994, ISSAC'94. Proceedings of the International Symposium on Symbolic and Algebraic Computation, P242, DOI 10.1145/190347.190423
   Balatsouras George, 2016, P SAS 16
   Barik Rajkishore, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P201, DOI 10.1109/MICRO.2010.38
   Fan XK, 2017, PROCEEDINGS OF THE 26TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA'17), P329, DOI 10.1145/3092703.3092729
   Grosser Tobias, P IMPACT 11
   Hank Rajiv Ravindran Rick, 2010, OPEN64 DEV FORUM
   Hardekopf B, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P290, DOI 10.1145/1250734.1250767
   Hardekopf B, 2011, INT SYM CODE GENER, P289, DOI 10.1109/CGO.2011.5764696
   Jaewook Shin, 2007, 2007 16th International Conference on Parallel Architectures and Compilation Techniques, P280
   Jung M, 2004, LECT NOTES COMPUT SC, V3199, P107
   Karrenberg, 2015, AUTOMATIC SIMD VECTO, P85
   Larsen S., 2000, SIGPLAN Notices, V35, P145, DOI 10.1145/358438.349320
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lhoták O, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P3, DOI 10.1145/1926385.1926389
   Lo Andersen, 1994, THESIS
   Maleki S., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P372, DOI 10.1109/PACT.2011.68
   Nguyen Phung Hua, 2015, ACSC 05, P9
   NUUTILA E, 1994, INFORM PROCESS LETT, V49, P9, DOI 10.1016/0020-0190(94)90047-7
   Nuzman D, 2006, ACM SIGPLAN NOTICES, V41, P132, DOI 10.1145/1133981.1133997
   Nuzman D, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P2, DOI 10.1145/1454115.1454119
   Paisante V, 2016, INT SYM CODE GENER, P171, DOI 10.1145/2854038.2854050
   Pearce D. J., 2007, ACM T PROGR LANG SYS, V30, P1
   Pereira FMQ, 2009, INT SYM CODE GENER, P126, DOI 10.1109/CGO.2009.9
   Porpodas V, 2015, INT SYM CODE GENER, P190, DOI 10.1109/CGO.2015.7054199
   RAMALINGAM G, 1994, ACM T PROGR LANG SYS, V16, P1467, DOI 10.1145/186025.186041
   Rugina R, 2000, ACM SIGPLAN NOTICES, V35, P182, DOI 10.1145/358438.349325
   Shin JW, 2005, INT SYM CODE GENER, P165
   Sridharan M, 2006, ACM SIGPLAN NOTICES, V41, P387, DOI 10.1145/1133981.1134027
   Sui YL, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), P265, DOI 10.1145/2892208.2892235
   Sui YL, 2016, INT SYM CODE GENER, P160, DOI 10.1145/2854038.2854043
   Sui YL, 2013, INT SYM CODE GENER, P1
   Sui Yulei, 2016, P FSE 16
   Sui Yulei, 2012, P INT S SOFTW TEST A, P254, DOI [DOI 10.1145/2338965.2336784, DOI 10.1145/04000800.2336784]
   Trifunovic K, 2009, INT CONFER PARA, P327, DOI 10.1109/PACT.2009.18
   van Engelen R. A., 2001, Compiler Construction. 10th International Conference, CC 2001. Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2001. Proceedings (Lecture Notes in Computer Science Vol.2027), P118
   WILSON RP, 1995, SIGPLAN NOTICES, V30, P1, DOI 10.1145/223428.207111
   Ye D., 2014, Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization, P154, DOI DOI 10.1145/2544137.2544154
   Ye S, 2014, LECT NOTES COMPUT SC, V8723, P319, DOI 10.1007/978-3-319-10936-7_20
   Zheng X, 2008, POPL'08: PROCEEDINGS OF THE 35TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P197, DOI 10.1145/1328438.1328464
   Zhou H, 2016, INT SYM CODE GENER, P59, DOI 10.1145/2854038.2854054
   Zhou H, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2886101
NR 43
TC 4
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 56
DI 10.1145/3168364
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500028
DA 2024-07-18
ER

PT J
AU Crites, B
   Kong, K
   Brisk, P
AF Crites, Brian
   Kong, Karen
   Brisk, Philip
TI Diagonal Component Expansion for Flow-Layer Placement of Flow-Based
   Microfluidic Biochips
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE microfluidics; planar placement; mVLSI
ID LARGE-SCALE INTEGRATION; SOFT LITHOGRAPHY; VALVES; DESIGN
AB Continuous flow-based microfluidic devices have seen a huge increase in interest because of their ability to automate and miniaturize biochemistry and biological processes, as well as their promise of creating a programmable platform for chemical and biological experimentation. The major hurdle in the adoption of these types of devices is in the design, which is largely done by hand using tools such as AutoCAD or SolidWorks, which require immense domain knowledge and are hard to scale. This paper investigates the problem of automated physical design for continuous flow-based microfluidic very large scale integration (mVLSI) biochips, starting from a netlist specification of the flow layer. After an initial planar graph embedding, vertices in the netlist are expanded into two-dimensional components, followed by fluid channel routing. A new heuristic, DIagonal Component Expansion (DICE) is introduced for the component expansion step. Compared to a baseline expansion method, DICE improves area utilization by a factor of 8.90x and reduces average fluid routing channel length by 47.4%.
C1 [Crites, Brian; Kong, Karen; Brisk, Philip] Univ Calif Riverside, Riverside, CA 92521 USA.
   [Crites, Brian; Kong, Karen; Brisk, Philip] 900 Univ Ave, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Crites, B (corresponding author), Univ Calif Riverside, Riverside, CA 92521 USA.; Crites, B (corresponding author), 900 Univ Ave, Riverside, CA 92521 USA.
EM bcrit001@cs.ucr.edu; kkong006@cs.ucr.edu; philip@cs.ucr.edu
RI Brisk, Philip/T-1258-2019
OI Crites, Brian/0000-0003-1440-5060; Brisk, Philip/0000-0003-0083-9781
FU National Science Foundation [1351115, 1536026, 1540757]; Direct For
   Computer & Info Scie & Enginr [1536026] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations
   [1536026] Funding Source: National Science Foundation; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1351115] Funding Source: National Science Foundation
FX This research was supported by the National Science Foundation, under
   award #1351115, #1536026, and #1540757.
CR [Anonymous], P 53 ANN DES AUT C
   Araci IE, 2012, LAB CHIP, V12, P2803, DOI 10.1039/c2lc40258k
   CHROBAK M, 1995, INFORM PROCESS LETT, V54, P241, DOI 10.1016/0020-0190(95)00020-D
   GAREY MR, 1983, SIAM J ALGEBRA DISCR, V4, P312, DOI 10.1137/0604033
   Grimmer A, 2017, ASIA S PACIF DES AUT, P530, DOI 10.1109/ASPDAC.2017.7858377
   Grover WH, 2003, SENSOR ACTUAT B-CHEM, V89, P315, DOI 10.1016/S0925-4005(02)00468-9
   Hashimoto A., 1971, P 8 WORKSHOP, P155, DOI DOI 10.1145/800158.805069
   Li BC, 2014, LAB CHIP, V14, P4085, DOI 10.1039/c4lc00227j
   Lin C., 2014, P 51 ANN DES AUT DAC
   McDaniel J, 2015, IEEE DES TEST, V32, P51, DOI 10.1109/MDAT.2015.2459699
   McDaniel J, 2013, BIOMED CIRC SYST C, P101, DOI 10.1109/BioCAS.2013.6679649
   McDaniel Jeffrey, 2014, P INT C VER LARG SCA, P213
   Mead C., 1980, INTRO VLSI SYSTEMS
   Melin J, 2007, ANNU REV BIOPH BIOM, V36, P213, DOI 10.1146/annurev.biophys.36.040306.132646
   Minhass WH, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P181
   Rhee M, 2008, LAB CHIP, V8, P1365, DOI 10.1039/b805137b
   Tamassia R., 2016, Handbook on graph drawing and visualization
   Tseng Kai-Han., 2013, ISPD, P123
   Unger MA, 2000, SCIENCE, V288, P113, DOI 10.1126/science.288.5463.113
   Urbanski JP, 2006, LAB CHIP, V6, P96, DOI 10.1039/b510127a
   Wang Q, 2016, ASIA S PACIF DES AUT, P587, DOI 10.1109/ASPDAC.2016.7428075
   Xiang H, 2003, IEEE T COMPUT AID D, V22, P870, DOI 10.1109/TCAD.2003.814258
   Yao HL, 2015, IEEE DES TEST, V32, P60, DOI 10.1109/MDAT.2015.2449180
NR 23
TC 15
Z9 16
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 126
DI 10.1145/3126529
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800009
OA Green Published
DA 2024-07-18
ER

PT J
AU Kang, W
   Shin, D
   Yoo, S
AF Kang, Wonkyung
   Shin, Dongkun
   Yoo, Sungjoo
TI Reinforcement Learning-Assisted Garbage Collection to Mitigate Long-Tail
   Latency in SSD
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Flash storage system; SSD; garbage collection; long-tail latency;
   reinforcement learning
AB NAND flash memory is widely used in various systems, ranging from real-time embedded systems to enterprise server systems. Because the flash memory has erase-before-write characteristics, we need flash-memory management methods, i.e., address translation and garbage collection. In particular, garbage collection (GC) incurs long-tail latency, e.g., 100 times higher latency than the average latency at the 99th percentile. Thus, real-time and quality-critical systems fail to meet the given requirements such as deadline and QoS constraints. In this study, we propose a novel method of GC based on reinforcement learning. The objective is to reduce the long-tail latency by exploiting the idle time in the storage system. To improve the efficiency of the reinforcement learning-assisted GC scheme, we present new optimization methods that exploit fine-grained GC to further reduce the long-tail latency. The experimental results with real workloads show that our technique significantly reduces the long-tail latency by 29-36% at the 99.99th percentile compared to state-of-the-art schemes.
C1 [Kang, Wonkyung; Yoo, Sungjoo] Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul 08826, South Korea.
   [Shin, Dongkun] Sungkyunkwan Univ, Dept Software, 2066 Seobu Ro, Suwon 16419, Gyeonggi Do, South Korea.
C3 Seoul National University (SNU); Sungkyunkwan University (SKKU)
RP Yoo, S (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul 08826, South Korea.
EM wkkang@gmail.com; dongkun@skku.edu; sungjoo.yoo@gmail.com
FU National Research Foundation of Korea [NRF-2016M3A7B4909604]
FX This work was supported by National Research Foundation of Korea
   (NRF-2016M3A7B4909604).
CR Arpaci-Dusseau Remzi H., 2015, ARPACI DUSSEAU BOOKS
   Chang Hsin-Yu, 2016, P 11 IEEE ACM IFIP I
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chen Tseng-Yi, 2016, P 53 ANN DES AUT C D, DOI 10.1145/2897937.2898018
   Choi S, 2014, ISSCC DIG TECH PAP I, V57, P328, DOI 10.1109/ISSCC.2014.6757455
   Choudhury S, 2008, MOL CELL BIOCHEM, V313, P19, DOI 10.1007/s11010-008-9737-1
   Compagnoni CM, 2017, P IEEE, V105, P1609, DOI 10.1109/JPROC.2017.2665781
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Han LZ, 2006, LECT NOTES COMPUT SC, V4159, P103
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Kee-Hoon Jang, 2010, 2010 2nd International Conference on Mechanical and Electronics Engineering (ICMEE 2010), P327, DOI 10.1109/ICMEE.2010.5558538
   Kim C, 2017, ISSCC DIG TECH PAP I, P202, DOI 10.1109/ISSCC.2017.7870331
   Kim Y, 2009, SIMUL: 2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM SIMULATION, P125, DOI 10.1109/SIMUL.2009.17
   Lin MW, 2013, IEEE T CONSUM ELECTR, V59, P538, DOI 10.1109/TCE.2013.6626235
   Micheloni R, 2017, P IEEE, V105, P1634, DOI 10.1109/JPROC.2017.2697000
   Peled L, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P285, DOI 10.1145/2749469.2749473
   Qin ZW, 2012, IEEE REAL TIME, P35, DOI 10.1109/RTAS.2012.27
   Samsung Electronics, 2014, SAMS V NAND TECHN WH
   Sutton RS., 2020, REINFORCEMENT LEARNI
   Wang YZ, 2011, DES AUT CON, P41
   Wang Y, 2016, IEEE T MULTI-SCALE C, V2, P17, DOI 10.1109/TMSCS.2016.2516015
   Wei Qingsong., 2011, S MASS STORAGE SYSTE, P1, DOI DOI 10.1109/MSST.2011.5937217
   Zhang Q, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2746236
NR 24
TC 37
Z9 41
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 134
DI 10.1145/3126537
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800017
DA 2024-07-18
ER

PT J
AU Bennett, TR
   Gans, N
   Jafari, R
AF Bennett, Terrell R.
   Gans, Nicholas
   Jafari, Roozbeh
TI Data-Driven Synchronization for Internet-of-Things Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Internet of things; time synchronization; sensor networks
AB The Internet of Things (IoT) is fueled by the growth of sensors, actuators, and services that collect and process raw sensor data. Wearable and environmental sensors will be a major component of the IoT and provide context about people and activities that are occurring. It is imperative that sensors in the IoT are synchronized, which increases the usefulness and value of the sensor data and allows data from multiple sources to be combined and compared. Due to the heterogeneous nature of sensors (e.g., synchronization protocols, communication channels, etc.), synchronization can be difficult. In this article, we present novel techniques for synchronizing data from multi-sensor environments based on the events and interactions measured by the sensors. We present methods to determine which interactions can likely be used for synchronization and methods to improve synchronization by removing erroneous synchronization points. We validate our technique through experiments with wearable and environmental sensors in a laboratory environment. Experiments resulted in median drift error reduction from 66% to 98% for sensors synchronized through physical interactions.
C1 [Bennett, Terrell R.; Gans, Nicholas] Univ Texas Dallas, Dept Elect Engn, 800 W Campbell Rd, Richardson, TX 75080 USA.
   [Jafari, Roozbeh] Texas A&M Univ, Dept Biomed Engn Comp Sci & Engn & Elect & Comp E, 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
C3 University of Texas System; University of Texas Dallas; Texas A&M
   University System; Texas A&M University College Station
RP Bennett, TR (corresponding author), Univ Texas Dallas, Dept Elect Engn, 800 W Campbell Rd, Richardson, TX 75080 USA.
EM tbennett@alum.mit.edu; ngans@utdallas.edu; rjafari@tamu.edu
OI Jafari, Roozbeh/0000-0002-6358-0458; Gans, Nicholas/0000-0003-3462-4199
FU National Science Foundation [CNS-1150079, CNS-1012975]; TerraSwarm, one
   of six centers of STARnet; MARCO; DARPA
FX This work was supported in part by the National Science Foundation,
   under grants CNS-1150079 and CNS-1012975, and the TerraSwarm, one of six
   centers of STARnet, a Semiconductor Research Corporation program
   sponsored by MARCO and DARPA. Any opinions, findings, conclusions, or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the funding organizations.
CR [Anonymous], 1993, DETECT HANDLE OUTLIE
   Bennett T. R., 2015, WORKSH SWARM EDGE CL
   Bennett TR, 2015, ISWC 2015: PROCEEDINGS OF THE 2015 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, P113, DOI 10.1145/2802083.2808393
   Berndt D.J., 1994, AAAI 94 WORKSH KNOWL, V10, P359, DOI [10.5555/3000850.3000887, DOI 10.5555/3000850.3000887]
   Broman D, 2013, J INDIAN I SCI, V93, P389
   Cover Thomas M, 1999, Elements of information theory
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Elson J, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P147, DOI 10.1145/1060289.1060304
   Ganeriwal S., 2003, P 1 INT C EMB NETW S, P138, DOI [10.1145/958491.958508, DOI 10.1145/958491.958508]
   Guidoni D. L., 2010, 2010 IEEE Symposium on Computers and Communications (ISCC), P229, DOI 10.1109/ISCC.2010.5546572
   Harashima M., 2012, P 2012 IEEE 75 VEH T, P1
   Huang Y., 2010, POWER SYSTEM TECHNOL, P1, DOI [DOI 10.1049/IET-CTA.2008.0485, 10.1109/POWERCON.2010.5666688, DOI 10.1109/POWERCON.2010.5666688]
   Jain S., 2011, 2011 Proceedings of International Conference on Computer, Communication and Electrical Technology (ICCCET 2011), P171, DOI 10.1109/ICCCET.2011.5762462
   Kajioka S, 2014, 2014 IEEE 3RD GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), P337, DOI 10.1109/GCCE.2014.7031308
   Lamonaca F, 2014, IEEE T INSTRUM MEAS, V63, P2279, DOI 10.1109/TIM.2014.2304867
   Lee EA, 2014, IEEE DES TEST, V31, P8, DOI 10.1109/MDAT.2014.2314600
   Ling H, 2007, IEEE T PATTERN ANAL, V29, P840, DOI 10.1109/TPAMI.2007.1058
   Lukac M, 2009, 2009 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN 2009), P61
   Maroti M., 2004, P 2 INT C EMB NETW S, P39, DOI DOI 10.1145/1031495.1031501
   Noh K. lae, 2007, SIGNAL PROCESSING IT, P1
   Pinho A.C., 2012, P 4 INT C COMM SYST, P1
   Sommer P, 2009, 2009 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN 2009), P37
   Su WL, 2005, IEEE ACM T NETWORK, V13, P384, DOI 10.1109/TNET.2004.842228
   Swain A. R., 2011, Proceedings of the 2011 31st International Conference on Distributed Computing Systems Workshops (ICDCS Workshops), P218, DOI 10.1109/ICDCSW.2011.30
   Xin Qian, 2010, Proceedings of the 2010 Sixth International Conference on Mobile Ad-hoc and Sensor Networks (MSN 2010), P140, DOI 10.1109/MSN.2010.28
   Yildirim K., 2014, IEEE T PARALL DISTR, V25, P633
   Yildirim KS, 2014, IEEE T PARALL DISTR, V25, P244, DOI 10.1109/TPDS.2013.40
NR 27
TC 9
Z9 9
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 69
DI 10.1145/2983627
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300008
OA Bronze
DA 2024-07-18
ER

PT J
AU André, É
   Chatain, T
   Rodríguez, C
AF Andre, Etienne
   Chatain, Thomas
   Rodriguez, Cesar
TI Preserving Partial-Order Runs in Parametric Time Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Timed and hybrid systems; concurrency; parametric time Petri nets;
   unfolding semantics; inverse method; robustness
ID MODEL-CHECKING; SYMBOLIC UNFOLDINGS; VERIFICATION; NETWORKS
AB Parameter synthesis for timed systems aims at deriving parameter valuations satisfying a given property. In this article, we target concurrent systems. We use partial-order semantics for parametric time Petri nets as a way to both cope with the well-known state-space explosion due to concurrency and significantly enhance the result of an existing synthesis algorithm. Given a reference parameter valuation, our approach synthesizes other valuations preserving the partial-order executions of the reference parameter valuation. We show the applicability of our approach using a tool applied to asynchronous circuits.
C1 [Andre, Etienne; Rodriguez, Cesar] Univ Paris 13, Sorbonne Paris Cite, LIPN, CNRS, Villetaneuse, France.
   [Chatain, Thomas] CNRS, INRIA, ENS Cachan, LSV, Paris, France.
   [Andre, Etienne; Rodriguez, Cesar] Inst Galilee, LIPN, 99 Ave Jean Baptiste Clement, F-93430 Villetaneuse, France.
   [Chatain, Thomas] CNRS, LSV, 61 Ave President Wilson, F-94235 Cachan, France.
   [Chatain, Thomas] ENS Cachan, 61 Ave President Wilson, F-94235 Cachan, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite Paris
   13; Centre National de la Recherche Scientifique (CNRS); Inria;
   Universite Paris Saclay; Universite Paris Saclay; Centre National de la
   Recherche Scientifique (CNRS); Universite Paris Saclay
RP André, É (corresponding author), Univ Paris 13, Sorbonne Paris Cite, LIPN, CNRS, Villetaneuse, France.; André, É (corresponding author), Inst Galilee, LIPN, 99 Ave Jean Baptiste Clement, F-93430 Villetaneuse, France.
EM eandre93430@lipn13.fr; Cesar.Rodriguez@lipn.univ-paris13.fr;
   thomas.chatain@lsv.ens-cachan.fr
RI Rodríguez, César/ISB-6652-2023
OI Andre, Etienne/0000-0001-8473-9555
FU ANR national research program [ANR-14-CE28-0002 PACS]
FX This work was partially supported by the ANR national research program
   ANR-14-CE28-0002 PACS (P Analyses of Concurrent Systems).
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P592, DOI 10.1145/167088.167242
   Andre Etienne, 2013, Formal Modeling and Analysis of Timed Systems. Proceedings of 11th International Conference (FORMATS 2013): LNCS 8053, P1, DOI 10.1007/978-3-642-40229-6_1
   Andre Etienne, 2012, FM 2012: Formal Methods. Proceedings of the 18th International Symposium, P33, DOI 10.1007/978-3-642-32759-9_6
   André E, 2015, LECT NOTES COMPUT SC, V9268, P27, DOI 10.1007/978-3-319-22975-1_3
   André É, 2011, LECT NOTES COMPUT SC, V6945, P31, DOI 10.1007/978-3-642-24288-5_5
   André É, 2009, INT J FOUND COMPUT S, V20, P819, DOI 10.1142/S0129054109006905
   [Anonymous], 2015, 26 INT C CONC THEOR, DOI DOI 10.4230/LIPICS.CONCUR.2015.456
   Aura T, 2000, THEOR COMPUT SCI, V243, P409, DOI 10.1016/S0304-3975(99)00114-0
   Bagnara R, 2008, SCI COMPUT PROGRAM, V72, P3, DOI 10.1016/j.scico.2007.08.001
   Bengtsson J, 1998, LECT NOTES COMPUT SC, V1466, P485, DOI 10.1007/BFb0055643
   Bérard B, 2005, LECT NOTES COMPUT SC, V3829, P211
   Bouyer P, 2006, LECT NOTES COMPUT SC, V4218, P292
   Bozzelli L, 2009, FORM METHOD SYST DES, V35, P121, DOI 10.1007/s10703-009-0074-0
   Bruyère V, 2007, LOG METH COMPUT SCI, V3, DOI 10.2168/LMCS-3(1:7)2007
   Cassez F, 2006, LECT NOTES COMPUT SC, V4218, P307
   Chatain T, 2006, LECT NOTES COMPUT SC, V4024, P125
   Chevallier R, 2009, FORM METHOD SYST DES, V34, P59, DOI 10.1007/s10703-008-0061-x
   Clarisó R, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P122, DOI 10.1109/ACSD.2005.34
   ENGELFRIET J, 1991, ACTA INFORM, V28, P575, DOI 10.1007/BF01463946
   Hune T, 2002, J LOGIC ALGEBR PROGR, V52-3, P183, DOI 10.1016/S1567-8326(02)00037-1
   Jovanovic A, 2015, IEEE T SOFTWARE ENG, V41, P445, DOI 10.1109/TSE.2014.2357445
   Knapik M, 2012, LECT NOTES COMPUT SC, V6900, P141
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lime D, 2009, LECT NOTES COMPUT SC, V5505, P54, DOI 10.1007/978-3-642-00768-2_6
   Lugiez D, 2005, THEOR COMPUT SCI, V345, P27, DOI 10.1016/j.tcs.2005.07.023
   Markey N., 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P28, DOI 10.1109/SIES.2011.5953652
   Mercer Eric, 2002, ELECT NOTES THEORETI, V65, P180
   MERLIN PM, 1976, IEEE T COMMUN, V24, P1036, DOI 10.1109/TCOM.1976.1093424
   Minea M, 1999, LECT NOTES COMPUT SC, V1664, P431
   Minsky M., 1967, Computation: finite and infinite machines
   Niebert P, 2006, LECT NOTES COMPUT SC, V4202, P290
   Penczek W., 2001, Applications and Theory of Petri Nets 2001. 22nd International Conference, ICATPN 2001. Proceedings (Lecture Notes in Computer Science Vol.2075), P323
   Peres F, 2011, DISCRETE EVENT DYN S, V21, P395, DOI 10.1007/s10626-011-0102-2
   Rodriguez Cesar, 2013, Automated Technology for Verification and Analysis. 11th International Symposium, ATVA 2013. Proceedings: LNCS 8172, P492, DOI 10.1007/978-3-319-02444-8_42
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Schwoon Stefan, 2014, MOLE PETRI NET UNFOL
   Sun J, 2009, LECT NOTES COMPUT SC, V5643, P709, DOI 10.1007/978-3-642-02658-4_59
   Traonouez LM, 2010, LECT NOTES COMPUT SC, V6252, P291
   Traonouez LM, 2009, J UNIVERS COMPUT SCI, V15, P3273
   Virbitskaite I, 1999, LECT NOTES COMPUT SC, V1684, P547
   Yoneda T, 1997, FORM METHOD SYST DES, V11, P187, DOI 10.1023/A:1008682131325
   Zheng H, 2001, LECT NOTES COMPUT SC, V2102, P182
NR 43
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 43
DI 10.1145/3012283
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900016
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Wang, W
   Xu, P
   Yang, LTR
   Susilo, W
   Chen, JJ
AF Wang, Wei
   Xu, Peng
   Yang, Laurence Tianruo
   Susilo, Willy
   Chen, Jinjun
TI Securely Reinforcing Synchronization for Embedded Online Contests
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Online contest; embedded computing; synchronization; randomness-reused
   identity-based key encapsulation mechanism
ID SECURITY
AB When competing in eBay bidding, online games, or e-exams in embedded computing environments, people naturally face asynchronous starts from different computing devices, which is treated as a security risk of online contests. The security risks of online contests also include eavesdropping during data transmission without intended rights, and false starts by malicious competitors, which also means asynchrony in contests. Accordingly, online contests need security guarantees, especially on synchronization. In this article, for synchronic and secure starts in a contest, we update security requirements of confidentiality, anonymity, and synchrony, comparing the current work to our previous work. Based on the updated requirements, we propose a general framework for the Advanced Secure Synchronized Reading (ASSR) system, which can hold multiple contests simultaneously in the cloud. It is important to note that the system can ignore the impacts of heterogeneity among competitors. Considering the heterogeneity both on transmission and computing, we construct a novel Randomness-reused Identity Based Key Encapsulation Mechanism (RIBKEM) to support separable decapsulation, which can shorten both decryption delay and transmission delay with the best efforts. Finally, ASSR enhances synchronization achievement for contest starts with heterogeneous delays of competitors while satisfying other security requirements. As a complement, the analysis on the provable security of ASSR is given, as well as a further analysis on the achievement of synchronization.
C1 [Wang, Wei; Yang, Laurence Tianruo] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Cyber Phys Social Syst Lab, Wuhan 430074, Peoples R China.
   [Xu, Peng] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Serv Comp Technol & Syst Lab, Cluster & Grid Comp Lab, Wuhan 430074, Peoples R China.
   [Yang, Laurence Tianruo] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
   [Susilo, Willy] Univ Wollongong, Ctr Comp & Informat Secur Res, Sch Comp & Informat Technol, Wollongong, NSW, Australia.
   [Chen, Jinjun] Univ Technol Sydney, Fac Engn & IT, POB 123,Broadway, Sydney, NSW 2007, Australia.
C3 Huazhong University of Science & Technology; Huazhong University of
   Science & Technology; Saint Francis Xavier University - Canada;
   University of Wollongong; University of Technology Sydney
RP Wang, W (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Cyber Phys Social Syst Lab, Wuhan 430074, Peoples R China.
EM viviawangwei@hust.edu.cn; xupeng@hust.edu.cn; ltyang@gmail.com;
   wsusilo@uow.edu.au; jinjun.chen@gmail.com
RI Laurence T. Yang, FCAE/AAA-1898-2019; Susilo, Willy/A-3724-2008; Chen,
   Jinjun/AAP-2361-2020; Wang, Wei/HHS-5286-2022; Xu, Pengcheng/J-1429-2012
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Wang,
   Wei/0000-0002-0284-8414; Susilo, Willy/0000-0002-1562-5105
FU National Natural Science Foundation of China [61472156]; Fundamental
   Research Funds for the Central Universities [2015QN068]; National Basic
   Research Program of China (973 Program) [2014CB340600]
FX This work is supported by the National Natural Science Foundation of
   China under grant No. 61472156, the Fundamental Research Funds for the
   Central Universities No. 2015QN068, and National Basic Research Program
   of China (973 Program) No. 2014CB340600.
CR [Anonymous], 1 INT CAV REL SEC AR
   [Anonymous], 2001, Advances in cryptology-ASIACRYPT 2001 (Gold Coast)
   [Anonymous], 2001, LNCS, DOI DOI 10.1007/3-540-45682-133
   [Anonymous], 80211 IEEE
   Arabo A, 2013, I C CONTR SYS COMP S, P526, DOI 10.1109/CSCS.2013.27
   Bellare M, 2003, LECT NOTES COMPUT SC, V2567, P85
   Boneh D., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P213
   Boneh D., 1999, Not. AMS, V46, P203
   Garcia Nuno M., 2008, 2008 INT C INFORM NE, P1
   Jung IY, 2009, IEEE T EDUC, V52, P340, DOI 10.1109/TE.2008.928909
   Kambourakis G., 2013, International Journal of u-and e-Service, Science and Technology, V6, P67
   Maes P, 1999, COMMUN ACM, V42, P81, DOI 10.1145/295685.295716
   Mao W., 2001, Selected Areas in Cryptography VIII SAC'01, P342
   Martikainen H, 2008, 2008 4TH INTERNATIONAL TELECOMMUNICATION NETWORKING WORKSHOP ON QOS IN MULTISERVICE IP NETWORKS, P66, DOI 10.1109/ITNEWS.2008.4488131
   Paterson KG, 2010, LECT NOTES COMPUT SC, V6280, P1, DOI 10.1007/978-3-642-15317-4_1
   Peng T, 2007, ACM COMPUT SURV, V39, DOI 10.1145/1216370.1216373
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Wang W, 2014, IEEE ICC, P821, DOI 10.1109/ICC.2014.6883421
   Xia ZH, 2016, IEEE T PARALL DISTR, V27, P340, DOI 10.1109/TPDS.2015.2401003
   Zissis D, 2012, FUTURE GENER COMP SY, V28, P583, DOI 10.1016/j.future.2010.12.006
NR 20
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 58
DI 10.1145/2899000
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900031
DA 2024-07-18
ER

PT J
AU Baudart, G
   Benveniste, A
   Bourke, T
AF Baudart, Guillaume
   Benveniste, Albert
   Bourke, Timothy
TI Loosely Time-Triggered Architectures: Improvements and Comparisons
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Quasi-periodic architecture; loosely time-triggered
   architecture; time-based LTTA; back-pressure LTTA
ID SYNCHRONOUS LANGUAGES; LATENCY
AB Loosely Time-Triggered Architectures (LTTAs) are a proposal for constructing distributed embedded control systems. They build on the quasi-periodic architecture, where computing units execute nearly periodically, by adding a thin layer of middleware that facilitates the implementation of synchronous applications.
   In this article, we show how the deployment of a synchronous application on a quasi-periodic architecture can be modeled using a synchronous formalism. Then we detail two protocols, Back-Pressure LTTA, reminiscent of elastic circuits, and Time-Based LTTA, based on waiting. Compared to previous work, we present controller models that can be compiled for execution, a simplified version of the Time-Based protocol and optimizations for systems using broadcast communication. We also compare the LTTA approach with architectures based on clock synchronization.
C1 [Baudart, Guillaume] PSL Res Univ, Ecole Normale Super, DI ENS, 45 Rue Ulm, F-75005 Paris, France.
   [Benveniste, Albert] INRIA Rennes, IRISA INRIA, Campus Beaulieu, F-35042 Rennes, France.
   [Bourke, Timothy] PSL Res Univ, Ecole Normale Super, INRIA Paris, DI ENS, 45 Rue Ulm, F-75005 Paris, France.
C3 Universite PSL; Ecole Normale Superieure (ENS); Universite de Rennes;
   Universite Paris Saclay; Universite PSL; Ecole Normale Superieure (ENS)
RP Baudart, G (corresponding author), PSL Res Univ, Ecole Normale Super, DI ENS, 45 Rue Ulm, F-75005 Paris, France.
EM guillaume.baudart@ens.fr; albert.benveniste@inria.fr;
   timothy.bourke@inria.fr
CR [Anonymous], 1974, PROC IFIP C 74
   ATTIYA H, 1994, J ACM, V41, P122, DOI 10.1145/174644.174649
   Baudart Guillaume, 2014, RR8494 INRIA
   Benveniste A, 2002, LECT NOTES COMPUT SC, V2491, P252
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Benveniste A, 2000, INFORM COMPUT, V163, P125, DOI [10.1006/inco.2000.9999, 10.1006/inco.2000.2898]
   Benveniste A., 2007, EMSOFT 07 PROC 7 ACM, P231
   Benveniste A, 2010, EMSOFT 10, P189
   Bourke T., 2013, HSCC, P113
   Carloni LP, 2002, IEEE MICRO, V22, P24, DOI 10.1109/MM.2002.1044297
   Carloni LP, 2001, IEEE T COMPUT AID D, V20, P1059, DOI 10.1109/43.945302
   Carloni LP, 2006, ELECTRON NOTES THEOR, V146, P61, DOI 10.1016/j.entcs.2005.05.036
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   Caspi P., 1994, Seventh International Conference on Parallel and Distributed Computing Systems, P101
   Caspi P., 2000, CMA009931 VERIMAG CR
   Caspi P, 2008, IEEE DECIS CONTR P, P3595, DOI 10.1109/CDC.2008.4738619
   Corbett J. C., 2012, P USENIX OSDI, P261
   Cortadella J., 2006, IEEE T COMPUT AID D, V25, P2006
   Cortadella J, 2007, DES AUT CON, P416, DOI 10.1109/DAC.2007.375199
   Halbwachs N, 2002, LECT NOTES COMPUT SC, V2491, P240
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   Lee K., 2005, 1588 IEEE
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   Mandel L., 2006, P 6 INT C APPL CONC, P3
   Maraninchi F, 2001, COMPUT LANG, V27, P61, DOI 10.1016/S0096-0551(01)00016-9
   Mills D.L., 2006, COMPUTER NETWORK TIM
   Potop-Butucaru D, 2004, FOURTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P67, DOI 10.1109/CSD.2004.1309117
   Tripakis S, 2008, IEEE T COMPUT, V57, P1300, DOI 10.1109/TC.2008.81
NR 30
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 71
DI 10.1145/2932189
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Liu, WC
   Xiao, CH
AF Liu, Weichen
   Xiao, Chunhua
TI An Efficient Technique of Application Mapping and Scheduling on
   Real-Time Multiprocessor Systems for Throughput Optimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Algorithms; Multiprocessor; scheduling; optimization;
   satisfiability
ID DATA-FLOW PROGRAMS; ALLOCATION; GRAPHS
AB Multiprocessor systems are becoming ubiquitous in today's embedded systems design. In this article, we address the problem of mapping an application represented by a Homogeneous Synchronous Dataflow (HSDF) graph onto a real-time multiprocessor platform with the objective of maximizing total throughput. We propose that the optimal solution to the problem is composed of three components: actor-to-processor mapping, retiming, and actor ordering on each processor. The entire problem is systematically modeled into a Boolean Satisfiability (SAT) problem such that the optimal solution can be guaranteed theoretically. In order to explore the vast solution space more efficiently, we develop a specific HSDF theory solver based on the special characteristics of the timed HSDF, and integrate it into the general search framework of the SAT solver. Two alternative integration methods based on branch-and-bound are presented to achieve early branch pruning in the search space; thus, the scalability is greatly improved. Extensive performance evaluation on synthetic examples and a case study on the realistic H.264 Video Decoder show that our approach provides as much as 76.9% throughput improvement, and is scalable to industry-sized applications.
C1 [Liu, Weichen] Chongqing Univ, Key Lab Dependable Serv Comp Cyber Phys Soc, Minist Educ, Chongqing, Peoples R China.
   Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Liu, Weichen; Xiao, Chunhua] 174 Shazheng St, Chongqing 400044, Peoples R China.
C3 Chongqing University; Chongqing University
RP Liu, WC (corresponding author), Chongqing Univ, Key Lab Dependable Serv Comp Cyber Phys Soc, Minist Educ, Chongqing, Peoples R China.; Liu, WC (corresponding author), 174 Shazheng St, Chongqing 400044, Peoples R China.
EM wliu@cqu.edu.cn
OI Liu, Weichen/0000-0001-9348-4662
FU NSFC [61402060]; National 863 Programs [2013AA013202, 2015AA015304];
   Chongqing High-Tech Research Programs, China [cstc2015jcyjA40042,
   cstc2014yykfB40007]
FX This work is supported by NSFC No. 61402060, National 863 Programs
   2013AA013202 and 2015AA015304, and Chongqing High-Tech Research Programs
   cstc2015jcyjA40042 and cstc2014yykfB40007, China.
CR Alvarez Mauricio, 2009, P 4 COL COMP C 4CCC
   Bonfietti A, 2010, DES AUT TEST EUROPE, P897
   Cong J, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P99
   Dasdan A, 1998, IEEE T COMPUT AID D, V17, P889, DOI 10.1109/43.728912
   Denk TC, 1998, IEEE T CIRCUITS-II, V45, P821, DOI 10.1109/82.700929
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Heras F, 2008, J ARTIF INTELL RES, V31, P1
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Liu WC, 2015, INT CONF COMPIL ARCH, P127, DOI 10.1109/CASES.2015.7324553
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Liu WC, 2008, REAL TIM SYST SYMP P, P492, DOI 10.1109/RTSS.2008.49
   Liu Weichen, 2009, CODES 09
   Liveris N, 2007, ASIA S PACIF DES AUT, P480
   Metzner A, 2006, REAL TIM SYST SYMP P, P147, DOI 10.1109/RTSS.2006.44
   Moreira O., 2007, Proceedings of the 7th ACM/IEEE international conference on Embedded software, P57
   Ning Q., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P29, DOI 10.1145/158511.158519
   *OBJ MAN GROUP, MDA ARCH CHOIC CHANG
   PARHI KK, 1991, IEEE T COMPUT, V40, P178, DOI 10.1109/12.73588
   Parks Thomas M., 1995, P AS C SIGN SYST COM
   Satish N, 2007, DES AUT TEST EUROPE, P57
   Sheini HM, 2006, LECT NOTES COMPUT SC, V4121, P1
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S., 2007, THESIS
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Yan Hong, 1995, PRINCIPLES PRACTICE
   Yang H, 2009, DES AUT TEST EUROPE, P69
   Yang L., 2016, IEEE T VERY LARGE SC, VPP, P1
   Yang L.X., 2014, ABSTR APPL ANAL, V2014, P1, DOI [DOI 10.1186/S13568-014-0054-7, DOI 10.1155/2014/682015]
   Yang L, 2015, IEEE I C EMBED SOFTW, P571, DOI 10.1109/HPCC-CSS-ICESS.2015.60
   Zhu X.-Y., 2014, P 17 DES AUT TEST EU, P1
   Zhu XY, 2012, IEEE T COMPUT AID D, V31, P831, DOI 10.1109/TCAD.2011.2182352
NR 32
TC 4
Z9 4
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 65
DI 10.1145/2950051
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100004
DA 2024-07-18
ER

PT J
AU Ferreira, RR
   Nazar, GL
   Da Rolt, J
   Moreira, AF
   Carro, L
AF Ferreira, Ronaldo R.
   Nazar, Gabriel L.
   Da Rolt, Jean
   Moreira, Alvaro F.
   Carro, Luigi
TI Live-Out Register Fencing: Interrupt-Triggered Soft Error Correction
   Based on the Elimination of Register-to-Register Communication
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Checkpointing; compiler; error correction; fault recovery; hardening;
   liveness; register file; soft error
ID CONTROL-FLOW ERRORS
AB This article introduces Live-Out Register Fencing (LoRF), a soft error correction mechanism that uses the novel Spill Register File as a container of checkpointing data. LoRF's Spill Register File holds the values shared among basic blocks in the program, and, coupled with a new compilation strategy, LoRF allows for error correction in the same basic block where the error was detected. In LoRF, error correction is triggered by a hardware interrupt that restores the registers of a basic block from the Spill Register File. After these registers are restored, the basic block where the error was detected can just be re-executed, thus reducing the costs of error recovery. LoRF's error correction policy eliminates the need for expensive architectural support for checkpointing and rollback, reducing the performance overhead of online soft error correction. LoRF relies on both a modified processor architecture and a corresponding compiler. The architecture was implemented in synthesizable VHDL, whereas the compiler was developed as an extension of the LLVM framework. Fault injection experiments support an error correction coverage of 99.35% and a mean performance overhead of 1.33 for the entire life cycle of an error from its occurrence to its elimination from the system.
C1 [Ferreira, Ronaldo R.] Univ Fed Rio Grande do Sul, BR-90046900 Porto Alegre, RS, Brazil.
   [Nazar, Gabriel L.; Moreira, Alvaro F.; Carro, Luigi] Univ Fed Rio Grande do Sul, Inst Informat, Caixa Postal 15064,Ave Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.
   [Da Rolt, Jean] Inst Fed Rio Grande Sul, Porto Alegre, RS, Brazil.
   [Ferreira, Ronaldo R.] HP Brazil R&D, Ave Ipiranga 6681,Predio 95C,5o Andar, BR-90619900 Porto Alegre, RS, Brazil.
   [Da Rolt, Jean] Inst Fed Educ Ciencia & Tecnol Rio Grande Sul, Ave Osvaldo Aranha 540, BR-95700000 Bento Goncalves, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal do Rio
   Grande do Sul; Instituto Federal do Rio Grande do Sul (IFRS); Instituto
   Federal do Rio Grande do Sul (IFRS)
RP Ferreira, RR (corresponding author), Univ Fed Rio Grande do Sul, BR-90046900 Porto Alegre, RS, Brazil.; Ferreira, RR (corresponding author), HP Brazil R&D, Ave Ipiranga 6681,Predio 95C,5o Andar, BR-90619900 Porto Alegre, RS, Brazil.
EM ronaldo.rod.ferreira@hp.com; glnazar@inf.ufrgs.br;
   jean.rolt@farroupilha.ifrs.edu.br; afmoreira@inf.ufrgs.br;
   carro@inf.ufrgs.br
RI Carro, Luigi/AAR-8819-2020; Carro, Luigi/I-4144-2013; Nazar, Gabriel
   Luca/AAR-8490-2021
OI Carro, Luigi/0000-0002-7402-4780; 
FU Conselho Nacional de Desenvolvimento Cientifico e Tecnologico (CNPq),
   Brazil; European Commission through the LoRelei project
   [FP7-PEOPLE-2011-IRSES-295231]
FX This work was supported by the Conselho Nacional de Desenvolvimento
   Cientifico e Tecnologico (CNPq), Brazil, and by the European Commission
   through the LoRelei project FP7-PEOPLE-2011-IRSES-295231.
CR [Anonymous], 2009, S Q J MODERN FOREIGN
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Azambuja J.R., 2014, Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors
   Azambuja JR, 2013, IEEE T NUCL SCI, V60, P2805, DOI 10.1109/TNS.2013.2246798
   Bernardi P, 2005, I C DEPEND SYS NETWO, P50, DOI 10.1109/DSN.2005.74
   Bernick D, 2005, I C DEPEND SYS NETWO, P12, DOI 10.1109/DSN.2005.70
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Blome J. A., 2006, CASES 06, P421
   Chen Hao, 2013, P 2013 INT C COMP AR
   Feng SG, 2011, INT SYMP MICROARCH, P398
   Ferreira RR, 2014, I C DEPEND SYS NETWO, P538, DOI 10.1109/DSN.2014.56
   Goodman J. R., 1988, Conference Proceedings. 1988 International Conference on Supercomputing, P442, DOI 10.1145/55364.55407
   Gu WN, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P459
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hamdioui S, 2013, DES AUT TEST EUROPE, P129
   Jenn E., 1994, Digest of Papers. The Twenty-Fourth International Symposium on Fault-Tolerant Computing (Cat. No.94CH3441-3), P66, DOI 10.1109/FTCS.1994.315656
   Kranenburg T, 2010, DES AUT TEST EUROPE, P997
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li ML, 2008, ACM SIGPLAN NOTICES, V43, P265, DOI 10.1145/1353536.1346315
   Makarov V.N., 2004, P 2004 GCC DEV SUMM, P85
   Nakka N, 2007, I C DEPEND SYS NETWO, P544, DOI 10.1109/DSN.2007.75
   Parra L, 2014, IEEE T NUCL SCI, V61, P1590, DOI 10.1109/TNS.2014.2310492
   Petersen E., 2011, SINGLE EVENT EFFECTS, DOI DOI 10.1002/9781118084328.CH1,ARXIV:HTTPS://ONLINELIBRARY.WILEY.COM/DOI/PDF/10.1002/9781118084328.CH1
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Sharangpani H, 2000, IEEE MICRO, V20, P24, DOI 10.1109/40.877948
   THIEBAUT D, 1987, ACM T COMPUT SYST, V5, P305, DOI 10.1145/29868.32979
   Wang NJ, 2005, I C DEPEND SYS NETWO, P30, DOI 10.1109/DSN.2005.82
   Xu J., 2013, Proceedings of the 28th Annual ACM Symposium on Applied Computing, P1511
NR 30
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 60
DI 10.1145/2873058
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700021
DA 2024-07-18
ER

PT J
AU Huang, SM
   Chang, LP
AF Huang, Sheng-Min
   Chang, Li-Pin
TI Exploiting Page Correlations for Write Buffering in Page-Mapping
   Multichannel SSDs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Solid-state disks; flash memory;
   multichannel; write buffering
ID FLASH TRANSLATION; MANAGEMENT; POLICY; LAYER
AB Advanced solid-state disks (SSDs) have been equipped with page-mapping flash translation layers and multichannel architectures. The SSDs employ a RAM-based write buffer, which delays write requests for reducing write traffic, reorders requests for mitigating garbage-collection overhead, and produces parallel page writes for improving channel time utilization. This work presents a novel write buffer algorithm that exploits temporal and spatial correlations among buffer pages. The write-buffer groups temporally or spatially correlate buffer pages and then write the grouped buffer pages to the same flash block. In this way, when the correlated page data are updated in the future, flash blocks will receive bulk page invalidations and become good candidates for garbage collection. With multichannel architectures, the write buffer adaptively disperses read-most sequential data over channels for high page-level parallelism of sequential reads, while clustering write-most sequential data in the same channel for a reduced cost of garbage collection. We evaluated the proposed method and previously proposed buffer algorithms. Our method was shown to outperform the existing methods by up to 134%. We also implemented our buffer design on the OpenSSD platform; the time and space overheads of our design were reported to be very low.
C1 [Huang, Sheng-Min; Chang, Li-Pin] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Huang, SM; Chang, LP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lag0610@gmail.com; lpchang@cs.nctu.edu.tw
FU National Science Council, Taiwan, ROC [101-2628-E-009-023-MY3]
FX This work is supported in part by research grant no.
   101-2628-E-009-023-MY3 from the National Science Council, Taiwan, ROC.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], 2011, P ACM S APPL COMP SA
   Chang DW, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2555616
   Chang LP, 2011, DES AUT CON, P23, DOI 10.1109/ICRMS.2011.5979272
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang YH, 2010, IEEE INT CONF EMBED, P237, DOI 10.1109/RTCSA.2010.37
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chen RH, 2015, IEEE T COMPUT, V64, P1729, DOI 10.1109/TC.2014.2329680
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Dongwook Kim, 2013, 2013 IEEE Third International Conference on Consumer Electronics - Berlin (ICCE-Berlin). Proceedings, P177, DOI 10.1109/ICCE-Berlin.2013.6698032
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hsieh J., 2013, IEEE TRANSACTIONS ON, p[1, 99]
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Huang SM, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P713, DOI 10.1109/HPCC.2014.108
   Jasmine OpenSSD, 2011, OP PROJ
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Liang Shi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P339
   Lin WH, 2012, DES AUT TEST EUROPE, P117
   Liu D, 2012, IEEE T VLSI SYST, V20, P1094, DOI 10.1109/TVLSI.2011.2142015
   Park SH, 2009, IEEE T CONSUM ELECTR, V55, P1392, DOI 10.1109/TCE.2009.5278005
   Park SH, 2012, IEEE T COMPUT, V61, P134, DOI 10.1109/TC.2010.212
   Riedel E, 1998, PROCEEDINGS OF THE 2ND USENIX WINDOWS NT SYMPOSIUM, P1
   Samsung Electronics Company, 2009, K9GBG08U0A 32GB A DI
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   Seol Jinho., 2009, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, P137
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   Shim G, 2011, ACM T STORAGE, V6, DOI 10.1145/1970338.1970339
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Wang TZ, 2013, ACM SIGPLAN NOTICES, V48, P91, DOI 10.1145/2499369.2465563
   Wei QS, 2014, IEEE S MASS STOR SYS
NR 34
TC 17
Z9 18
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 12
DI 10.1145/2815622
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000012
DA 2024-07-18
ER

PT J
AU Loke, SW
   Napier, K
   Alali, A
   Fernando, N
   Rahayu, W
AF Loke, Seng W.
   Napier, Keegan
   Alali, Abdulaziz
   Fernando, Niroshinie
   Rahayu, Wenny
TI Mobile Computations with Surrounding Devices: Proximity Sensing and
   MultiLayered Work Stealing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Mobile Computing; Performance; Mobile computations;
   mobile infrastructure; crowd computing; work stealing
AB With the proliferation of mobile devices, and their increasingly powerful embedded processors and storage, vast resources increasingly surround users. We have been investigating the concept of on-demand ad hoc forming of groups of nearby mobile devices in the midst of crowds to cooperatively perform computationally intensive tasks as a service to local mobile users, or what we call mobile crowd computing. As devices can vary in processing power and some can leave a group unexpectedly or new devices join in, there is a need for algorithms that can distribute work in a flexible manner and still work with different arrangements of devices that can arise in an ad hoc fashion. In this article, we first argue for the feasibility of such use of crowd embedded computations using theoretical justifications and reporting on our experiments on Bluetooth based proximity sensing. We then present a multilayered work-stealing style algorithm for distributing work efficiently among mobile devices and compare speedups attainable for different topologies of devices networked with Bluetooth, justifying a topology-flexible opportunistic approach. While our experiments are with Bluetooth and mobile devices, the approach is applicable to ecosystems of various embedded devices with powerful processors, networking technologies, and storage that will increasingly surround users.
C1 [Loke, Seng W.; Napier, Keegan; Alali, Abdulaziz; Fernando, Niroshinie; Rahayu, Wenny] La Trobe Univ, Dept Comp Sci & Comp Engn, Bundoora, Vic 3086, Australia.
C3 La Trobe University
RP Loke, SW (corresponding author), La Trobe Univ, Dept Comp Sci & Comp Engn, Bundoora, Vic 3086, Australia.
EM s.loke@latrobe.edu.au; kcnapier@students.latrobe.edu.au;
   aalali@students.latrobe.edu.au; N.Fernando@latrobe.edu.au;
   w.rahayu@latrobe.edu.au
RI Rahayu, Wenny/ABA-5515-2020; Loke, Seng/AAG-3182-2020; Loke,
   Seng/X-6392-2018
OI Loke, Seng/0000-0002-5339-9305; 
CR Altshuler Yaniv, 2012, Social Computing, Behavioral-Cultural Modeling and Prediction. Proceedings of the 5th International Conference, SBP 2012, P43, DOI 10.1007/978-3-642-29047-3_6
   [Anonymous], 2009, HYRAX CLOUD COMPUTIN
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], P 10 INT C MOB UB SY
   [Anonymous], MOBILE CLOUD COMPUTI
   [Anonymous], P WISEC 11 NY
   [Anonymous], 2011, P 10 ACM WORKSH HOT
   [Anonymous], P 2011 ACM S RES APP
   [Anonymous], 2012, Revised Selected Papers, V9, P224
   Ba H, 2013, 2013 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), P4451
   Callou G, 2011, MICROPROCESS MICROSY, V35, P426, DOI 10.1016/j.micpro.2010.08.006
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Eagle N, 2006, PERS UBIQUIT COMPUT, V10, P255, DOI 10.1007/s00779-005-0046-3
   Eagle N, 2009, LECT NOTES COMPUT SC, V5623, P447, DOI 10.1007/978-3-642-02767-3_50
   Fan Z., 2004, SC 04, P47, DOI [DOI 10.1109/SC.2004.26, 10.1109/SC.2004.26]
   Fernando N., 2012, 2012 15th International Conference on Network-Based Information Systems (NBiS 2012), P660, DOI 10.1109/NBiS.2012.122
   Fernando N, 2013, FUTURE GENER COMP SY, V29, P84, DOI 10.1016/j.future.2012.05.023
   Fitzek F., 2014, Mobile Clouds: Exploiting Distributed Resources in Wireless, Mobile and Social Networks
   Frohn S, 2010, ACM S MODEL ANAL SIM, P275
   Ganti RK, 2011, IEEE COMMUN MAG, V49, P32, DOI 10.1109/MCOM.2011.6069707
   Gentry C, 2010, COMMUN ACM, V53, P97, DOI 10.1145/1666420.1666444
   Gerla M., 2012, 2012 The 11th Annual Mediterranean Ad Hoc Networking Workshop (Med-Hoc-Net), P152, DOI 10.1109/MedHocNet.2012.6257116
   Gongjun Yan, 2013, IEEE Transactions on Intelligent Transportation Systems, V14, P284, DOI 10.1109/TITS.2012.2211870
   Han Bo, 2012, ICNP, P1
   Kalic G., 2012, 2012 35th International Convention on Information and Communication Technology, Electronics and Microelectronics, P754
   Karagiannis T, 2010, IEEE T MOBILE COMPUT, V9, P1377, DOI 10.1109/TMC.2010.99
   Kumar K, 2013, MOBILE NETW APPL, V18, P129, DOI 10.1007/s11036-012-0368-0
   Li CL, 2010, J PARALLEL DISTR COM, V70, P245, DOI 10.1016/j.jpdc.2009.06.003
   Ma XQ, 2013, IEEE NETWORK, V27, P28, DOI 10.1109/MNET.2013.6616112
   Rodriguez JM, 2014, COMPUTING, V96, P87, DOI 10.1007/s00607-012-0245-5
   Murray D.G., 2010, Proceedings of the 2nd ACM SIGCOMM Workshop on Networking, Systems, and Applications on Mobile Handhelds, MobiHeld 2010, P39, DOI DOI 10.1145/1851322.1851334
   Panta RK, 2013, IEEE T PARALL DISTR, V24, P1863, DOI 10.1109/TPDS.2013.84
   Paulos Eric., 2004, C HUM FACT COMP SYST, P223, DOI [10.1145/985692.985721, DOI 10.1145/985692.985721]
   Ra M.-R., 2012, P 10 INT C MOBILE SY, P337
   Rodriguez Juan Manuel, 2012, Advances in New Technologies, Interactive Interfaces and Communicability. Second International Conference, ADNTIIC 2011. Revised Selected Papers, P38, DOI 10.1007/978-3-642-34010-9_4
   Satyanarayanan Mahadev., 2013, PROCEEDING 4 ACM WOR, P1
   Satyanarayanan Mahadev., 2013, Proceedings of the 9th International ACM Sigsoft Conference on Quality of Software Architectures, QoSA '13, P1
   Verbelen T., 2012, P 3 ACM WORKSH MOB C, P29, DOI [10.1145/2307849.2307858, DOI 10.1145/2307849.2307858]
   Whaiduzzaman M, 2014, J NETW COMPUT APPL, V40, P325, DOI 10.1016/j.jnca.2013.08.004
   Williamson G, 2009, LECT NOTES COMPUT SC, V5918, P1, DOI 10.1007/978-3-642-10865-5_1
NR 40
TC 35
Z9 36
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 22
DI 10.1145/2656214
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800003
DA 2024-07-18
ER

PT J
AU Wang, TZ
   Liu, D
   Wang, Y
   Shao, ZL
AF Wang, Tianzheng
   Liu, Duo
   Wang, Yi
   Shao, Zili
TI Towards Write-Activity-Aware Page Table Management for Non-volatile Main
   Memories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Phase change memory; non-volatile
   memory; memory management; write activity aware; operating systems
ID PHASE-CHANGE MEMORY
AB Non-volatile memories such as phase change memory (PCM) and memristor are being actively studied as an alternative to DRAM-based main memory in embedded systems because of their properties, which include low power consumption and high density. Though PCM is one of the most promising candidates with commercial products available, its adoption has been greatly compromised by limited write endurance. As main memory is one of the most heavily accessed components, it is critical to prolong the lifetime of PCM.
   In this article, we present write-activity-aware page table management (WAPTM), a simple yet effective page table management scheme for reducing unnecessary writes, by redesigning system software and exploiting write-activity-aware features provided by the hardware. We implemented WAPTM in Google Android based on the ARM architecture and evaluated it with real Android applications. Experimental results show that WAPTM can significantly reduce writes in page tables, proving the feasibility and potential of prolonging the lifetime of PCM-based main memory through reducing writes at the OS level.
C1 [Wang, Tianzheng] Univ Toronto, Dept Comp Sci, 10 Kings Coll Rd,Rm 3302, Toronto, ON M5S 3G4, Canada.
   [Liu, Duo] Chongqing Univ, Coll Comp Sci, 174 Shazheng St, Chongqing 400044, Peoples R China.
   [Liu, Duo] Chongqing Univ, Minist Educ, Key Lab Dependable Serv Comp Cyber Phys Soc, Chongqing 400044, Peoples R China.
   [Wang, Yi] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen 518060, Peoples R China.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Kowloon, Hong Kong, Peoples R China.
C3 University of Toronto; Chongqing University; Chongqing University;
   Shenzhen University; Hong Kong Polytechnic University
RP Liu, D (corresponding author), Chongqing Univ, Coll Comp Sci, 174 Shazheng St, Chongqing 400044, Peoples R China.
EM tzwang@cs.toronto.edu; liuduo@cqu.edu.cn; yiwang@szu.edu.cn
RI Shao, Zili/AAX-3339-2020; Zhang, Yonghui/AGY-9072-2022
OI Shao, Zili/0000-0002-2173-2847; 
FU Research Grants Council of Hong Kong [GRF 152138/14E]; Innovation and
   Technology Support Programme of Innovation and Technology Fund of Hong
   Kong [ITS/082/10]; Germany/Hong Kong Joint Research Scheme - Research
   Grants Council of Hong Kong; Germany Academic Exchange Service of
   Germany [G_HK021/12]; Hong Kong Polytechnic University [4-ZZD7, G-YK24,
   G-YM10, G-YN36]; National Natural Science Foundation of China [61272103,
   61373049, 61309004]; National 863 Program [2013AA013202]; Research Fund
   for the Doctoral Program of Higher Education of China [20130191120030];
   Fundamental Research Funds for Central Universities [CDJZR14185501]; 
   [cstc2012ggC40005];  [cstc2013jcyjA40025]
FX This work is partially supported by grants from the Research Grants
   Council of Hong Kong (GRF 152138/14E), the Innovation and Technology
   Support Programme of Innovation and Technology Fund of Hong Kong
   (ITS/082/10), Germany/Hong Kong Joint Research Scheme sponsored by the
   Research Grants Council of Hong Kong and the Germany Academic Exchange
   Service of Germany (G_HK021/12), The Hong Kong Polytechnic University
   (4-ZZD7, G-YK24, G-YM10, and G-YN36), National Natural Science
   Foundation of China (61272103, 61373049, and 61309004), National 863
   Program (2013AA013202), Research Fund for the Doctoral Program of Higher
   Education of China (20130191120030), Chongqing (cstc2012ggC40005 and
   cstc2013jcyjA40025), and Fundamental Research Funds for Central
   Universities (CDJZR14185501).
CR Anderson S. E., 2005, Bit twiddling hacks: Round up to the next highest power of 2
   [Anonymous], 2010, 2010 IEEE 16 INT S H, DOI DOI 10.1109/HPCA.2010.5416650
   [Anonymous], INT 64 IA 32 ARCH SO
   [Anonymous], MICR ANN AV PHAS CHA
   [Anonymous], 2012, 2012 INT JT C NEUR N, DOI DOI 10.1109/HPCA.2012.6169027
   ARM Ltd, 2005, ARM ARCH REF MAN
   Bartholomew D., 2006, LINUX J, V2006
   Bathen LAD, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P33
   Bedeschi F, 2009, IEEE J SOLID-ST CIRC, V44, P217, DOI 10.1109/JSSC.2008.2006439
   Bovet DanielP., 2006, UNDERSTANDING LINUX
   Burr GW, 2010, J VAC SCI TECHNOL B, V28, P223, DOI 10.1116/1.3301579
   Dhiman G, 2009, DES AUT CON, P664
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Hay A, 2011, INT SYMP MICROARCH, P186
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Jiang LB, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P392, DOI 10.1109/ICCT.2012.6511249
   Jingtong Hu, 2010, 2010 IEEE 8th Symposium on Application Specific Processors (SASP 2010), P101, DOI 10.1109/SASP.2010.5521139
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Kang DH, 2008, S VLSI TECH, P75
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lei Jiang, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P127, DOI 10.1109/ISLPED.2011.5993624
   Li YM, 2012, INT CONF SIGN PROCES, P193, DOI 10.1109/ICoSP.2012.6491633
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Love Robert, 2010, Linux Kernel Development
   Mogul J.C., 2009, P 12 C HOT TOPICS OP, P14
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Silberschatz A., 2008, OPERATING SYSTEM CON, V8th
   Stancu LC, 2012, IEEE SYM EMBED SYST, P2, DOI 10.1109/ESTIMedia.2012.6507022
   Wang TZ, 2012, ASIA S PACIF DES AUT, P317, DOI 10.1109/ASPDAC.2012.6164966
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Xie YA, 2011, IEEE DES TEST COMPUT, V28, P44, DOI 10.1109/MDT.2011.20
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yenpo Ho, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P485
   Yiran Chen, 2010, 2010 International Conference on Communications, Circuits and Systems (ICCCAS), P811, DOI 10.1109/ICCCAS.2010.5581868
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 41
TC 20
Z9 20
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 34
DI 10.1145/2697394
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800015
DA 2024-07-18
ER

PT J
AU Pajic, M
   Jiang, ZH
   Lee, I
   Sokolsky, O
   Mangharam, R
AF Pajic, Miroslav
   Jiang, Zhihao
   Lee, Insup
   Sokolsky, Oleg
   Mangharam, Rahul
TI Safety-Critical Medical Device Development Using the UPP2SF Model
   Translation Tool
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Measurement; Model-based development; model
   translation; medical devices validation and verification; real-time
   embedded systems
ID TIMED AUTOMATA; SEMANTICS
AB Software-based control of life-critical embedded systems has become increasingly complex, and to a large extent has come to determine the safety of the human being. For example, implantable cardiac pacemakers have over 80,000 lines of code which are responsible for maintaining the heart within safe operating limits. As firmware-related recalls accounted for over 41% of the 600,000 devices recalled in the last decade, there is a need for rigorous model-driven design tools to generate verified code from verified software models. To this effect, we have developed the UPP2SF model-translation tool, which facilitates automatic conversion of verified models (in UPPAAL) to models that may be simulated and tested (in Simulink/Stateflow). We describe the translation rules that ensure correct model conversion, applicable to a large class of models. We demonstrate how UPP2SF is used in themodel-driven design of a pacemaker whosemodel is (a) designed and verified in UPPAAL (using timed automata), (b) automatically translated to Stateflow for simulation-based testing, and then (c) automatically generated into modular code for hardware-level integration testing of timing-related errors. In addition, we show how UPP2SF may be used for worst-case execution time estimation early in the design stage. Using UPP2SF, we demonstrate the value of integrated end-to-end modeling, verification, code-generation and testing process for complex software-controlled embedded systems.
C1 [Pajic, Miroslav; Mangharam, Rahul] Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA.
   [Jiang, Zhihao; Lee, Insup; Sokolsky, Oleg] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania; University of Pennsylvania
RP Pajic, M (corresponding author), Univ Penn, Dept Elect & Syst Engn, 200 S 33rd St, Philadelphia, PA 19104 USA.
EM pajic@seas.upenn.edu; zhihaoj@cis.upenn.edu; lee@cis.upenn.edu;
   sokolsky@cis.upenn.edu; rahulm@seas.upenn.edu
RI Sokolsky, Oleg/AAV-7973-2021
OI Pajic, Miroslav/0000-0002-5357-0117; Jiang, Zhihao/0000-0002-6730-6915
FU NSF [CNS-0720518, CNS-1035715, MRI-0923518, CAREER-1253842]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [0923518] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1253842] Funding Source: National Science Foundation
FX This research was supported in part by NSF CNS-0720518, NSF CNS-1035715,
   NSF MRI-0923518, and NSF CAREER-1253842 grants.
CR Altisen K, 2005, LECT NOTES COMPUT SC, V3829, P273
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Alur R., 1999, Computer Aided Verification, V1633, P688
   Amnell T, 2003, LECT NOTES COMPUT SC, V2791, P60
   [Anonymous], 2007, PACEMAKER SYST SPEC
   [Anonymous], 2005, EMSOFT 2005
   [Anonymous], 2010, LIST DEV REC
   Ayoub Anaheed, 2010, Abstract State Machines, Alloy, B and Z. Proceedings Second International Conference, ABZ 2010, DOI 10.1007/978-3-642-11811-1_37
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   CLARKE D, 1995, PROC INT CONF SOFTW, P51, DOI 10.1145/225014.225019
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Hamon G., 2007, International Journal on Software Tools for Technology Transfer, V9, P447, DOI 10.1007/s10009-007-0049-7
   Hendriks M., 2001, CSIR0108
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Jiang ZH, 2012, P IEEE, V100, P122, DOI 10.1109/JPROC.2011.2161241
   Jiang Z, 2010, EUROMICRO, P239, DOI 10.1109/ECRTS.2010.36
   Kim B.G., 2011, EMSOFT'11: ACM conf. on Embedded software, P89
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lee I, 2006, COMPUTER, V39, P33
   Leitner F., 2008, P ERCIM WORKSH FORM
   Matlab, 2012, MATL R2012A DOC STAT
   Pajic M., 2012, UPP2SF TRANSLATING U
   Pajic M., 2012, IEEE T IND INFORM, V99, P13
   Pajic M, 2012, IEEE REAL TIME, P173, DOI 10.1109/RTAS.2012.25
   Scaife N., 2004, Proceedings of the 4th ACM International Conference on Embedded Software, EMSOFT '04, P259
   Schurenberg Max, 2012, THESIS TU HAMBURG HA
NR 27
TC 20
Z9 23
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 127
DI 10.1145/2584651
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100010
DA 2024-07-18
ER

PT J
AU Mirzoyan, D
   Akesson, B
   Goossens, K
AF Mirzoyan, Davit
   Akesson, Benny
   Goossens, Kees
TI Process-Variation-Aware Mapping of Best-Effort and Real-Time Streaming
   Applications to MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Design; Process variation; multiprocessor
   system-on-chip; synchronous dataflow graphs; application mapping
ID DIE-TO-DIE; PARAMETER VARIATIONS; IMPACT; ALLOCATION; FREQUENCY
AB As technology scales, the impact of process variation on the maximum supported frequency (FMAX) of individual cores in a multiprocessor system-on-chip (MPSoC) becomes more pronounced. Task allocation without variation-aware performance analysis can greatly compromise performance and lead to a significant loss in yield, defined as the percentage of manufactured chips satisfying the application timing requirement. We propose variation-aware task allocation for best-effort and real-time streaming applications modeled as task graphs. Our solutions are primarily based on the throughput requirement, which is the most important timing requirement in many real-time streaming applications.
   The four main contributions of this work are (1) distinguishing best-effort firm real-time and soft real-time application classes, which require different optimization criteria, (2) using dataflow graphs, which are well suited for modeling and analysis of streaming applications, we explicitly model task execution both in terms of clock cycles (which is independent of variation) and seconds (which does depend on the variation of the resource), which we connect by an explicit binding, (3) we present two optimization approaches, which give different improvement results at different costs, (4) we present both exhaustive and heuristic algorithms that implement the optimization approaches. Our variation-aware mapping algorithms are tested on models of seven real applications and are compared to mapping methods that are unaware of hardware variation. Our results demonstrate (1) improvements in the average performance (3% on average) for best-effort applications, and (2) for firm real-time and soft real-time applications, yield improvements of up to 27% with an average of 15%, showing the effectiveness of our approaches.
C1 [Mirzoyan, Davit] Delft Univ Technol, NL-2600 AA Delft, Netherlands.
   [Akesson, Benny; Goossens, Kees] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
C3 Delft University of Technology; Eindhoven University of Technology
RP Mirzoyan, D (corresponding author), Delft Univ Technol, NL-2600 AA Delft, Netherlands.
EM d.mirzoyan@tudelft.nl
RI Akesson, Benny/D-6528-2013; Goossens, Kees/E-9233-2015
OI Akesson, Benny/0000-0003-2949-2080; 
FU EU FP7 [288008 T-CREST, 288248 Flextiles]; NL STW [10346 NEST]; 
   [Catrene CA104 Cobra]
FX This work was partially funded by projects EU FP7 288008 T-CREST and
   288248 Flextiles, Catrene CA104 Cobra, and NL STW 10346 NEST.
CR Amarasinghe S, 2005, INT J PARALLEL PROG, V33, P261, DOI 10.1007/s10766-005-3590-6
   [Anonymous], 2006, Application of Concurrency to System Design
   Bonfietti A, 2010, DES AUT TEST EUROPE, P897
   Bonfietti A, 2009, LECT NOTES COMPUT SC, V5547, P26, DOI 10.1007/978-3-642-01929-6_4
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Chon H, 2009, ASIA S PACIF DES AUT, P137, DOI 10.1109/ASPDAC.2009.4796470
   Dighe S, 2011, IEEE J SOLID-ST CIRC, V46, P184, DOI 10.1109/JSSC.2010.2080550
   Eisele M, 1997, IEEE T VLSI SYST, V5, P360, DOI 10.1109/92.645062
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Huang L, 2010, DES AUT CON, P326
   Miranda M, 2009, INT SYM QUAL ELECT, P547, DOI 10.1109/ISQED.2009.4810353
   Mirzoyan D, 2012, INT SYM QUAL ELECT, P41, DOI 10.1109/ISQED.2012.6187472
   Moreira OM, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/83710
   Pang LT, 2008, IEEE CUST INTEGR CIR, P129, DOI 10.1109/CICC.2008.4672038
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Singhal Love, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P570, DOI 10.1109/ICCAD.2008.4681633
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
   Unsal OS, 2006, IEEE MICRO, V26, P30, DOI 10.1109/MM.2006.122
   Wang F, 2007, IEEE IC CAD, P598, DOI 10.1109/ICCAD.2007.4397330
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 25
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 61
DI 10.1145/2490819
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800006
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Collins, RL
   Carloni, LP
AF Collins, Rebecca L.
   Carloni, Luca P.
TI Flexible Filters in Stream Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Stream programming; dynamic load balancing
ID TASK
AB The stream-processing model is a natural fit for multicore systems because it exposes the inherent locality and concurrency of a program and highlights its separable tasks for efficient parallel implementations. We present flexible filters, a load-balancing optimization technique for stream programs. Flexible filters utilize the programmability of the cores in order to improve the data-processing throughput of individual bottleneck tasks by "borrowing" resources from neighbors in the stream. Our technique is distributed and scalable because all runtime load-balancing decisions are based on point-to-point handshake signals exchanged between neighboring cores. Load balancing with flexible filters increases the system-level processing throughput of stream applications, particularly those with large dynamic variations in the computational load of their tasks. We empirically evaluate flexible filters in a homogeneous multicore environment over a suite of five real-word stream programs.
C1 [Collins, Rebecca L.; Carloni, Luca P.] Columbia Univ, New York, NY 10027 USA.
C3 Columbia University
RP Collins, RL (corresponding author), Columbia Univ, New York, NY 10027 USA.
EM rebecca.l.c@gmail.com
OI Carloni, Luca/0000-0001-5600-8931
FU National Science Foundation [0644202, 0811012]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [0644202]
   Funding Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0811012] Funding Source: National Science Foundation
FX This research is partially supported by the National Science Foundation
   under awards 0644202 and 0811012.
CR [Anonymous], 2008, Proceedings of the 2008 ACM SIGMOD international conference on Management of data, SIGMOD'08, ACM
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   Arpaci-Dusseau R.H., 1999, IOPADS '99: Proceedings of the sixth workshop on I/O in parallel and distributed systems, P10
   BARNES KB, 1993, P SOC PHOTO-OPT INS, V1957, P297, DOI 10.1117/12.161442
   Bender MA, 2002, THEOR COMPUT SYST, V35, P289, DOI 10.1007/s00224-002-1055-5
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   BONFIETTI A, 2009, P INT C INT AI OR TE, V5547, P26
   Bonfietti A, 2010, DES AUT TEST EUROPE, P897
   BUCK I, 2004, INT C COMP GRAPH INT, V23, P777
   Chandrasekaran S., 2003, CIDR, V20, P668, DOI DOI 10.1145/872757.872857
   Chen Jiawen., 2005, Workshop on Graphics Hardware, P71
   Chen T, 2007, LECT NOTES COMPUT SC, V4382, P314, DOI 10.1007/978-3-540-72521-3_23
   COLLINS R. L., 2010, P HIGH PERF EMB COMP
   Dacker B., 2000, THESIS KTH ROYAL I T THESIS KTH ROYAL I T
   Dasdan A, 1998, IEEE T COMPUT AID D, V17, P889, DOI 10.1109/43.728912
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   FELLHEIMER E. T, 2006, THESIS MIT
   Frigo M, 1998, ACM SIGPLAN NOTICES, V33, P212, DOI 10.1145/277652.277725
   Gonzalez R.C., 2018, DIGITAL IMAGE PROCES, V4th
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Graef A., 2006, P LINUX AUD C
   Gummaraju J, 2005, INT SYMP MICROARCH, P343
   Haney R., 2005, P HIGH PERF EMB COMP
   Hölzenspies PKF, 2007, 2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P74
   Hormati AH, 2009, INT CONFER PARA, P214, DOI 10.1109/PACT.2009.39
   Huston L, 2005, 14th IEEE International Symposium on High Performance Distributed Computing, Proceedings, P157
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kakulavarapu P., 2001, Parallel Processing Letters, V11, P169, DOI 10.1142/S0129626401000506
   Kapasi UJ, 2003, COMPUTER, V36, P54, DOI 10.1109/MC.2003.1220582
   KARP RM, 1978, DISCRETE MATH, V23, P309, DOI 10.1016/0012-365X(78)90011-0
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Kudlur M, 2008, ACM SIGPLAN NOTICES, V43, P114, DOI 10.1145/1379022.1375596
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lundgren W., 2005, P EL REM SENS DEF TE
   McCool M., 2006, P GSPX MULT APPL C
   Minsky Y, 2008, J FUNCT PROGRAM, V18, P553, DOI 10.1017/S095679680800676X
   Moreira O, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P332
   Moreira OM, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/83710
   Nanda AK, 2007, IBM J RES DEV, V51, P573, DOI 10.1147/rd.515.0573
   Novak L. M., 1997, Lincoln Laboratory Journal, V10, P187
   Petri Carl Adam, 1962, THESIS DARMSTADT U T
   Pham D., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P184
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Ranger C, 2007, INT S HIGH PERF COMP, P13
   Shah MA, 2003, PROC INT CONF DATA, P25, DOI 10.1109/ICDE.2003.1260779
   Staschulat J., 2009, P 7 ACM INT C EMB SO, P275
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   THIES W., 2001, TM6222 MITLCS
   Wiggers MaartenH., 2007, 10th Workshop on Software Compilers for Embedded Systems, P11
   Xing Y, 2005, PROC INT CONF DATA, P791
   Zhang David, 2008, Computer Architecture News, V36, P18, DOI 10.1145/1399972.1399978
NR 52
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 45
DI 10.1145/2539036.2539041
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000005
DA 2024-07-18
ER

PT J
AU Sartori, J
   Kumar, R
AF Sartori, John
   Kumar, Rakesh
TI Exploiting Timing Error Resilience in Processor Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Error resilience; computer
   architecture; energy efficiency; timing speculation
AB Escalating variations in modern CMOS designs have become a threat to Moore's law. In light of the increasing costs of standard worst-case design practices, timing speculation has become a popular approach for dealing with static and dynamic non-determinism and increasing yield. Timing speculative architectures allow conservative guardbands to be relaxed, increasing efficiency at the expense of occasional errors, which are corrected or tolerated by an error resilience mechanism. Previous work has proposed circuit-or design-level optimizations that manipulate the error rate behavior of a design to increase the efficiency of timing speculation. In this article, we investigate whether architectural optimizations can also manipulate error rate behavior to significantly increase the effectiveness of timing speculation. To this end, we demonstrate how error rate behavior indeed depends on processor architecture and that architectural optimizations can be used to manipulate the error rate behavior of a processor. Using timing speculation-aware architectural optimizations, we demonstrate enhanced overscaling and up to 29% additional energy savings for processors that employ Razor-based timing speculation.
C1 [Sartori, John; Kumar, Rakesh] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Sartori, J (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Urbana, IL USA.
EM sartori2@illinois.edu
RI Kumar, Rakesh/ABD-1065-2020
OI Kumar, Rakesh/0000-0001-7664-0803
CR [Anonymous], P DATE
   [Anonymous], P HPCA
   Bowman K, 2009, DES AUT CON, P4
   BROOKS D, 2000, P ISCA
   Choudhary NK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P11, DOI 10.1145/2024723.2000067
   Dhar S., 2002, P ISLPED
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Fujimura Y., 2010, P ISSCC
   Greskamp B., 2007, PROC INT C PARALLEL, P213, DOI DOI 10.1109/PACT.2007.52
   Greskamp B., 2009, P HPCA
   Hamerly G., 2005, P JILP
   Hartstein A, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P117
   Intel Corporation, 2008, INT AT PROC Z5XX SER
   Kahng A., 2010, P DAC
   Kahng A., 2010, P ASPDAC
   Kehl T., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P188, DOI 10.1109/ICCD.1993.393383
   Liang X., 2006, P INT C COMPUTER AID, P429
   Palacharla S., 1997, P ISCA
   Pan Y, 2009, DES AUT CON, P57
   Sarangi S, 2008, INT SYMP MICROARCH, P423, DOI 10.1109/MICRO.2008.4771810
   Sartori J., 2010, P GLSVLSI
   TULLSEN D, 1996, P 22 ANN COMP MEAS G
NR 22
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 89
DI 10.1145/2465787.2465791
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900004
DA 2024-07-18
ER

PT J
AU Bogdan, P
   Jain, S
   Marculescu, R
AF Bogdan, Paul
   Jain, Siddharth
   Marculescu, Radu
TI Pacemaker Control of Heart Rate Variability: A Cyber Physical System
   Perspective
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Human Factors; Theory; Design; Performance; Cyber physical
   systems; heart rate variability; fractional calculus; optimal control;
   fractal behavior; non-stationary behavior
ID TEMPERATURE; ALGORITHMS; DEVICE
AB Cardiac diseases, like those related to abnormal heart rate activity, have an enormous economic and psychological impact worldwide. The approaches used to control the behavior of modern pacemakers ignore the fractal nature of heart rate activity. The purpose of this article is to present a Cyber Physical System approach to pacemaker design that exploits precisely the fractal properties of heart rate activity in order to design the pacemaker controller. Towards this end, we solve a finite horizon optimal control problem based on the heartbeat time series and show that this control problem can be converted into a system of linear equations. We also compare and contrast the performance of the fractal optimal control problem under six different cost functions. Finally, to get an idea of hardware complexity, we implement the fractal optimal controller on a Virtex4 FPGA and report some preliminary results in terms of area overhead.
C1 [Bogdan, Paul] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Jain, Siddharth] Indian Inst Technol Kanpur, Dept Elect Engn, Kanpur, Uttar Pradesh, India.
   [Marculescu, Radu] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kanpur; Carnegie Mellon
   University
RP Bogdan, P (corresponding author), Univ So Calif, Ming Hsieh Dept Elect Engn, Los Angeles, CA 90089 USA.
EM radum@ece.cmu.edu
RI Bogdan, Paul/ITT-2991-2023; Marculescu, Radu/AAR-5320-2021; Bogdan,
   Paul/V-6865-2019
OI Marculescu, Radu/0000-0003-1826-7646; Bogdan, Paul/0000-0003-2118-0816
FU National Science Foundation [CCF-0916752]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0916752] Funding Source: National Science Foundation
FX This work is supported in part by the National Science Foundation under
   grant CCF-0916752.
CR Agrawal OP, 2010, J VIB CONTROL, V16, P1967, DOI 10.1177/1077546309353361
   ALT E, 1989, PACE, V12, P1667, DOI 10.1111/j.1540-8159.1989.tb01846.x
   [Anonymous], 1999, MATH SCI ENG
   Anthony Fauci.S., 2008, HARRISONS PRINCIPLES
   BACHARACH DW, 1992, PACE, V15, P188, DOI 10.1111/j.1540-8159.1992.tb03063.x
   Battaglia JL, 2000, INT J THERM SCI, V39, P374, DOI 10.1016/S1290-0729(00)00220-9
   Beran J., 1994, STAT LONG MEMORY PRO
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Bogdan P, 2011, ACM IEEE INT CONF CY, P99, DOI 10.1109/ICCPS.2011.14
   Coenen M, 2008, EUROPACE, V10, P325, DOI 10.1093/europace/eun024
   Dell'Orto Simonetta, 2004, Indian Pacing Electrophysiol J, V4, P137
   DOYLE-III F. J., 2011, CONTROL BIOL SYSTEMS
   Graham D., 1953, AIEE T, V273, P72
   Haddad SAP, 2006, IEEE ENG MED BIOL, V25, P38, DOI 10.1109/MEMB.2006.1636350
   Hexamer MPR, 2002, IEEE T BIO-MED ENG, V49, P185, DOI 10.1109/10.983452
   HUMEN DP, 1985, PACE, V8, P52, DOI 10.1111/j.1540-8159.1985.tb05723.x
   HUNG GK, 1990, IEEE T BIO-MED ENG, V37, P549, DOI 10.1109/10.55658
   INBAR GF, 1988, IEEE T BIO-MED ENG, V35, P679, DOI 10.1109/10.7269
   Ivanov PC, 1999, EUROPHYS LETT, V48, P594, DOI 10.1209/epl/i1999-00525-0
   Ivanov PC, 2001, CHAOS, V11, P641, DOI 10.1063/1.1395631
   Ivanov PC, 1998, PHYSICA A, V249, P587, DOI 10.1016/S0378-4371(97)00522-0
   JAEGAR F. J., 2010, DIS MANAGEMENT PROJE
   Jiang ZH, 2011, ACM IEEE INT CONF CY, P131, DOI 10.1109/ICCPS.2011.28
   KIYONO K., 2009, STAT PHYS HUMAN HEAR
   Lee EA, 2010, DES AUT CON, P737
   Lee SY, 2011, IEEE T BIOMED CIRC S, V5, P357, DOI 10.1109/TBCAS.2011.2126570
   Li N., 2012, ROBUST EFFI IN PRESS
   Lopez M. J., 2010, WSEAS Transactions on Systems, V9, P263
   Magin RL, 2006, Fractional calculus in bioengineering
   Mainardi F., 2000, Fractional Calculus and Waves in Linear Viscoelasticity: an Introduction to Mathematical Models, DOI 10.1142/p926
   Mandelbrot BB., 2002, Gaussian Self-Affinity and Fractals, V1
   Nakao M, 2001, IEEE ENG MED BIOL, V20, P77, DOI 10.1109/51.917727
   Neogi B., 2010, INT J INF TECHNOL KN, V3, P723
   ONARAL B, 1982, MED BIOL ENG COMPUT, V20, P299, DOI 10.1007/BF02442796
   Oustaloup A, 1995, La Derivation non Entiere: Theorie, Syntheseet Applications
   PhysioNet, RES RES COMPL PHYS
   Sanders RS, 1996, P IEEE, V84, P480, DOI 10.1109/5.486749
   Schaldach M., 1998, PROG BIOMED RES, V3, P49
   SCHULTZ W. C., 1961, IRE T AUTOMATIC CONT, V6, P22
   Simantirakis EN, 2009, EUROPACE, V11, P1272, DOI 10.1093/europace/eup204
   SRIDHAR MK, 1987, INFORM SCIENCES, V43, P25, DOI 10.1016/0020-0255(87)90030-2
   STANGL K, 1989, PACE, V12, P102, DOI 10.1111/pace.1989.12.p1.102
   Stankovic JA, 2005, COMPUTER, V38, P23, DOI 10.1109/MC.2005.386
   Sticherling C, 2009, SWISS MED WKLY, V139, P596, DOI smw-12667
   SUGIURA T, 1991, J MED ENG TECHNOL, V15, P107, DOI 10.3109/03091909109016207
   SUGIURA T, 1983, J MED ENG TECHNOL, V7, P21, DOI 10.3109/03091908309041220
   Sun Q, 2008, 2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, P41, DOI 10.1109/NEWCAS.2008.4606316
   XILINX, SUPPL PROGR LOG DEV
   XilinxDSP, XIL DIG SIGN PROC DE
   Zhang YH, 2002, AM J PHYSIOL-HEART C, V282, pH1102, DOI 10.1152/ajpheart.00738.2001
NR 50
TC 16
Z9 20
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 50
DI 10.1145/2435227.2435246
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200019
DA 2024-07-18
ER

PT J
AU Cullmann, C
AF Cullmann, Christoph
TI Cache Persistence Analysis: Theory and Practice
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Theory; Verification; WCET; Cache; persistence
ID TIMING ANALYSIS; WCET; PREDICTION; SYSTEMS
AB To compute a worst-case execution time (WCET) estimate for a program, the architectural effects of the underlying hardware must be modeled. For modern processors this results in the need for a cache and pipeline analysis.
   The timing-relevant result of the cache analysis is the categorization of the accesses to cached memory. Categorizations that are obtainable by the well-known must and may cache analysis [Ferdinand 1997] are always-hit, always-miss and not-classified. The cache persistence analysis tries to provide additional information for the not-classified case to limit the number of misses.
   There exists a cache persistence analysis by Ferdinand and Wilhelm based on abstract interpretation computing these classifications. In this article, we present a correctness issue with this analysis. To fix this issue, we propose two new abstract interpretation based persistence analyses and show their safety. One is based on the known may analysis and a second one on the concept of conflict counting.
   For fully timing compositional architectures [Wilhelm et al. 2009] the persistence information is straightforward to use. We will apply the concepts of persistence analysis for the first time to state-of-the-art architectures that exhibit both timing anomalies and domino effects. Such architectures do not allow the analyzer to quantify the costs of a single cache hit or miss in isolation. To make the usage of the persistence information feasible, we integrate the presented novel persistence analyses together with a novel path analysis approach into the industrially used WCET analyzer aiT.
C1 AbsInt Angew Informat GmbH, D-66123 Saarbrucken, Germany.
RP Cullmann, C (corresponding author), AbsInt Angew Informat GmbH, Sci Pk 1, D-66123 Saarbrucken, Germany.
EM cullmann@absint.com
CR [Anonymous], 2003, THESIS UPPSALA U
   [Anonymous], 2010, P EMB REAL TIM SOFTW
   B LESAGE, 2009, P 9 INT WORKSH WORST
   Huynh BK, 2011, IEEE REAL TIME, P203, DOI 10.1109/RTAS.2011.27
   Ballabriga C, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P341, DOI 10.1109/ECRTS.2008.34
   Casse H., 2005, P 3 EUR C EMB REAL T, P25
   Cousot Patrick, 1977, P 4 ACM S PRINC PROG, P238, DOI [10.1145/512950.512973, DOI 10.1145/512950.512973]
   Cullmann Christoph, 2011, P 2011 SIGPLAN SIGBE, P121
   F MUELLER, 1995, THESIS TALLAHASSEE
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   FERDINAND C, 1997, THESIS U SAARLANDES
   FERDINAND C., 1996, SCI COMPUT PROGRAM, V1145, P52
   FERDINAND C, 2001, LECT NOTES COMPUTER, V2211
   Ferdinand C, 2007, LECT NOTES COMPUT SC, V4444, P12
   Gebhard G., 2011, OPENACCESS SERIES IN, V18, P1
   Gebhard G., 2010, P 10 INT WORKSH WORS, P5
   Gustafsson Jan., 2010, The Malardalen WCET benchmarks - past, present and future, P137
   Healy C. A., 1995, P REAL TIM SYST S RT
   Healy CA, 1999, IEEE T COMPUT, V48, P53, DOI 10.1109/12.743411
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Lundqvist T., 1999, P REAL TIM SYST S RT
   Lv MS, 2010, REAL TIM SYST SYMP P, P339, DOI 10.1109/RTSS.2010.30
   Martin F, 1998, LECT NOTES COMPUT SC, V1383, P80
   Matthies N., 2006, THESIS U SAARLANDES
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   MUELLER F, 1994, P ACM SIGPLAN WORKSH
   Reineke J, 2008, THESIS U SAARLANDES
   REINEKE J., 2006, P WORKSH WORST CAS E
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   Souyris Jean., 2005, P 5 INT WORKSHOP WOR, P21
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Theiling H., 2002, THESIS U SAARLANDES
   THESING S., 2003, P DEP SYST NETW DSN
   Thesing S., 2004, THESIS U SAARLANDES
   Wilhelm R., 2010, LECT NOTES COMPUTER
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
NR 37
TC 19
Z9 25
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 40
DI 10.1145/2435227.2435236
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200009
DA 2024-07-18
ER

PT J
AU Nazemzadeh, P
   Dideban, A
   Zareiee, M
AF Nazemzadeh, Payam
   Dideban, Abbas
   Zareiee, Meisam
TI Fault Modeling in Discrete Event Systems Using Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Discrete event systems;
   fault-tolerant; Petri nets; supervisory control; forbidden states
ID FEEDBACK-CONTROL LOGIC; SAFE DIAGNOSABILITY; SUPERVISORY CONTROL; PLACE
   INVARIANTS; DIAGNOSIS
AB In this article a model-based controller reconfiguration method for fault-tolerant control of discrete event systems has been introduced. In this method, we model the fault conditions for each specified fault as a new model called fault model. The system then consists of three different models called process, specification and fault. The faulty parts of the system are not permitted to do any job and the controller tries to enforce the specifications by other parts of the system. With this method, the controller reconfiguration problem for fault-tolerant control of discrete event systems converts to the problem of synchronizing the process, specification and fault model. We must synthesize a supervisor that can enforce both specifications and faults status. If this supervisor can be determined, we can achieve a fault-tolerant controller. Implementing both specification and fault models in the system, may lead to a large number of forbidden states and constraints and so on a more complicated forbidden states problem must be solved. The application of constraints simplification methods is shown. By the existing methods for offline simplifying of constraints, we can arrive at a simplified fault tolerant controller.
C1 [Nazemzadeh, Payam; Dideban, Abbas; Zareiee, Meisam] Semnan Univ, Dept Elect & Comp Engn, Semnan, Iran.
C3 Semnan University
RP Nazemzadeh, P (corresponding author), Semnan Univ, Dept Elect & Comp Engn, Semnan, Iran.
EM p_nazemzade@semnan.ac.ir; adideban@Semnan.ac.ir; meisamzareiee@gmail.com
RI DIDEBAN, Abbas/HKW-2997-2023; Dideban, Abbas/AAZ-7268-2021
OI Dideban, Abbas/0000-0001-6790-9567; Nazemzadeh,
   Payam/0000-0003-3320-2648
CR Blanke M, 2000, P 4 IFAC S FAULT DET
   Blanke M, 2006, Diagnosis and fault-tolerant control, V2
   Darabi H, 2003, IEEE T ROBOTIC AUTOM, V19, P131, DOI 10.1109/TRA.2002.807551
   David R., 2005, DISCRETE CONTINUOUS
   Dideban A, 2009, P 2 IFAC WORKSH DEP
   Dideban A, 2008, AUTOMATICA, V44, P1697, DOI 10.1016/j.automatica.2007.10.031
   GIUA A, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1 AND 2, P974, DOI 10.1109/ICSMC.1992.271666
   GIUA A, 1991, PROCEEDINGS OF THE 30TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-3, P92, DOI 10.1109/CDC.1991.261262
   GIUA A, 1990, PROCEEDINGS OF THE 29TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-6, P2839, DOI 10.1109/CDC.1990.203297
   Hashtrudi Zad S, 2005, IEEE T AUTOMAT CONTR, V7, P1010
   HOLLOWAY LE, 1990, IEEE T AUTOMAT CONTR, V35, P514, DOI 10.1109/9.53517
   Iordache MV, 2004, P AMER CONTR CONF, P4477
   Jiroveanu G, 2006, MATH COMPUT SIMULAT, V70, P287, DOI 10.1016/j.matcom.2005.11.003
   KROGH BH, 1991, AUTOMATICA, V27, P641, DOI 10.1016/0005-1098(91)90055-7
   Kumar R, 1996, IEEE T AUTOMAT CONTR, V41, P245, DOI 10.1109/9.481527
   Li LX, 2004, IEEE DECIS CONTR P, P5248, DOI 10.1109/CDC.2004.1429641
   Liu F, 2008, IEEE T AUTOMAT CONTR, V53, P1291, DOI 10.1109/TAC.2008.921035
   Miyagi PE, 2006, CONTROL ENG PRACT, V14, P397, DOI 10.1016/j.conengprac.2005.02.002
   Paoli A, 2005, AUTOMATICA, V41, P1335, DOI 10.1016/j.automatica.2005.03.017
   RAMADGE PJG, 1989, P IEEE, V77, P81, DOI 10.1109/5.21072
   Sampath R, 2008, IEEE T AUTOM SCI ENG, V5, P84, DOI 10.1109/TASE.2007.911688
   Supavatanakul P, 2006, CONTROL ENG PRACT, V14, P609, DOI 10.1016/j.conengprac.2005.03.028
   Tabakow I, 2005, LECT NOTES ARTIF INT, V3682, P541
   Wen Q, 2008, IEEE T AUTOMAT CONTR, V53, P1839, DOI 10.1109/TAC.2008.929388
   Xue F, 2005, LECT NOTES COMPUT SC, V3645, P655
   Yamalidou C, 1996, AUTOMATICA, V1, P15
   Yang X, 2009, J MANUF SYST, V28, P17, DOI 10.1016/j.jmsy.2009.07.001
NR 27
TC 7
Z9 7
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 12
DI 10.1145/2406336.2406348
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100012
DA 2024-07-18
ER

PT J
AU Namin, AH
   Wu, HP
   Ahmadi, M
AF Namin, Ashkan Hosseinzadeh
   Wu, Huapeng
   Ahmadi, Majid
TI An Efficient Finite Field Multiplier Using Redundant Representation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Security; Multiplier; finite field; redundant
   representation; security
ID IMPLEMENTATION; GF(2(M))
AB An efficient word-level finite field multiplier using redundant representation is proposed. The proposed multiplier has a significantly higher speed, compared to previously proposed word-level architectures using either redundant representation or optimal normal basis type I, at the expense of moderately higher area complexity. Furthermore, the new design out-performs other similar proposals when considering the product of area and delay as a measure of performance. ASIC Realization of the proposed design using TSMC's .18 mu m CMOS technology for the binary field size of 163 is also presented.
C1 [Namin, Ashkan Hosseinzadeh; Wu, Huapeng; Ahmadi, Majid] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada.
C3 University of Windsor
RP Wu, HP (corresponding author), Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada.
EM hwu@uwindsor.ca
FU National Sciences and Engineering Research Council of Canada (NSERC)
   [RGPIN/262016]
FX This work is supported by The National Sciences and Engineering Research
   Council of Canada (NSERC) under grant RGPIN/262016.
CR AGNEW GB, 1993, IEEE J SEL AREA COMM, V11, P804, DOI 10.1109/49.223883
   [Anonymous], 1999, STAND CELL LIB
   Berlekamp ER., 1968, Algebraic coding theory mcgraw-hill
   Drolet G, 1998, IEEE T COMPUT, V47, P938, DOI 10.1109/12.713313
   Gao LJ, 2000, P IEEE INT ASIC C&E, P97, DOI 10.1109/ASIC.2000.880683
   HASAN MA, 1995, IEEE T COMPUT, V44, P938, DOI 10.1109/12.392853
   IEEE, 2000, IEEE Std 1363-2000 Working Group
   Leung PK, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P337
   Lidl R., 1997, An Introduction to Finite Fields and Applications
   Mastrovito E., 1988, ALGEBRA, P297
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   MULLIN RC, 1989, DISCRETE APPL MATH, V22, P149, DOI 10.1016/0166-218X(88)90090-X
   Namin AH, 2010, IET CIRC DEVICE SYST, V4, P168, DOI 10.1049/iet-cds.2008.0331
   Namin AH, 2008, IEEE T COMPUT, V57, P716, DOI 10.1109/TC.2007.70834
   Namin AH, 2007, IEEE T COMPUT, V56, P909, DOI 10.1109/TC.2007.1047
   Omura J.K., 1986, US Patent, Patent No. 4587627
   Reyhani-Masoleh A, 2005, IEEE T COMPUT, V54, P98, DOI 10.1109/TC.2005.29
   Reyhani-Masoleh A, 2003, IEEE T COMPUT, V52, P428, DOI 10.1109/TC.2003.1190584
   Silverman JH, 1999, LECT NOTES COMPUT SC, V1717, P122
   Uyemura John P., 1999, CMOS Logic Circuit Design
   Wenkai Tang, 2005, The 3rd International IEEE-NEWCAS Conference (IEEE Cat. No. 05EX1015), P399
   Wu HP, 2002, IEEE T COMPUT, V51, P1306, DOI 10.1109/TC.2002.1047755
NR 22
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 31
DI 10.1145/2220336.2220343
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900006
DA 2024-07-18
ER

PT J
AU Zhuang, XT
   Pande, S
AF Zhuang, Xiaotong
   Pande, Santosh
TI Compiler-Supported Thread Management for Multithreaded Network
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; CPU scheduling; real-time scheduling; compiler
   optimizations; network processors
AB Traditionally, runtime management involving CPU sharing, real-time scheduling, etc., is provided by the runtime environment (typically an operating system) using hardware support such as timers and interrupts. However, due to stringent performance requirements on network processors, neither OS nor hardware mechanisms are typically feasible/available. Mapping packet processing tasks on network processors involves complex trade-offs to maximize parallelism and pipelining. Due to an increase in the size of the code store and complexity of application requirements, network processors are being programmed with heterogeneous threads that may execute code belonging to different tasks on a given micro-engine. Also, most network applications are streaming applications that are typically processed in a pipelined fashion. Thus, the tasks on different micro-engines are pipelined in such a way as to maximize the throughput. Tasks themselves could have different runtime performance demands.
   In this article, we focus on network processors on which hardware can only schedule threads in a round-robin fashion and no OS assistance is provided. We show that it is very difficult and inefficient for the programmer to meet the constraints of runtime management by coding them statically. Due to the infeasibility of hardware or OS solution (even in the near future), we undertake a compiler approach.
   We propose a complete compiler solution to automatically insert explicit context switch (ctx) instructions provided on the network processor such that the execution of threads is better manipulated at runtime to meet their constraints. Two approaches are presented that can control programs' runtime behavior with different applicability and overheads. We show that it is feasible and also opens new application domains that would need heterogeneous thread programming. Such approaches would in general become important for multicore processors.
   Finally, our experiments show that the runtime constraints are enforced nearly ideally with minimal runtime degradation and small code growth.
C1 [Zhuang, Xiaotong] IBM TJ Watson Res Lab, Yorktown Hts, NY 10598 USA.
   [Pande, Santosh] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 International Business Machines (IBM); University System of Georgia;
   Georgia Institute of Technology
RP Zhuang, XT (corresponding author), IBM TJ Watson Res Lab, POB 218, Yorktown Hts, NY 10598 USA.
EM zhuangxt2000@yahoo.com
OI Pande, Santosh/0000-0001-6723-8062
CR ABHA M, 1992, P 2 INT S FORM TECHN, P87
   CHEN M, 2005, P ACM SIGPLAN C PROG
   CLARK C, 2004, P 3 WORKSH NETW PROC, P178
   CROWLEY P, 2004, P 10 HIGH PERF COMP, P1
   DAI J, 2005, P ACM SIGPLAN C PROG
   DEMERS A, 1989, P ACM S COMM ARCH PR
   GEORGE L, 2003, P ACM SIGPLAN C PROG
   HICKS M., 1998, P 3 ACM SIGPLAN INT
   *INT CORP, 2001, IXP 1200 278304 010
   *INT CORP, 2001, IXP 1200 278303 009
   LIU CL, 1973, JACM, V20, P40
   LIU J, 2002, P 11 INT C PAR ARCH
   MEMIK G, 2001, P INT C COMP AID DES
   PAPADIMITRIOU CH, 1991, J COMPUT SYST SCI, V43, P425, DOI 10.1016/0022-0000(91)90023-X
   SHI W, 2002, P 5 IFIP IEEE INT C
   SPALINK T, 2001, P 18 ACM S OP SYST P
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   WAGNER J, 2001, P ACM SIGPLAN WORKSH
   WELFELD J, 2001, P 14 INT S SYST SYNT, P197
   WEST R, 1999, P IEEE INT C MULT CO
   WEST R, 2000, P 21 IEEE REAL TIM S
   WOLF T, P IEEE INT S PERF AN
   ZHUANG X, 2002, P INT C HIGH PERF CO
   ZHUANG X, 2006, P 25 C COMP COMM INF
   ZHUANG X, 2004, P ACM SIGPLAN C PROG
   Zhuang X., 2003, P 12 INT C PAR ARCH
NR 26
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043668
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300006
DA 2024-07-18
ER

PT J
AU Driver, C
   Reilly, S
   Linehan, É
   Cahill, V
   Clarke, S
AF Driver, Cormac
   Reilly, Sean
   Linehan, Eamonn
   Cahill, Vinny
   Clarke, Siobhan
TI Managing Embedded Systems Complexity with Aspect-Oriented Model-Driven
   Engineering
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Theory; Model-Driven Engineering; Aspect-Oriented Software
   Development; Theme/UML; Nonfunctional requirements; separation of
   concerns; model transformation; code generation
ID FORMAL VERIFICATION; DESIGN
AB Model-driven engineering addresses issues of platform heterogeneity and code quality through the use of high-level system models and subsequent automatic transformations. Adoption of the model-driven software engineering paradigm for embedded systems necessitates specification of appropriate models of often complex systems. Modern embedded systems are typically composed of multiple functional and nonfunctional concerns, with the nonfunctional concerns (e.g., timing and performance) typically affecting the design and implementation of the functional concerns. The presence of crosscutting concerns makes specification of adequate platform-independent models a significant challenge. Aspect-oriented software development is a separation of concerns technique that decomposes systems into distinct features with minimal overlap. In this article, we illustrate how Theme/UML, an aspect-oriented modeling approach, can be used to separate embedded systems concerns and reduce complexity in design. We also present Model-Driven Theme/UML, a toolset for model-driven engineering of embedded systems that supports modularised design with Theme/UML and automatic transformations to composed models and source code.
C1 [Driver, Cormac; Reilly, Sean; Linehan, Eamonn; Cahill, Vinny; Clarke, Siobhan] Trinity Coll Dublin, Sch Comp Sci & Stat, Distributed Syst Grp, Dublin, Ireland.
C3 Trinity College Dublin
RP Driver, C (corresponding author), Trinity Coll Dublin, Sch Comp Sci & Stat, Distributed Syst Grp, Dublin, Ireland.
EM cormac.driver@scss.tcd.ie; sean.reilly@scss.tcd.ie;
   eamonn.linehan@scss.tcd.ie; vinny.cahill@scss.tcd.ie;
   siobhan.clarke@scss.tcd.ie
OI Clarke, Siobhan/0000-0001-5721-9976
FU Science Foundation Ireland [03/CE2/I303_1]
FX This work was supported, in part, by Science Foundation Ireland grant
   03/CE2/I303_1 to Lerothe Irish Software Engineering Research Centre
   (www.lero.ie).
CR AFONSO F, 2007, P 6 WORKSH ASP COMP
   [Anonymous], EMBEDDED C
   [Anonymous], 2003, M0325 UCBERL
   Aredo DB, 2002, J UNIVERS COMPUT SCI, V8, P674
   BAKAL M, 2010, MODELING C APPL UML
   Bright W., 1990, Micro Cornucopia, P21
   Cabot Jordi, 2008, 2008 IEEE International Conference on Software Testing Verification and Validation Workshop (ICSTW), P73, DOI 10.1109/ICSTW.2008.54
   Carton A, 2009, LECT NOTES COMPUT SC, V5560, P238, DOI 10.1007/978-3-642-03764-1_7
   Cheng AMK, 2006, INT J EMBED SYST, V2, P184, DOI 10.1504/IJES.2006.014854
   CLARKE S, 2001, THESIS DCU
   Clarke S., 2005, ASPECT ORIENTED ANAL
   CLARKE S, 2005, OBJECT TECHNOLOGY SE, P199
   COTTENIER T, 2007, P 10 INT WORKSH ASP, P7
   Cottenier T., 2007, P 6 INT C ASP OR SOF
   CUI Z, 2009, P 2009 S APPL COMP, P430
   DELFABRO MD, 2005, JOURN ING DIR MOD ID, P105
   DENG G, 2006, P ICSE 2006, P811
   Dijkstra E. W., 1976, A Discipline of Pro-gramming
   DOUGLASS BP, 2008, UML C WHITE PAPER TE
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   EMERSON M, 2004, SIGBED REV, V1, P3
   FILMAN R, 2005, ASPECT ORIENTED SOFT
   FLEUREY F, 2007, P ASP OR MOD WORKSH
   Galpin D, 2009, AOSD'09: 8TH INTERNATIONAL CONFERENCE ON ASPECT-ORIENTED SOFTWARE DEVELOPMENT, P207
   GERARD S, 2005, MODEL DRIVEN ENG DIS
   Gherbi A, 2006, J OBJECT TECHNOL, V5, P149, DOI 10.5381/jot.2006.5.4.a5
   GLINZ M, 2007, P 15 INT REQ ENG C
   GREENWOOD P, 2007, P OBJ OR PROGR C
   Groher I., 2007, P 10 INT WORKSHOP AS, P35
   Jayaraman P, 2007, LECT NOTES COMPUT SC, V4735, P151
   KHAN MU, 2006, P 3 INT WORKSH MOD B
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Klein J, 2007, LECT NOTES COMPUT SC, V4620, P167
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   KRASNER J, 2004, MODEL BASED DESIGN S
   Laddad R, 2003, IEEE SOFTWARE, V20, P90, DOI 10.1109/MS.2003.1241372
   Loghi M, 2005, INT J PARALLEL PROG, V33, P585, DOI 10.1007/s10766-005-8911-2
   Mehner K, 2006, RE'06: 14TH IEEE INTERNATIONAL REQUIREMENTS ENGINEERING CONFERENCE, PROCEEDINGS, P69
   Miller J., 2003, MDA Guide
   Munnelly J, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P114, DOI 10.1109/PERCOM.2007.7
   MURPHY B, 2008, 2008011469 MATHWORKS
   NASCIMENTO FAM, 2006, P 19 ANN S INT CIRC, P143
   Oliveira MFD, 2007, SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, P81
   OLIVER I, 2003, P 3 INT C APPL CONC
   *OMG, 2007, PTC070804
   Pelánek R, 2009, LECT NOTES COMPUT SC, V5596, P37, DOI 10.1007/978-3-642-03240-0_7
   REDDY YR, 2006, DIRECTIVES COMPOSING
   Riccobene E, 2006, DES AUT CON, P915, DOI 10.1109/DAC.2006.229412
   Riccobene E, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550993
   SADLER J, 1998, OBJECT ORIENTED IDIO
   SAMEK M, 1997, EMBEDDED SYST PROGRA
   Schmidt DC, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.58
   Selvaraj H, 2005, J SYST ARCHITECT, V51, P347, DOI 10.1016/j.sysarc.2005.03.001
   Shukla SK, 2009, COMPUTER, V42, P93, DOI 10.1109/MC.2009.294
   SOUSAN W, 2007, P 2 WORKSH DOM SPEC, P1
   STRAW G, 2004, MODEL COMPOSITION DI, P84
   Wang F, 2004, P IEEE, V92, P1283, DOI 10.1109/JPROC.2004.831197
   Wehrmeister MA, 2007, 10TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P428, DOI 10.1109/ISORC.2007.17
   Zhang C., 2003, 2nd Inti. Conf. On Aspect-Oriented Software Development (AOSD), P130
NR 59
TC 11
Z9 11
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 21
DI 10.1145/1880050.1880057
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500007
DA 2024-07-18
ER

PT J
AU Tahaee, SA
   Jahangir, AH
AF Tahaee, Seyed-Abdoreza
   Jahangir, Amir Hossein
TI A Polynomial Algorithm for Partitioning Problems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Partitioning problem; hardware/software codesign;
   maximum flow minimum cut problem; NP-hard problems
AB This article takes a theoretical approach to focus on the algorithmic properties of hardware/software partitioning. It proposes a method with polynomial complexity to find the global optimum of an NP-hard model partitioning problem for 75% of occurrences under some practical conditions. The global optimum is approached with a lower bound distance for the remaining 25%. Furthermore, this approach ensures finding the 2-approximate of the global optimum partition in 97% of instances where technical assumptions exist. The strategy is based on intelligently changing the parameters of the polynomial model of the partitioning problem to force it to produce (or approach) the exact solution to the NP-hard model.
C1 [Tahaee, Seyed-Abdoreza; Jahangir, Amir Hossein] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
C3 Sharif University of Technology
RP Tahaee, SA (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
EM tahaee@mehr.sharif.ac.ir; jahangir@sharif.ac.ir
RI Jahangir, Amir Hossein/ABB-6629-2020
OI Jahangir, Amir Hossein/0000-0002-8837-0668
CR Arató P, 2005, ACM T DES AUTOMAT EL, V10, P136, DOI 10.1145/1044111.1044119
   Arató P, 2003, I S INTELL SIG PR, P197
   Banerjee S, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P122
   Binh NN, 1996, DES AUT CON, P527
   Chatha KS, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P42, DOI 10.1109/HSC.2001.924648
   Dick RP, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P522, DOI 10.1109/ICCAD.1997.643589
   EDWARDS S, 2002, P IEEE, V85, P86
   Eles P, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P434, DOI 10.1109/EURDAC.1996.558240
   GOLDBERG AV, 1988, J ACM, V35, P921, DOI 10.1145/48014.61051
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henkel J, 2001, IEEE T VLSI SYST, V9, P273, DOI 10.1109/92.924041
   HUANG DJH, 1995, EUR CONF DESIG AUTOM, P60, DOI 10.1109/EDTC.1995.470419
   Kalavade A, 1998, IEEE T COMPUT AID D, V17, P819, DOI 10.1109/43.720318
   López-Vallejo M, 2003, ACM T DES AUTOMAT EL, V8, P269, DOI 10.1145/785411.785412
   MANN Z. A., 2004, THESIS BUDAPEST U TE
   MEI B, 2000, P 11 PRORISC WORKSH
   SHENGCHAO Q, 2000, P 7 IEEE INT C EL CI, P273
   Srinivasan V, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P28, DOI 10.1109/DATE.1998.655833
   STONE HS, 1977, IEEE T SOFTWARE ENG, V3, P85, DOI 10.1109/TSE.1977.233840
   TAHAEE SA, 2007, P 5 IEEE E W DES TES, P556
   TAHAEE SA, 2008, P 5 IEEE INT S EMB C, P14
   Vahid F, 1997, HARDW SOFTW CODES, P43, DOI 10.1109/HSC.1997.584577
   Vahid F., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P28, DOI 10.1109/ISSS.1995.520609
   Vahid F, 2002, ACM T DES AUTOMAT EL, V7, P413, DOI 10.1145/567270.567273
   Vallerio KS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P480, DOI 10.1109/ICVD.2003.1183180
   Wiangtong T, 2002, DES AUTOM EMBED SYST, V6, P425, DOI 10.1023/A:1016567828852
NR 26
TC 10
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 34
DI 10.1145/1721695.1721700
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900005
DA 2024-07-18
ER

PT J
AU Geelen, B
   Ferentinos, V
   Catthoor, F
   Lafruit, G
   Verkest, D
   Lauwereins, R
   Stouraitis, T
AF Geelen, Bert
   Ferentinos, Vissarion
   Catthoor, Francky
   Lafruit, Gauthier
   Verkest, Diederik
   Lauwereins, Rudy
   Stouraitis, Thanos
TI Modeling and Exploiting Spatial Locality Trade-Offs in Wavelet-Based
   Applications under Varying Resource Requirements
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Design; Dynamism; loop transformations; wavelet
   transform
ID TRANSFORM
AB Future dynamic applications will require new mapping strategies to deliver power-efficient performance. Fully static design-time mappings will not be able to optimally address the unpredictably varying application characteristics and system resource requirements. Instead, the platforms will not only need to be programmable in terms of instruction set processors, but also at least partial reconfigurability will be required, while the applications themselves will need to exploit this increased freedom at runtime to adapt to the dynamism. In this context, it is important for applications to optimally exploit the memory hierarchy under varying memory availability. This article presents an analysis of spatial locality trade-offs in wavelet-based applications, to be used in dynamic execution environments: Depending on the encountered runtime conditions, the execution switches to different memory optimized instantiations or localizations, optimally exploiting temporal and spatial locality under these conditions. This is enabled by systematic mapping guidelines, indicating how the miss-rate behavior of a localization is influenced by a specific execution condition, under which conditions a certain localization is optimal and which miss-rate gains may be obtained by switching to that localization.
C1 [Geelen, Bert; Ferentinos, Vissarion; Catthoor, Francky; Verkest, Diederik; Lauwereins, Rudy] IMEC NES, B-3001 Louvain, Belgium.
   [Stouraitis, Thanos] Univ Patras, ECE Dept, Rion 26500, Greece.
C3 IMEC; University of Patras
RP Geelen, B (corresponding author), IMEC NES, Kapeldreef 75, B-3001 Louvain, Belgium.
EM bert.geelen@imec.be; vissarion.ferentinos@imec.be;
   francky.catthoor@imec.be; gauthier.lafruit@imec.be;
   diederik.verkest@imec.be; rudy.lauwereins@imec.be
OI Stouraitis, Athanasios/0000-0002-3696-4958
FU Institute for the Promotion of Innovation through Science and Technology
   in Flanders (IWT-Vlaanderen)
FX Research of B. Geelen funded by a Ph.D. grant of the Institute for the
   Promotion of Innovation through Science and Technology in Flanders
   (IWT-Vlaanderen).
CR Amrutur B., 2000, IEEE J SOLID STATE C, V35
   [Anonymous], 2002, JPEG2000: Image Compression Fundamentals, Standards, and Practice
   Banerjee U., 1993, Loop Transformations for Restructuring Compilers: The Foundations
   Bernabé G, 2005, J VLSI SIG PROC SYST, V41, P209, DOI 10.1007/s11265-005-6651-6
   Beyls K, 2002, LECT NOTES COMPUT SC, V2400, P265
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Chatterjee S, 2002, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, P797, DOI 10.1109/ICME.2002.1035902
   Chrysafis C, 2000, IEEE T IMAGE PROCESS, V9, P378, DOI 10.1109/83.826776
   CIERNIAK M, 1995, P SIGPLAN 95 C PROGR, P205, DOI DOI 10.1145/207110.207145
   FERENTINOS V, 2007, P 5 IEEE WORKSH EMB
   GEELEN B, 2008, ACM T DES AUTOM ELEC
   GEELEN B, 2006, P IEEE WORKSH SIGN P
   GEELEN B, 2007, J VLSI SIG P
   HILL MS, 1998, DINERO 4 RELEASE 7 T
   Huang CT, 2005, IEEE T CIRC SYST VID, V15, P910, DOI 10.1109/TCSVT.2005.848307
   Kandemir M, 2004, IEEE T VLSI SYST, V12, P281, DOI 10.1109/TVLSI.2004.824299
   KANDEMIR M, 2001, P ACM SIGPLAN SIGACT, P179
   Kulkarni C, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P686, DOI 10.1109/DATE.2001.915099
   Lafruit G, 1999, IEEE T CIRC SYST VID, V9, P218, DOI 10.1109/76.752091
   Leung S., 1995, TR950901 U WASH DEP
   MALLAT SG, 1989, IEEE T PATTERN ANAL, V11, P674, DOI 10.1109/34.192463
   MASSELOS K, 2001, P IEEE INT C EL CIRC, P281
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   Meerwald P, 2002, PROC SPIE, V4671, P626, DOI 10.1117/12.453105
   PALKOVIC M, 2005, P 9 INT WORKSH SOFTW, P72
   Panda PR, 1999, IEEE T COMPUT, V48, P142, DOI 10.1109/12.752655
   Patterson DavidA., 1996, Computer architecture: a quantitative approach, V2nd
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   SWELDENS W, 1995, P SOC PHOTO-OPT INS, V2569, P68, DOI 10.1117/12.217619
   Van Achteren T, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P428, DOI 10.1109/DATE.2002.999206
   Vetterli Martin, 1995, Wavelets and Subband Coding
   Wu BF, 2005, IEEE T CIRC SYST VID, V15, P1615, DOI 10.1109/TCSVT.2005.858610
   [No title captured]
   [No title captured]
NR 35
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 17
DI 10.1145/1698772.1698775
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000003
DA 2024-07-18
ER

PT J
AU Voyiatzis, AG
   Serpanos, DN
AF Voyiatzis, Artemios G.
   Serpanos, Dimitrios N.
TI The security of the Fiat-Shamir scheme in the presence of transient
   hardware faults
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; design; reliability; security; Fiat-Shamir identification
   scheme; cryptography; smartcards; Bellcore attack; side-channel attacks
ID ATTACKS; ERRORS
AB Implementation cryptanalysis has emerged as a realistic threat for cryptographic systems. It consists of two classes of attacks: fault-injection and side- channel attacks. In this work, we examine the resistance of the Fiat-Shamir scheme to fault-injection attacks, since Fiat-Shamir is a popular scheme for "light" consumer devices, such as smartcards, in a wide range of consumer services. We prove that an existing attack, known as the Bellcore attack, is incomplete. We propose an extension to the protocol that proactively secures Fiat-Shamir systems from the Bellcore attack and we prove its strength. Finally, we introduce a new attack model, which, under stronger assumptions, can derive the secret keys from both the original Fiat-Shamir scheme as well as its proposed extension. Our approach demonstrates that countermeasures for implementation cryptanalysis must be carefully designed and that deployed systems must include appropriate protection mechanisms for all known attacks and be flexible enough to incorporate countermeasures for new ones.
C1 [Voyiatzis, Artemios G.; Serpanos, Dimitrios N.] Univ Patras, Dept Elect & Comp Engn, GR-26504 Patras, Greece.
   [Serpanos, Dimitrios N.] Ind Syst Inst, Patras, Greece.
C3 University of Patras
RP Voyiatzis, AG (corresponding author), Univ Patras, Dept Elect & Comp Engn, GR-26504 Patras, Greece.
EM bogart@ece.upatras.gr; serpanos@ece.upatras.gr
RI Serpanos, Dimitrios/GXV-0880-2022
OI Serpanos, Dimitrios/0000-0002-1385-7113
CR Anderson R, 1996, PROCEEDINGS OF THE SECOND USENIX WORKSHOP ON ELECTRONIC COMMERCE, P1
   Anderson R., 1998, Security Protocols. 5th International Workshop Proceedings, P125, DOI 10.1007/BFb0028165
   ANDERSON R, 2001, SECURITY ENG GUIDE B, P317
   [Anonymous], 1997, ADV CRYPTOLOGY EUROC
   Aumüller C, 2002, LECT NOTES COMPUT SC, V2523, P260
   Bar-El H, 2006, P IEEE, V94, P370, DOI 10.1109/JPROC.2005.862424
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Blömer J, 2003, LECT NOTES COMPUT SC, V2742, P162
   Boneh D, 2001, J CRYPTOL, V14, P101, DOI 10.1007/s001450010016
   Brumley D, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 12TH USENIX SECURITY SYMPOSIUM, P1
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Govindavajhala S, 2003, P IEEE S SECUR PRIV, P154, DOI 10.1109/SECPRI.2003.1199334
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, LECT NOTES COMPUTER, P104, DOI DOI 10.1007/3-540-68697-5_9
   MACHER DP, 1997, LECT NOTES COMPUTER, V1318, P109
   Quisquater J.-J., 2001, P INT C RES SMART CA, P200, DOI DOI 10.1007/3-540-45418-7
   RAO JR, 2001, CRYPTOGRAPHY EPRINT
   Skorobogatov SP, 2002, LECT NOTES COMPUT SC, V2523, P2
   Voyiatzis AG, 2004, 24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, P618, DOI 10.1109/ICDCSW.2004.1284096
   Voyiatzis AG, 2002, IEEE SYMP COMP COMMU, P361, DOI 10.1109/ISCC.2002.1021702
NR 20
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 31
DI 10.1145/1347375.1347384
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900009
DA 2024-07-18
ER

PT J
AU Wu, JS
   Hsu, TW
   Liu, RS
AF Wu, Jun-Shen
   Hsu, Tsen-Wei
   Liu, Ren-Shuo
TI SG-Float: Achieving Memory Access and Computing Power Reduction Using
   Self-Gating Float in CNNs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural Network; Floating Point; Accelerator; Approximate Computing
ID ACCELERATOR
AB Convolutional neural networks (CNNs) are essential for advancing the field of artificial intelligence. However, since these networks are highly demanding in terms of memory and computation, implementing CNNs can be challenging. To make CNNs more accessible to energy-constrained devices, researchers are exploring new algorithmic techniques and hardware designs that can reduce memory and computation requirements.
   In this work, we present self-gating float (SG-Float), algorithm hardware co-design of a novel binary number format, which can significantly reduce memory access and computing power requirements in CNNs. SG-Float is a self-gating format that uses the exponent to self-gate the mantissa to zero, exploiting the characteristic of floating-point that the exponent determines the magnitude of a floating-point value and the error tolerance property of CNNs. SG-Float represents relatively small values using only the exponent, which increases the proportion of ineffective mantissas, corresponding to reducing mantissa multiplications of floating-point numbers. To minimize the accuracy loss caused by the approximation error introduced by SG-Float, we propose a fine-tuning process to determine the exponent thresholds of SG-Float and reclaim the accuracy loss. We also develop a hardware optimization technique, called the SG-Float buffering strategy, to best match SG-Float with CNN accelerators and further reduce memory access. We apply the SG-Float buffering strategy to vector-vector multiplication processing elements (PEs), which NVDLA adopts, in TSMC 40nm technology. Our evaluation results demonstrate that SG-Float can achieve up to 35% reduction in memory access power and up to 54% reduction in computing power compared with AdaptivFloat, a state-of-the-art format, with negligible power and area overhead. Additionally, we show that SG-Float can be combined with neural network pruning methods to further reduce memory access and mantissa multiplications in pruned CNN models. Overall, our work shows that SG-Float is a promising solution to the problem of CNN memory access and computing power.
C1 [Wu, Jun-Shen; Hsu, Tsen-Wei; Liu, Ren-Shuo] Natl Tsing Hua Univ, Dept Elect Engn, 101 Sect 2,Kuang Fu Rd, Hsinchu 300044, Taiwan.
C3 National Tsing Hua University
RP Wu, JS (corresponding author), Natl Tsing Hua Univ, Dept Elect Engn, 101 Sect 2,Kuang Fu Rd, Hsinchu 300044, Taiwan.
EM s107061556@m107.nthu.edu.tw; s110061604@m110.nthu.edu.tw;
   renshuo@ee.nthu.edu.tw
OI Wu, Jun Shen/0000-0003-3816-3350
FU NSTC [111-2823-8-007-001, 112-2218-E-007-012]; MOE [112QR001N4]
FX This work is supported by NSTC under grants 111-2823-8-007-001 and
   112-2218-E-007-012 and by MOE under grant 112QR001N4.
CR Agrawal A, 2021, ISSCC DIG TECH PAP I, V64, P144, DOI 10.1109/ISSCC42613.2021.9365791
   Chen P, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P5199, DOI 10.1109/ICCV48922.2021.00517
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Choukse E, 2020, ANN I S COM, P926, DOI 10.1109/ISCA45697.2020.00080
   Courbariaux M, 2015, ADV NEUR IN, V28
   Lin DD, 2016, Arxiv, DOI arXiv:1511.06393
   Dai Xiaoliang, 2017, arXiv
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Fox Sean, 2021, P INT C LEARN REPR
   Han  S., 2015, ARXIV151000149
   Han S, 2016, Arxiv, DOI arXiv:1602.01528
   Hubara I, 2018, J MACH LEARN RES, V18
   Imani M, 2018, ASIA S PACIF DES AUT, P682, DOI 10.1109/ASPDAC.2018.8297401
   Imani M, 2018, I SYMPOS LOW POWER E, P67, DOI 10.1145/3218603.3218621
   Jacob B, 2017, Arxiv, DOI arXiv:1712.05877
   Jain S, 2018, DES AUT CON, DOI 10.1145/3195970.3196012
   Kim D, 2018, IEEE DES TEST, V35, P39, DOI 10.1109/MDAT.2017.2741463
   Koppula S, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P166, DOI 10.1145/3352460.3358280
   Kozlov A., 2020, arXiv
   Kozlov Alexander, 2020, Neural Network Compression Framework for Fast Model Inference, V2
   Lai LZ, 2017, Arxiv, DOI arXiv:1703.03073
   Li FF, 2016, Arxiv, DOI arXiv:1605.04711
   Li G, 2022, INT SYMP MICROARCH, P1434, DOI 10.1109/MICRO56248.2022.00097
   Li ZS, 2017, IEEE INT SYMP PARAL, P143, DOI 10.1109/ISPA/IUCC.2017.00030
   Liu JJ, 2020, Arxiv, DOI arXiv:2005.06870
   Lo YC, 2019, PROC EUR SOLID-STATE, P241, DOI 10.1109/esscirc.2019.8902909
   NVIDIA, 2017, 8-bit Inference Width TensorRT
   Jouppi NP, 2017, Arxiv, DOI arXiv:1704.04760
   Parashar A, 2017, Arxiv, DOI arXiv:1708.04485
   Pytorch, Pytorch Official Models
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Rouhani B., 2020, P 34 INT C NEUR INF
   Sijstermans F., 2018, The NVIDIA deep learning accelerator
   Sun X., 2019, Hybrid 8-Bit Floating Point (HFP8) Training and Inference for Deep Neural Networks
   Tambe T, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218516
   Venkataramani S, 2021, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA52012.2021.00021
   Venkatesan R, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942127
   Wang NG, 2018, Arxiv, DOI arXiv:1812.08011
   Wu JS, 2021, ASIA S PACIF DES AUT, P242, DOI 10.1145/3394885.3431540
   Wu S, 2018, Arxiv, DOI arXiv:1802.04680
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhou Shuchang, 2016, arXiv
   Zhu CZ, 2017, Arxiv, DOI arXiv:1612.01064
NR 44
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 101
DI 10.1145/3624582
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600013
DA 2024-07-18
ER

PT J
AU Deb, D
   Jose, J
AF Deb, Dipika
   Jose, John
TI ZPP: A Dynamic Technique to Eliminate Cache Pollution in NoC based
   MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Prefetching; cache pollution; tiled chip MultiProcessor; network on
   chip; last level cache
AB Data prefetching efficiently reduces the memory access latency in NUCA architectures as the Last Level Cache (LLC) is shared and distributed across multiple cores. But cache pollution generated by prefetcher reduces its efficiency by causing contention for shared resources such as LLC and the underlying network. The paper proposes Zero Pollution Prefetcher (ZPP) that eliminates cache pollution for NUCA architecture. For this purpose, ZPP uses L1 prefetcher and places the prefetched blocks in the data locations of LLC where modified blocks are stored. Since modified blocks in LLC are stale and request for such blocks are served from the exclusively owned private cache, their space unnecessary consumes power to maintain such stale data in the cache. The benefits of ZPP are (a) Eliminates cache pollution in L1 and LLC by storing prefetched blocks in LLC locations where stale blocks are stored. (b) Insufficient cache space is solved by placing prefetched blocks in LLC as LLCs are larger in size than L1 cache. This helps in prefetching more cache blocks, thereby increasing prefetch aggressiveness. (c) Increasing prefetch aggressiveness increases its coverage. (d) It also maintains an equivalent lookup latency to L1 cache for prefetched blocks. Experimentally it has been found that ZPP increases weighted speedup by 2.19x as compared to a system with no prefetching while prefetch coverage and prefetch accuracy increases by 50%, and 12%, respectively compared to the baseline.
C1 [Deb, Dipika; Jose, John] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, MARS Lab, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Deb, D (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, MARS Lab, Gauhati 781039, Assam, India.
EM debdipika.iitg@gmail.com; johnjose@iitg.ac.in
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   ARCHIBALD J, 1986, ACM T COMPUT SYST, V4, P273, DOI 10.1145/6513.6514
   Bakhshalipour M, 2018, INT S HIGH PERF COMP, P131, DOI 10.1109/HPCA.2018.00021
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bera R, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P531, DOI 10.1145/3352460.3358325
   Bhatia E, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P1, DOI 10.1145/3307650.3322207
   Bienia C., 2011, Ph.D. dissertation
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Das S, 2016, I CONF VLSI DESIGN, P92, DOI 10.1109/VLSID.2016.60
   Deb D, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3428149
   Deb D, 2019, IET COMPUT DIGIT TEC, V13, P417, DOI 10.1049/iet-cdt.2019.0035
   Deb D, 2019, J PARALLEL DISTR COM, V123, P118, DOI 10.1016/j.jpdc.2018.09.009
   Ebrahimi Eiman, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P316, DOI 10.1145/1669112.1669154
   Ebrahimi E, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P141, DOI 10.1145/2024723.2000081
   Falsafi B., 2014, A Primer on Hardware Prefetching
   Heirman W, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243181
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Ishii Y, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P499, DOI 10.1145/1542275.1542349
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim J, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P737, DOI 10.1145/3037697.3037701
   Kim J, 2016, INT SYMP MICROARCH
   Korgaonkar K, 2018, CONF PROC INT SYMP C, P315, DOI 10.1109/ISCA.2018.00035
   Liao SW, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Lodde M, 2012, LECT NOTES COMPUT SC, V7484, P206, DOI 10.1007/978-3-642-32820-6_22
   Michaud P, 2016, INT S HIGH PERF COMP, P469, DOI 10.1109/HPCA.2016.7446087
   Mittal S, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2907071
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Nachiappan NC, 2012, INT CONFER PARA, P441
   Navarro C, 2020, IEEE T PARALL DISTR, V31, P1970, DOI 10.1109/TPDS.2020.2982392
   Neves N, 2021, IEEE T COMPUT, V70, P483, DOI 10.1109/TC.2020.2990302
   Pakalapati S, 2020, ANN I S COM, P118, DOI 10.1109/ISCA45697.2020.00021
   Pugsley SH, 2014, INT S HIGH PERF COMP, P626, DOI 10.1109/HPCA.2014.6835971
   Seshadri V, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2677956
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Srinath S, 2007, INT S HIGH PERF COMP, P63
   Torrents M, 2016, J SUPERCOMPUT, V72, P1453, DOI 10.1007/s11227-016-1675-1
   Wilkes M. V., 2001, Computer Architecture News, V29, P2, DOI 10.1145/373574.373576
   Wu CJ, 2011, INT SYMP MICROARCH, P442
   Yu JY, 2014, PR IEEE COMP DESIGN, P278, DOI 10.1109/ICCD.2014.6974694
   Zhuang XT, 2007, IEEE T COMPUT, V56, P18, DOI 10.1109/TC.2007.250620
NR 41
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609113
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300021
DA 2024-07-18
ER

PT J
AU Ren, JK
   Liu, CX
   Lin, C
   Bi, R
   Li, SM
   Wang, Z
   Qian, YC
   Zhao, ZC
   Tan, GZ
AF Ren, Jiankang
   Liu, Chunxiao
   Lin, Chi
   Bi, Ran
   Li, Simeng
   Wang, Zheng
   Qian, Yicheng
   Zhao, Zhichao
   Tan, Guozhen
TI ProtectionWindow Based Security-Aware Scheduling against Schedule-Based
   Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Schedule-based attacks; attack effective window (AEW); online
   feasibility test; security-aware scheduling
AB With widespread use of common-off-the-shelf components and the drive towards connection with external environments, the real-time systems are facing more and more security problems. In particular, the real-time systems are vulnerable to the schedule-based attacks because of their predictable and deterministic nature in operation. In this paper, we present a security-aware real-time scheduling scheme to counteract the schedulebased attacks by preventing the untrusted tasks from executing during the attack effective window (AEW). In order to minimize the AEW untrusted coverage ratio for the system with uncertain AEW size, we introduce the protection window to characterize the system protection capability limit due to the system schedulability constraint. To increase the opportunity of the priority inversion for the security-aware scheduling, we design an online feasibility test method based on the busy interval analysis. In addition, to reduce the runtime overhead of the online feasibility test, we also propose an efficient online feasibility test method based on the priority inversion budget analysis to avoid online iterative calculation through the offline maximum slack analysis. Owing to the protection window and the online feasibility test, our proposed approach can efficiently provide best-effort protection to mitigate the schedule-based attack vulnerability while ensuring system schedulability. Experiments show the significant security capability improvement of our proposed approach over the state-of-the-art coverage oriented scheduling algorithm.
C1 [Ren, Jiankang; Liu, Chunxiao; Lin, Chi; Bi, Ran; Li, Simeng; Wang, Zheng; Qian, Yicheng; Zhao, Zhichao; Tan, Guozhen] Univ Technol, Dalian 116024, Liaoning, Peoples R China.
RP Lin, C (corresponding author), Univ Technol, Dalian 116024, Liaoning, Peoples R China.
EM rjk@dlut.edu.cn; liuchunxiao@mail.dlut.edu.cn; c.lin@dlut.edu.cn;
   biran@dlut.edu.cn; lsmhf@mail.dlut.edu.cn; zhengw@mail.dlut.edu.cn;
   moo@mail.dlut.edu.cn; Cribug@mail.dlut.edu.cn; gztan@dlut.edu.cn
RI Li, Simeng/KQV-2380-2024
OI Bi, Ran/0000-0003-2750-691X; qian, yi cheng/0009-0002-2641-5303; Ren,
   Jiankang/0000-0001-6289-1513; , Chi/0000-0002-0302-5102
FU National Natural Science Foundation of China [62072067, 62172069,
   51978120, U1808206, 61602080, 61872052, 61906032, 61761136019, 61601080,
   61602084, 61772112]; Dalian Young Star of Science and Technology Project
   [2021RQ055, 2018RQ45]; Social Science Foundation of Liaoning Province
   [L17CTQ002]; Fundamental Research Funds for the Central Universities
   [DUT21JC27, DUT22LAB110]
FX This work was supported by the National Natural Science Foundation of
   China under Grant No.: 62072067, 62172069, 51978120, U1808206, 61602080,
   61872052, 61906032, 61761136019, 61601080, 61602084 and 61772112, the
   Dalian Young Star of Science and Technology Project under Grant No.:
   2021RQ055 and 2018RQ45, the Social Science Foundation of Liaoning
   Province under Grant No.: L17CTQ002, and the Fundamental Research Funds
   for the Central Universities under Grant No.: DUT21JC27 and DUT22LAB110.
CR Bi SZ, 2013, IEEE GLOB COMM CONF, P772, DOI 10.1109/GLOCOM.2013.6831166
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Chen CY, 2021, CCS '21: PROCEEDINGS OF THE 2021 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P666, DOI 10.1145/3460120.3484769
   Chen CY, 2019, IEEE REAL TIME, P90, DOI [10.1109/HPCC/SmartCity/DSS.2019.00028, 10.1109/RTAS.2019.00016]
   Chen CY, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18124356
   Chen JY, 2021, IEEE REAL TIME, P14, DOI 10.1109/RTAS52030.2021.00010
   Kramer S., 2015, 6 INT WORKSH AN TOOL, V130
   Luo ML, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P859
   Nasri M, 2019, IEEE REAL TIME, P103, DOI 10.1109/RTAS.2019.00017
   Pellizzoni R, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P271, DOI 10.1109/RTAS.2015.7108450
   Son J, 2006, 2006 IEEE INFORMATION ASSURANCE WORKSHOP, P361, DOI 10.1109/IAW.2006.1652117
   Trilla David, 2018, Cache side-channel attacks and timepredictability in high-performance critical real-time systems, P1, DOI [10.1109/DAC.2018.8465919, DOI 10.1109/DAC.2018.8465919]
   Yoon MK, 2019, Arxiv, DOI arXiv:1911.07726
   Yoon MK, 2022, I C DEPEND SYS NETWO, P453, DOI 10.1109/DSN53405.2022.00052
   Yoon MK, 2016, IEEE REAL TIME
NR 15
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609098
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300006
DA 2024-07-18
ER

PT J
AU Oh, DJ
   Moon, Y
   Ham, DK
   Ham, TJ
   Park, Y
   Lee, JW
   Ahn, JH
   Lee, E
AF Oh, Deok-Jae
   Moon, Yaebin
   Ham, Do Kyu
   Ham, Tae Jun
   Park, Yongjun
   Lee, Jae W.
   Ahn, Jung Ho
   Lee, Eojin
TI MaPHeA: A Framework for Lightweight Memory Hierarchy-aware
   Profile-guided Heap Allocation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Profile-guided optimization; heap allocation; heterogeneous memory
   system; huge page
AB Hardware performance monitoring units (PMUs) are a standard feature in modern microprocessors, providing a rich set of microarchitectural event samplers. Recently, numerous profile-guided optimization (PGO) frameworks have exploited them to feature much lower profiling overhead compared to conventional instrumentation-based frameworks. However, existing PGO frameworks mainly focus on optimizing the layout of binaries; they overlook rich information provided by the PMU about data access behaviors over the memory hierarchy. Thus, we propose MaPHeA, a lightweightMemory hierarchy-aware Profile-guided Heap Allocation framework applicable to both HPC and embedded systems. MaPHeA guides and applies the optimized allocation of dynamically allocated heap objects with very low profiling overhead and without additional user intervention to improve application performance. To demonstrate the effectiveness of MaPHeA, we apply it to optimizing heap object allocation in an emerging DRAM-NVM heterogeneous memory system (HMS), selective huge-page utilization, and controlling the cacheability of the objects with the low temporal locality. In an HMS, by identifying and placing frequently accessed heap objects to the fast DRAM region, MaPHeA improves the performance of memory-intensive graph-processing and Redis workloads by 56.0% on average over the default configuration that uses DRAM as a hardware-managed cache of slow NVM. By identifying large heap objects that cause frequent TLB misses and allocating them to huge pages, MaPHeA increases the performance of the read and update operations of Redis by 10.6% over the transparent hugepage implementation of Linux. Also, by distinguishing the objects that cause cache pollution due to their low temporal locality and applying write-combining to them, MaPHeA improves the performance of STREAM and RADIX workloads by 20.0% on average over the system without cacheability control.
C1 [Oh, Deok-Jae; Moon, Yaebin; Ham, Do Kyu; Ham, Tae Jun; Lee, Jae W.; Ahn, Jung Ho] Seoul Natl Univ, Seoul, South Korea.
   [Park, Yongjun] Hanyang Univ, Seoul, South Korea.
   [Lee, Eojin] Inha Univ, Incheon, South Korea.
C3 Seoul National University (SNU); Hanyang University; Inha University
RP Lee, E (corresponding author), Inha Univ, Incheon, South Korea.
EM ejrwo0967@snu.ac.kr; ybmoon@snu.ac.kr; hdk971110@snu.ac.kr;
   jaewlee@snu.ac.kr; yongjunpark@hanyang.ac.kr; ham.taejun@gmail.com;
   gajh@snu.ac.kr; ejlee@inha.ac.kr
RI Lee, Eojin/ABR-1437-2022; Lee, Jaewon/IQR-8432-2023; Lee,
   Jae-Won/AAY-1647-2020
OI Lee, Eojin/0000-0003-2739-2924; 
CR Adl-Tabatabai AR, 2004, ACM SIGPLAN NOTICES, V39, P267, DOI 10.1145/996893.996873
   Agarwal N, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P631, DOI 10.1145/3037697.3037706
   Akram S, 2018, ACM SIGPLAN NOTICES, V53, P62, DOI [10.1145/3192366.3192392, 10.1145/3296979.3192392]
   AMD, 2017, AMD64 ARCH PROGR MAN
   Ang James Alfred, 2010, Introducing the graph 500
   [Anonymous], 2014, P IEEE INT C BIG DAT, DOI DOI 10.1109/BIGDATA.2014.7004353
   [Anonymous], 2009, P LIN PLUMB C
   [Anonymous], 2015, HIGH BANDW MEM HBM D
   Arafa M, 2019, IEEE MICRO, V39, P29, DOI 10.1109/MM.2019.2899330
   ARM, 2019, ARM R ARM ARCH REF M
   Ayers G, 2018, INT S HIGH PERF COMP, P643, DOI 10.1109/HPCA.2018.00061
   Barr TW, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P307, DOI 10.1145/2024723.2000101
   Basu A., 2013, P 40 ANN INT S COMPU
   Beamer S, 2015, I S WORKL CHAR PROC, P56, DOI 10.1109/IISWC.2015.12
   Beamer Scott, 2015, arXiv
   Cantalupo C., 2015, MEMKIND EXTENSIBLE H
   Chen DH, 2016, INT SYM CODE GENER, P12, DOI 10.1145/2854038.2854044
   Chen DH, 2013, IEEE T COMPUT, V62, P376, DOI 10.1109/TC.2011.233
   Chen DH, 2010, INT SYM CODE GENER, P42
   Chen Y, 2020, INT SYM CODE GENER, P293, DOI 10.1145/3368826.3377922
   Chilimbi TM, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/301631.301633
   Cooper B.F., 2010, P ACM S CLOUD COMPUT, DOI DOI 10.1145/1807128.1807152
   Davis TA, 2011, ACM T MATH SOFTWARE, V38, DOI 10.1145/2049662.2049663
   Dulloor SR, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901344
   GNU, 2016, GCC
   Google, 2019, AUTOFDO
   Greenspan D, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P363, DOI 10.1145/3357526.3357534
   Hirofuchi T, 2019, Arxiv, DOI arXiv:1907.12014
   Hu JT, 2013, DES AUT TEST EUROPE, P599
   Hu JT, 2015, IEEE T VLSI SYST, V23, P654, DOI 10.1109/TVLSI.2014.2321571
   Hubicka J, 2005, P GCC SUMMIT
   IBM, 2018, POWER9 Performance Monitor Unit User's Guide
   Intel, 2019, MEMKIND
   Intel, 2018, PERS MEM DOC
   Intel, 2021, INT 64 IA 32 ARCH SO, V3
   Intel, 2018, MEM OPT
   Intel, 2021, Intel® 64 and IA -32 ArchitecturesOptimization Reference Manual
   JEDEC Solid State Technology Association, 2012, JEDEC STAND DDR4 SDR
   Jung D, 2016, IEEE COMPUT ARCHIT L, V15, P101, DOI 10.1109/LCA.2015.2495103
   Kanev S, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P33, DOI 10.1145/3037697.3037736
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Kannan S, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P521, DOI 10.1145/3079856.3080245
   Khaldi Dounia, 2016, 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). Proceedings, P12, DOI 10.1109/LLVM-HPC.2016.007
   Krishnaiyer Rakesh, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P1575, DOI 10.1109/IPDPSW.2013.231
   Kwak H, 2010, WWW
   Kwon Y, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P705
   Lee S., 2019, P IEEE INT SOLID STA, DOI [10.1109/ISSCC. 2019.8662367, DOI 10.1109/ISSCC.2019.8662367]
   Leidel J., 2015, US Patent App, Patent No. [14/706,516, 14706516]
   Linux, 2018, PMEM NUMA NOD HOTN A
   Linux, 2009, TRANSP HUG
   Looi L., 2019, P IEEE HOT CHIPS 31, DOI [10.1109/HOTCHIPS.2019.8875668, DOI 10.1109/HOTCHIPS.2019.8875668]
   Luk C.-K., 2004, P INT S CODE GENERAT, DOI [10.1109/CGO.2004.1281660, DOI 10.1109/CGO.2004.1281660]
   Maas M, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P541, DOI 10.1145/3373376.3378525
   Magee Joshua, 2009, P 47 ANN SE REGIONAL, DOI [10.1145/1566445.1566553, DOI 10.1145/1566445.1566553]
   Malik M, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P379, DOI 10.1109/ICCD.2015.7357128
   Marathe J., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P90, DOI 10.1145/1122971.1122987
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   Merrill J., 2003, P GCC SUMM
   Meswani MR, 2015, INT S HIGH PERF COMP, P126, DOI 10.1109/HPCA.2015.7056027
   Micron, 2016, 3D XPOINT TECHN
   Nai LF, 2015, PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/2807591.2807626
   Narayan A, 2018, INT PARALL DISTRIB P, P326, DOI 10.1109/IPDPS.2018.00042
   Navarro J, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1060289.1060299
   Oh DJ, 2021, LCTES '21: PROCEEDINGS OF THE 22ND ACM SIGPLAN/SIGBED INTERNATIONAL CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P24, DOI 10.1145/3461648.3463844
   Olson MB, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3196886
   Ottoni G, 2017, INT SYM CODE GENER, P233, DOI 10.1109/CGO.2017.7863743
   Panchenko M, 2019, INT SYM CODE GENER, P2, DOI [10.5281/zenodo.2542117, 10.1109/CGO.2019.8661201]
   Panigrahi PK, 2015, PERCEPTION AND MACHINE INTELLIGENCE, 2015, P189, DOI 10.1145/2708463.2709068
   Panwar A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P347, DOI 10.1145/3297858.3304064
   Pettis K., 1990, SIGPLAN Notices, V25, P16, DOI 10.1145/93548.93550
   Qureshi MK, 2012, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.2012.30
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Redis, 2020, RED IO
   Rudoff Andy, 2017, Login: The Usenix Magazine, V42, P34
   Sandberg A., 2010, P ACMIEEE INT C HIGH, DOI [10.1109/SC.2010.44, DOI 10.1109/SC.2010.44]
   Savage J, 2020, INT SYM CODE GENER, P94, DOI 10.1145/3368826.3377914
   Seidl ML, 1998, ACM SIGPLAN NOTICES, V33, P12, DOI 10.1145/291006.291012
   Servat H, 2017, IEEE INT C CL COMP, P126, DOI 10.1109/CLUSTER.2017.50
   Tian Yingying, 2015, P 8 WORKSHOP GEN PUR, DOI [10.1145/2716282.2716283, DOI 10.1145/2716282.2716283]
   Wang CX, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P347, DOI 10.1145/3314221.3314650
   Wang L, 2014, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA.2014.6835958
   Wen SS, 2018, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2018), P263, DOI 10.1145/3205289.3205320
   Wicht B, 2014, Arxiv, DOI arXiv:1411.6361
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu K, 2018, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE, AND ANALYSIS (SC'18)
   Wu K, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126923
   Xie XL, 2015, INT S HIGH PERF COMP, P76, DOI 10.1109/HPCA.2015.7056023
   Xie XL, 2013, ICCAD-IEEE ACM INT, P516, DOI 10.1109/ICCAD.2013.6691165
   Yan Z, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P331, DOI 10.1145/3297858.3304024
   Yang AMK, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P301, DOI 10.1145/3385412.3385977
   Zhang ZY, 2016, J SIGNAL PROCESS SYS, V84, P69, DOI 10.1007/s11265-015-0995-3
NR 91
TC 2
Z9 2
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3527853
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900002
DA 2024-07-18
ER

PT J
AU Wen, E
   Weber, G
   Nanayakkara, S
AF Wen, Elliott
   Weber, Gerald
   Nanayakkara, Suranga
TI WasmAndroid: A Cross-Platform Runtime for Native Programming Languages
   on Android
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Android; WebAssembly; cross-platform; open source hardware
ID WEB
AB Open source hardware such as RISC-V has been gaining substantial momentum. Recently, they have begun to embrace Google's Android operating system to leverage its software ecosystem. Despite the encouraging progress, a challenging issue arises: a majority of Android applications are written in native languages and need to be recompiled to target new hardware platforms. Unfortunately, this recompilation process is not scalable because of the explosion of new hardware platforms. To address this issue, we presentWasmAndroid, a high-performance cross-platform runtime for native Android applications. WithWasmAndroid, developers can compile their source code toWebAssembly, an efficient and portable bytecode format that can be executed everywhere without additional reconfiguration. Developers can also transpile existing application binaries to WebAssembly when source code is not available. WebAssembly's language model is very different from other common languages. This mismatch leads to many unique implementation challenges. In this article, we provide workable solutions and conduct a thorough system evaluation. We show thatWasmAndroid provides acceptable performance to execute native applications in a cross-platform manner.
C1 [Wen, Elliott; Weber, Gerald; Nanayakkara, Suranga] Univ Auckland, 70 Symonds St, Auckland, New Zealand.
C3 University of Auckland
RP Wen, E (corresponding author), Univ Auckland, 70 Symonds St, Auckland, New Zealand.
EM jq.elliott.wen@gmail.com; g.weber@aucklanduni.ac.nz; suranga@ahlab.org
OI NANAYAKKARA, SURANGA/0000-0001-7441-5493
CR [Anonymous], THEAD ANDROID RISC V
   [Anonymous], WEBASSEMBLY STACK SW
   [Anonymous], WEBASSEMBLY SYSTEM I
   [Anonymous], 2006, Programming in lua
   [Anonymous], KISSDB KEEP IT SIMPL
   [Anonymous], ALIBABA IS PORTING R
   [Anonymous], WEBASSEMBLY EXCEPTIO
   [Anonymous], 2014, PROC RSA C
   [Anonymous], clang: a C language family frontend for LLVM
   [Anonymous], ANDROID RUNTIME ART
   [Anonymous], 2008, BSD C
   [Anonymous], WEBASSEMBLY SIMD PRO
   [Anonymous], ANDROID HAS BEEN POR
   [Anonymous], FFMPEG CROSS PLATFOR
   [Anonymous], DALVIK BYTECODE
   [Anonymous], XILINX VIRTEX 7 FPGA
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Grothoff C., 2014, GNU LIBMICROHTTPD LI
   Haas A, 2017, ACM SIGPLAN NOTICES, V52, P185, DOI [10.1145/3062341.3062363, 10.1145/3140587.3062363]
   Hall A, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI '19), P225, DOI 10.1145/3302505.3310084
   Hendrix Joe, 2019, WORKSHOP INSTRUCTION, P6
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Jacobsson Martin, 2018, P 13 EAI INT C BODY
   Jangda A, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P107
   Junod P, 2015, 2015 IEEE/ACM 1ST INTERNATIONAL WORKSHOP ON SOFTWARE PROTECTION (SPRO), P3, DOI 10.1109/SPRO.2015.10
   Khedker U., 2017, Data flow analysis: theory and practice
   Kim YJ, 2012, 2012 12TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS (ICCAS), P284
   Konoth RK, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1714, DOI 10.1145/3243734.3243858
   Levine John., 2009, FLEX BISON TEXT PROC, V1st
   Mateus BG, 2019, EMPIR SOFTW ENG, V24, P3356, DOI 10.1007/s10664-019-09727-4
   Nobre R, 2016, ACM SIGPLAN NOTICES, V51, P21, DOI [10.1145/2907950.2907959, 10.1145/2980930.2907959]
   Owens M., 2006, The Definitive Guide to SQLite
   POWER Instruction Set Architecture (ISA), US
   Ratabouil Sylvain, 2015, ANDROID NDK BEGINNER
   Shen BY, 2014, ACM T ARCHIT CODE OP, V11, P87, DOI 10.1145/2629335
   Taheri S, 2018, PROCEEDINGS OF THE 9TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'18), P478, DOI 10.1145/3204949.3208126
   Tandon James., 2011, LINUX J, P6
   Waterman AS, 2016, THESIS UC BERKELEY
   Wei FG, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1137, DOI 10.1145/3243734.3243835
   Wen E, 2021, LCTES '21: PROCEEDINGS OF THE 22ND ACM SIGPLAN/SIGBED INTERNATIONAL CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P80, DOI 10.1145/3461648.3463849
   Wen E, 2020, INT CONF PERVAS COMP, DOI 10.1109/percomworkshops48775.2020.9156135
   Wen E, 2020, 2020 IEEE 13TH INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS 2020), P473, DOI 10.1109/ICWS49710.2020.00070
   Winsniewski R., 2012, ANDROID APKTOOL TOOL
   Yadavalli S. B., 2019, P 20 ACM SIGPLANSIGB, P213
   Zakai A, 2018, COMPUT SCI ENG, V20, P11, DOI 10.1109/MCSE.2018.110150345
NR 45
TC 0
Z9 0
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3530286
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900004
DA 2024-07-18
ER

PT J
AU Khan, AA
   Ollivier, S
   Longofono, S
   Hempel, G
   Castrillon, J
   Jones, AK
AF Khan, Asif Ali
   Ollivier, Sebastien
   Longofono, Stephen
   Hempel, Gerald
   Castrillon, Jeronimo
   Jones, Alex K.
TI Brain-inspired Cognition in Next-generation Racetrack Memories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE High-dimensional computing; hyperdimensional computing; racetrack
   memory; in-memory computing; language recognition; domain wall memory;
   embedded systems; processing-in-memory
ID DOMAIN-WALL MOTION; ARCHITECTURE
AB Hyperdimensional computing (HDC) is an emerging computational framework inspired by the brain that operates on vectors with thousands of dimensions to emulate cognition. Unlike conventional computational frameworks that operate on numbers, HDC, like the brain, uses high-dimensional random vectors and is capable of one-shot learning. HDC is based on a well-defined set of arithmetic operations and is highly error resilient. The core operations of HDC manipulate HD vectors in bulk bit-wise fashion, offering many opportunities to leverage parallelism. Unfortunately, on conventional von Neumann architectures, the continuous movement of HD vectors among the processor and the memory can make the cognition task prohibitively slow and energy intensive. Hardware accelerators only marginally improve related metrics. In contrast, even partial implementations of an HDC framework inside memory can provide considerable performance/energy gains as demonstrated in prior work using memristors. This article presents an architecture based on racetrack memory (RTM) to conduct and accelerate the entire HDC framework within memory. The proposed solution requires minimal additional CMOS circuitry by leveraging a read operation across multiple domains in RTMs called transverse read (TR) to realize exclusive-or (XOR) and addition operations. To minimize the CMOS circuitry overhead, an RTM nanowire-based counting mechanism is proposed. Using language recognition as the example workload, the proposed RTM HDC system reduces the energy consumption by 8.6x compared to the state-of-the-art in-memory implementation. Compared to dedicated hardware design realized with an FPGA, RTM-based HDC processing demonstrates 7.8x and 5.3x improvements in the overall runtime and energy consumption, respectively.
C1 [Khan, Asif Ali; Hempel, Gerald; Castrillon, Jeronimo] Tech Univ Dresden, Ctr Adv Elect Dresden CFAED, Helmholtzstr 18, D-01069 Dresden, Germany.
   [Ollivier, Sebastien; Longofono, Stephen; Jones, Alex K.] Univ Pittsburgh, 1238 Benedum Hall,3700 OHara St, Pittsburgh, PA 15260 USA.
C3 Technische Universitat Dresden; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); University of Pittsburgh
RP Khan, AA (corresponding author), Tech Univ Dresden, Ctr Adv Elect Dresden CFAED, Helmholtzstr 18, D-01069 Dresden, Germany.
EM asif_ali.khan@tu-dresden.de; sbo15@pitt.edu; stl77@pitt.edu;
   gerald.hempel@tu-dresden.de; jeronimo.castrillon@tu-dresden.de;
   akjones@pitt.edu
RI Castrillon, Jeronimo/ABD-7975-2020; Khan, Asif Ali/GOE-4644-2022
OI Castrillon, Jeronimo/0000-0002-5007-445X; Khan, Asif
   Ali/0000-0002-5130-9855; Jones, Alex/0000-0001-7498-0206
FU German Research Council (DFG) [366764507, 450944241]; NSF [1822085,
   2133267]; laboratory of physical sciences (LPS); NSA; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [1822085, 2133267] Funding Source: National Science Foundation
FX This work was partially funded by the German Research Council (DFG)
   through the TraceSymm project (366764507) and the Co4RTM project
   (450944241), and by the NSF awards 1822085 and 2133267 and by the
   laboratory of physical sciences (LPS) and NSA.
CR [Anonymous], Artificial Neural Networks/Error-Correction Learning
   Archer S, 2020, I C DEPEND SYS NETWO, P331, DOI 10.1109/DSN48063.2020.00049
   Bläsing R, 2018, NAT COMMUN, V9, DOI 10.1038/s41467-018-07373-w
   Blasing R, 2020, P IEEE, V108, P1303, DOI 10.1109/JPROC.2020.2975719
   Burrello Alessio, 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). Proceedings, P752, DOI 10.23919/DATE.2019.8715186
   Datta S, 2019, IEEE J EM SEL TOP C, V9, P439, DOI 10.1109/JETCAS.2019.2935464
   Deng Q, 2018, DES AUT CON, DOI 10.1145/3195970.3196029
   Ge LL, 2020, IEEE CIRC SYST MAG, V20, P30, DOI 10.1109/MCAS.2020.2988388
   Github, HDC LANG REC
   Github, HDLIB
   Greenewald K., 2020, arXiv
   Gupta S, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415723
   Hassan E, 2022, IEEE ACCESS, V10, P97651, DOI 10.1109/ACCESS.2021.3059762
   Hersche M, 2018, Arxiv, DOI arXiv:1812.05705
   Ielmini D, 2018, NAT ELECTRON, V1, P333, DOI 10.1038/s41928-018-0092-2
   Imani M, 2021, INT S HIGH PERF COMP, P221, DOI 10.1109/HPCA51647.2021.00028
   Imani M, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), P97
   Jain S, 2018, IEEE T VLSI SYST, V26, P470, DOI 10.1109/TVLSI.2017.2776954
   Jiang WW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358192
   Kanerva P., 2010, AAAI FALL S QUANTUM
   Kanerva P, 2009, COGN COMPUT, V1, P139, DOI 10.1007/s12559-009-9009-8
   Karunaratne G, 2020, NAT ELECTRON, V3, P327, DOI 10.1038/s41928-020-0410-3
   Khaddam-Aljameh R, 2022, IEEE J SOLID-ST CIRC, V57, P1027, DOI 10.1109/JSSC.2022.3140414
   Khan AA, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3372489
   Khan AsifAli., 2019, Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES 2019, page, P5
   Kim KJ, 2017, NAT MATER, V16, P1187, DOI 10.1038/nmat4990
   Kim Y, 2020, DES AUT TEST EUROPE, P115, DOI 10.23919/DATE48585.2020.9116397
   Kline D, 2018, IEEE T VLSI SYST, V26, P1531, DOI 10.1109/TVLSI.2018.2819945
   Kline D, 2015, DES AUT CON, DOI 10.1145/2744769.2744826
   Koehn Philipp, 2005, Europarl: A parallel corpus for statistical machine translation
   Li B, 2019, PR GR LAK SYMP VLSI, P381, DOI 10.1145/3299874.3319452
   Li HT, 2016, INT EL DEVICES MEET
   Li SC, 2016, DES AUT CON, DOI [10.1109/ICAUMS.2016.8479697, 10.1145/2897937.2898064]
   Liu BC, 2017, IEEE INT SYMP PARAL, P383, DOI 10.1109/ISPA/IUCC.2017.00061
   Liu JL, 2019, IEEE I C ELECT CIRC, P450, DOI [10.1109/ICECS46596.2019.8964906, 10.1109/icecs46596.2019.8964906]
   Mao MJ, 2017, IEEE T COMPUT, V66, P1478, DOI 10.1109/TC.2017.2690855
   Montagna F, 2018, DES AUT CON, DOI 10.1145/3195970.3196096
   Morris Justin, 2019, I SYMPOS LOW POWER E, P1, DOI [10.1109/ISLPED.2019.8824908, DOI 10.1109/ISLPED.2019.8824908, DOI 10.1109/islped.2019.8824908]
   Ollivier S, 2019, I C DEPEND SYS NETWO, P375, DOI 10.1109/DSN.2019.00047
   Ollivier Sebastien, 2021, ARXIV
   Pan Y, 2018, IEEE T MAGN, V54, DOI 10.1109/TMAG.2018.2848625
   Park E, 2014, DES AUT TEST EUROPE
   Parkin S, 2015, NAT NANOTECHNOL, V10, P195, DOI 10.1038/nnano.2015.41
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Parveen F, 2018, ASIA S PACIF DES AUT, P361, DOI 10.1109/ASPDAC.2018.8297350
   Puebla J, 2020, COMMUN MATER, V1, DOI 10.1038/s43246-020-0022-5
   Quasthoff Uwe, 2006, P LREC 06
   Rahimi A, 2016, I SYMPOS LOW POWER E, P64, DOI 10.1145/2934583.2934624
   Rahimi A, 2017, IEEE T CIRCUITS-I, V64, P2508, DOI 10.1109/TCSI.2017.2705051
   Riente F, 2022, IEEE T EMERG TOP COM, V10, P1216, DOI 10.1109/TETC.2021.3078061
   Roxy K, 2020, IEEE T NANOTECHNOL, V19, P648, DOI 10.1109/TNANO.2020.3014091
   Salamat S, 2020, IEEE T COMPUT, V69, P1159, DOI 10.1109/TC.2020.2992662
   Salamat S, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P53, DOI 10.1145/3289602.3293913
   Schlegel K, 2021, Arxiv, DOI arXiv:2001.11797
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Strubell E, 2019, Arxiv, DOI [arXiv:1906.02243, 10.48550/arXiv.1906.02243]
   Vatanen T, 2010, LREC 2010 - SEVENTH INTERNATIONAL CONFERENCE ON LANGUAGE RESOURCES AND EVALUATION, P3423
   Venkatesan R., 2012, ACMIEEE INT S LOW PO, P185, DOI 10.1145/2333660.2333707
   Venkatesan R, 2013, DES AUT TEST EUROPE, P1825
   Venkatesan R, 2014, CONF PROC INT SYMP C, P253, DOI 10.1109/ISCA.2014.6853233
   Wang S, 2016, ASIA S PACIF DES AUT, P25, DOI 10.1109/ASPDAC.2016.7427984
   Wu TF, 2018, IEEE J SOLID-ST CIRC, V53, P3183, DOI 10.1109/JSSC.2018.2870560
   Xu HF, 2015, ASIA S PACIF DES AUT, P417, DOI 10.1109/ASPDAC.2015.7059042
   Xu HF, 2016, IEEE T MULTI-SCALE C, V2, P69, DOI 10.1109/TMSCS.2016.2536020
   Yu H, 2014, ASIA S PACIF DES AUT, P191, DOI 10.1109/ASPDAC.2014.6742888
   Zhang C, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P694, DOI 10.1145/2749469.2750388
   Zhang Y, 2012, J APPL PHYS, V111, DOI 10.1063/1.4716460
   Zhang Y, 2012, IEEE T MAGN, V48, P3219, DOI 10.1109/TMAG.2012.2198876
   Zhao Weisheng., 2013, Faible Tension Faible Consommation (FTFC), 2013 IEEE, P1
NR 69
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 79
DI 10.1145/3524071
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Shahhosseini, S
   Seo, D
   Kanduri, A
   Hu, TY
   Lim, SS
   Donyanavard, B
   Rahmani, AM
   Dutt, N
AF Shahhosseini, Sina
   Seo, Dongjoo
   Kanduri, Anil
   Hu, Tianyi
   Lim, Sung-Soo
   Donyanavard, Bryan
   Rahmani, Amir M.
   Dutt, Nikil
TI Online Learning for Orchestration of Inference in Multi-user
   End-edge-cloud Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Edge computing; online learning; computation offloading; neural network
ID NEURAL-NETWORKS; MOBILE EDGE; DEEP; OPTIMIZATION; INTERNET; AWARE
AB Deep-learning-based intelligent services have become prevalent in cyber-physical applications, including smart cities and health-care. Deploying deep-learning-based intelligence near the end-user enhances privacy protection, responsiveness, and reliability. Resource-constrained end-devices must be carefully managed to meet the latency and energy requirements of computationally intensive deep learning services. Collaborative end-edge-cloud computing for deep learning provides a range of performance and efficiency that can address application requirements through computation offloading. The decision to offload computation is a communication-computation co-optimization problem that varies with both system parameters (e.g., network condition) and workload characteristics (e.g., inputs). However, deep learning model optimization provides another source of tradeoff between latency and model accuracy. An end-to-end decision-making solution that considers such computation-communication problem is required to synergistically find the optimal offloading policy and model for deep learning services. To this end, we propose a reinforcement-learning-based computation offloading solution that learns optimal offloading policy considering deep learning model selection techniques to minimize response time while providing sufficient accuracy. We demonstrate the effectiveness of our solution for edge devices in an end-edge-cloud system and evaluate with a real-setup implementation using multiple AWS and ARM core configurations. Our solution provides 35% speedup in the average response time compared to the state-of-the-art with less than 0.9% accuracy reduction, demonstrating the promise of our online learning framework for orchestrating DL inference in end-edge-cloud systems.
C1 [Shahhosseini, Sina; Seo, Dongjoo; Hu, Tianyi; Rahmani, Amir M.; Dutt, Nikil] Univ Calif Irvine, Irvine, CA 92717 USA.
   [Kanduri, Anil] Univ Turku, Turku, Finland.
   [Lim, Sung-Soo] Kookmin Univ, Seoul, South Korea.
   [Donyanavard, Bryan] San Diego State Univ, San Diego, CA 92182 USA.
C3 University of California System; University of California Irvine;
   University of Turku; Kookmin University; California State University
   System; San Diego State University
RP Shahhosseini, S (corresponding author), Univ Calif Irvine, Irvine, CA 92717 USA.
EM sshahhos@uci.edu; dseo3@uci.edu; spakan@utu.fi; tianyih7@uci.edu;
   sslim@kookmin.ac.kr; bdonyanavard@sdsu.edu; a.rahmani@uci.edu;
   dutt@uci.edu
RI Rahmani, Amir/AAF-4232-2019
CR Alam MGR, 2019, FUTURE GENER COMP SY, V90, P149, DOI 10.1016/j.future.2018.07.050
   Apostolopoulos PA, 2020, IEEE ACM T NETWORK, V28, P1405, DOI 10.1109/TNET.2020.2983119
   Arm Ltd, IP PROD ARM NN
   Barbera MV, 2013, IEEE INFOCOM SER, P1285
   Bi J, 2021, IEEE INTERNET THINGS, V8, P3774, DOI 10.1109/JIOT.2020.3024223
   Chen SC, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21030779
   Chen XF, 2019, IEEE INTERNET THINGS, V6, P4005, DOI 10.1109/JIOT.2018.2876279
   Chen Z, 2018, Arxiv, DOI arXiv:1812.07394
   Cheng BaiChuan, 2019, P 12 EAI INT C MOBIL
   Cheng Y, 2020, Arxiv, DOI [arXiv:1710.09282, DOI 10.48550/ARXIV.1710.09282]
   Courbariaux M, 2015, ADV NEUR IN, V28
   Eshratifar AE, 2021, IEEE T MOBILE COMPUT, V20, P565, DOI 10.1109/TMC.2019.2947893
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Han S, 2015, ADV NEUR IN, V28
   Huang XL, 2018, MOBILE NETW APPL, V23, P68, DOI 10.1007/s11036-017-0962-2
   Jeong HJ, 2018, PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '18), P401, DOI 10.1145/3267809.3267828
   Kang YP, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P615, DOI 10.1145/3037697.3037698
   Ke HC, 2019, IEEE ACCESS, V7, P179349, DOI 10.1109/ACCESS.2019.2959348
   Khelifi H, 2019, IEEE COMMUN LETT, V23, P52, DOI 10.1109/LCOMM.2018.2875978
   Kim YG, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P1082, DOI 10.1109/MICRO50266.2020.00090
   Li J, 2018, IEEE WCNC, DOI 10.1109/WCNC.2018.8377343
   LIN LJ, 1992, MACH LEARN, V8, P293, DOI 10.1007/BF00992699
   Liu SC, 2020, Arxiv, DOI arXiv:2006.04432
   Lu HF, 2020, FUTURE GENER COMP SY, V102, P847, DOI 10.1016/j.future.2019.07.019
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   McDanel B, 2017, Arxiv, DOI arXiv:1709.02260
   Min MH, 2019, IEEE T VEH TECHNOL, V68, P1930, DOI 10.1109/TVT.2018.2890685
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Mousavi SS, 2018, LECT NOTE NETW SYST, V16, P426, DOI 10.1007/978-3-319-56991-8_32
   Mudassar BA, 2018, DES AUT CON, DOI 10.1145/3195970.3196036
   Nakhkash MR, 2019, INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), P68, DOI 10.1145/3312614.3312632
   Park J, 2019, P IEEE, V107, P2204, DOI 10.1109/JPROC.2019.2941458
   Qiao GH, 2022, MOBILE NETW APPL, V27, P1111, DOI 10.1007/s11036-018-1176-y
   Ran XK, 2018, IEEE INFOCOM SER, P1421, DOI 10.1109/INFOCOM.2018.8485905
   Schmidhuber J, 2015, NEURAL NETWORKS, V61, P85, DOI 10.1016/j.neunet.2014.09.003
   Sen T., 2019, 2019 IEEE 3rd International Conference on Fog and Edge Computing (ICFEC), P1
   Shahhosseini S, 2022, INFORM SYST, V107, DOI 10.1016/j.is.2021.101860
   Shahhosseini S, 2019, PR GR LAK SYMP VLSI, P519, DOI 10.1145/3299874.3319336
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Taylor B, 2018, ACM SIGPLAN NOTICES, V53, P31, DOI [10.1145/3299710.3211336, 10.1145/3211332.3211336]
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Wei ZL, 2019, IEEE INTERNET THINGS, V6, P4436, DOI 10.1109/JIOT.2018.2882783
   Winder P., 2020, Reinforcement Learning. Industrial Applications of Intelligent Agents
   Xu J., 2016, Proc. 2016 IEEE Global Communications Conference (GLOBECOM), P1
   Xu MW, 2020, IEEE T MOBILE COMPUT, V19, P314, DOI 10.1109/TMC.2019.2893250
   Yousefpour A., 2018, All one needs to know about fog computing and related edge computing paradigms
   Yuan HT, 2021, IEEE T AUTOM SCI ENG, V18, P1277, DOI 10.1109/TASE.2020.3000946
NR 48
TC 10
Z9 10
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 73
DI 10.1145/3520129
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900007
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Chen, C
   Hong, Z
   Jiang, JM
AF Chen, Cong
   Hong, Zhong
   Jiang, Jian-Min
TI Scheduling in Real-Time Mobile Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mobility; isolation; scheduling policy; ambient
ID SCHEDULABILITY ANALYSIS; PETRI NETS; VERIFICATION; CONCURRENT; MODEL
AB To guarantee the safety and security of a real-time mobile system such as an intelligent transportation system, it is necessary to model and analyze its behaviors prior to actual development. In particular, the mobile objects in such systems must be isolated from each other so that they do not collide with each other. Since isolation means two or more mobile objects must not be located in the same place at the same time, a scheduling policy is required to control and coordinate the movement of such objects. However, traditional scheduling theories are based on task scheduling which is coarse-grained and cannot be directly used for fine-grained isolation controls. In this article, we first propose a fine-grained event-based formal model called a time dependency structure and use it to model and analyze real-time mobile systems. Next, an event-based schedule is defined and the composition of schedules is discussed. Then, we investigate the schedulability of isolation-that is, checking whether a given schedule ensures the isolation relationship among mobile objects or not. After that, we present an automation approach for scheduling generation to guarantee isolation controls in real-time mobile systems. Finally, case studies and simulation experiments demonstrate the usability and effectiveness of our approach.
C1 [Chen, Cong; Hong, Zhong] Fujian Normal Univ, Coll Math & Informat, Qishan Campus,8 Xuefu South Rd, Fuzhou 350117, Fujian, Peoples R China.
   [Jiang, Jian-Min] Chengdu Univ Informat Technol, Coll Software Engn, 24 Block 1,Xuefu Rd, Chengdu, Peoples R China.
C3 Fujian Normal University; Chengdu University of Information Technology
RP Hong, Z (corresponding author), Fujian Normal Univ, Coll Math & Informat, Qishan Campus,8 Xuefu South Rd, Fuzhou 350117, Fujian, Peoples R China.
EM chencong3456@126.com; fjfzhz@fjnu.edu.cn; jjm@cuit.edu.cn
OI Hong, Zhong/0000-0002-5952-4306
FU National Natural Science Foundation of China [61772004]; Scientific
   Research Foundation for Advanced Talents of Chengdu University of
   Information Technology [KYTZ202009]; Natural Science Foundation of
   Fujian province [2018J01777]
FX This work is supported by National Natural Science Foundation of China
   (No. 61772004), Scientific Research Foundation for Advanced Talents of
   Chengdu University of Information Technology (No. KYTZ202009), and
   Natural Science Foundation of Fujian province (No. 2018J01777).
CR Abedinnia H, 2017, COMPUT IND ENG, V111, P403, DOI 10.1016/j.cie.2017.06.026
   Ahn H, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P185, DOI 10.1145/2883817.2883830
   Altisen K, 2002, REAL-TIME SYST, V23, P55, DOI 10.1023/A:1015346419267
   Anderson JH, 2008, REAL-TIME SYST, V38, P85, DOI 10.1007/s11241-007-9035-0
   Asperti A, 2009, MATH STRUCT COMP SCI, V19, P1265, DOI 10.1017/S0960129509990193
   Audsley N. C., 1993, Control Engineering Practice, V1, P71, DOI 10.1016/0967-0661(93)92105-D
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   BERTHOMIEU B, 1991, IEEE T SOFTWARE ENG, V17, P259, DOI 10.1109/32.75415
   Biondi A, 2018, IEEE T IND INFORM, V14, P4407, DOI 10.1109/TII.2018.2791939
   Boucheneb H, 2009, J LOGIC COMPUT, V19, P1509, DOI 10.1093/logcom/exp036
   Briscoe B, 2016, IEEE COMMUN SURV TUT, V18, P2149, DOI 10.1109/COMST.2014.2375213
   BUCCI G, 1995, IEEE T SOFTWARE ENG, V21, P969, DOI 10.1109/32.489073
   Cardelli L, 1998, LECT NOTES COMPUT SC, V1378, P140, DOI 10.1007/BFb0053547
   Colombo A, 2015, IEEE T AUTOMAT CONTR, V60, P1515, DOI 10.1109/TAC.2014.2381453
   Colombo A, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P145
   CPS Steering Group,, 2008, CPS SUMM 2008
   de Campos GR, 2013, IEEE INT C INTELL TR, P1456, DOI 10.1109/ITSC.2013.6728435
   De Martini D, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3047412
   Dresner K, 2008, J ARTIF INTELL RES, V31, P591, DOI 10.1613/jair.2502
   Du YY, 2007, IEEE T SYST MAN CY A, V37, P643, DOI 10.1109/TSMCA.2007.902622
   Gruska DP, 2009, FUND INFORM, V93, P155, DOI 10.3233/FI-2009-94
   Guan Xudong, 2000, P INT C SOFTW THEOR, P377
   Hafner MR, 2013, IEEE T INTELL TRANSP, V14, P1162, DOI 10.1109/TITS.2013.2252901
   JAHANIAN F, 1986, IEEE T SOFTWARE ENG, V12, P890, DOI 10.1109/TSE.1986.6313045
   Jiang JM, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/2823353
   Jiang JM, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783438
   Jiang JM, 2014, 2014 THEORETICAL ASPECTS OF SOFTWARE ENGINEERING CONFERENCE (TASE), P177, DOI 10.1109/TASE.2014.28
   Jiang ZQ, 2018, IEEE ACCESS, V6, P1855, DOI 10.1109/ACCESS.2017.2780321
   JianMin Jiang, 2013, Software Engineering Notes, V38, P37, DOI 10.1145/2492248.2492267
   Juan EYT, 1998, ACM T PROGR LANG SYS, V20, P917, DOI 10.1145/293677.293681
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Kim KD, 2012, P IEEE, V100, P1287, DOI 10.1109/JPROC.2012.2189792
   Lampka K, 2010, DES AUTOM EMBED SYST, V14, P193, DOI 10.1007/s10617-010-9055-1
   Lee J, 2017, J SYST SOFTWARE, V126, P45, DOI 10.1016/j.jss.2017.01.004
   Levi F, 2003, ACM T PROGR LANG SYS, V25, P1, DOI 10.1145/596980.596981
   Leyman P, 2015, INT J PROD RES, V53, P2771, DOI 10.1080/00207543.2014.980463
   Li Q., 2012, THESIS
   Li Q, 2012, IEEE T VEH TECHNOL, V61, P297, DOI 10.1109/TVT.2011.2176520
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu K, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2629546
   LUCKHAM DC, 1993, J SYST SOFTWARE, V21, P253, DOI 10.1016/0164-1212(93)90027-U
   Merro M, 2002, ACM SIGPLAN NOTICES, V37, P71, DOI 10.1145/565816.503280
   MILNER R, 1992, INFORM COMPUT, V100, P1, DOI [10.1016/0890-5401(92)90008-4, 10.1016/0890-5401(92)90009-5]
   Milner Robin., 1980, CALCULUS COMMUNICATI, DOI DOI 10.1007/3-540-10235-3
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Padmajothi V, 2020, SOFT COMPUT, V24, P17309, DOI 10.1007/s00500-020-05020-5
   Pattanayak P, 2017, AD HOC NETW, V65, P26, DOI 10.1016/j.adhoc.2017.07.007
   Rlise A, 2016, COMPUT OPER RES, V66, P1, DOI 10.1016/j.cor.2015.07.003
   Schneider R, 2013, J SYST ARCHITECT, V59, P1215, DOI 10.1016/j.sysarc.2013.09.003
   Stankovic John A., 1999, COMPUT MATH APPL, V38, P288, DOI [10.1016/S0898-1221(99)91235-X, DOI 10.1016/S0898-1221(99)91235-X]
   Tachet R, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0149607
   Tang QH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331167
   Teller D., 2002, CONCUR 2002 - Concurrency Theory. 13th International Conference Proceedings (Lecture Notes in Computer Science Vol.2421), P288
   TSAI JJP, 1995, IEEE T SOFTWARE ENG, V21, P32, DOI 10.1109/32.341845
   Van den Bergh J, 2013, EUR J OPER RES, V226, P367, DOI 10.1016/j.ejor.2012.11.029
   van Glabbeek RJ, 2009, THEOR COMPUT SCI, V410, P4111, DOI 10.1016/j.tcs.2009.06.014
   VANGLABBEEK RJ, 1995, IEEE S LOG, P199, DOI 10.1109/LICS.1995.523257
   Wang H, 2013, IEEE T INTELL TRANSP, V14, P819, DOI 10.1109/TITS.2012.2237509
   Wang JC, 2000, IEEE T SYST MAN CY B, V30, P725, DOI 10.1109/3477.875448
   Wang TY, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3064813
   Wang Yi, 1991, LECT NOTES COMPUTER, V510, P217, DOI [10.1007/3-540-54233-7_136, DOI 10.1007/3-540-54233-7_136]
   Winskel G., 1995, Handbook of Logic in Computer Science
   Xu DX, 2003, IEEE T SOFTWARE ENG, V29, P31, DOI 10.1109/TSE.2003.1166587
   Xu DX, 2002, IEEE T SOFTWARE ENG, V28, P984, DOI 10.1109/TSE.2002.1041054
   Yang JX, 2018, INT J PARALLEL PROG, V46, P173, DOI 10.1007/s10766-016-0484-8
   Yi N, 2020, FUTURE GENER COMP SY, V109, P134, DOI 10.1016/j.future.2020.03.051
   Zhang FM, 2008, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2008.52
NR 68
TC 0
Z9 0
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 34
DI 10.1145/3517747
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100014
DA 2024-07-18
ER

PT J
AU Zhou, Q
   Li, JJ
   Li, GH
AF Zhou, Quan
   Li, Jianjun
   Li, Guohui
TI Excluding Parallel Execution to Improve Global Fixed Priority Response
   Time Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Response time analysis; global scheduling; real-time systems;
   multiprocessor; parallel execution
ID IMPROVED SCHEDULABILITY ANALYSIS; MULTIPROCESSOR; BOUNDS; SETS; EDF
AB Response Time Analysis (RTA) is an effective method for testing the schedulability of real-time tasks on multiprocessor platforms. Existing RTAs for global fixed priority scheduling calculate the upper bound of the worst case response time of each task. Given a target task, existing RTAs first calculate the workload upper bound of each higher priority task (than the target task), and then calculate the interference on the target task by each higher priority task according to the obtained workload upper bounds. The workload of a task consists of three parts: carry-in, body and carry-out. The interference from all these three parts may be overestimated in existing RTAs. However, although the overestimation of the interference from body is the major factor that causes the low accuracy of existing RTAs, all existing work only focuses on how to reduce the overestimation of the interference from carry-in, and there is no method to reduce the overestimation of the interference from body or carry-out. In this work, we propose a method to calculate the lower bound of the accumulative time in which the target task and higher priority tasks are executed in parallel. By excluding the parallel execution time from the interference, we derive a new RTA test that can reduce the overestimation of the interference from all three parts of the workload. Extensive experiments are conducted to verify the superior performance of the proposed RTA test.
C1 [Zhou, Quan; Li, Jianjun; Li, Guohui] Huazhong Univ Sci & Technol, Luoyu Rd 10375, Wuhan 430074, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology
RP Li, JJ (corresponding author), Huazhong Univ Sci & Technol, Luoyu Rd 10375, Wuhan 430074, Hubei, Peoples R China.
EM quanzhou@hust.edu.cn; jianjunli@hust.edu.cn; guohuili@hust.edu.cn
RI Li, Guo/JNR-1700-2023; yang, zhuo/JPK-3133-2023
FU National Natural Science Foundation of China [61672252, 61802137];
   Fundamental Research Funds for the Central Universities
   [2019kfyXKJC021]; Hubei Provincial Natural Science Foundation of China
   [2018CFB204]
FX The work was partially supported by National Natural Science Foundation
   of China under Grant Nos. 61672252, 61802137, Fundamental Research Funds
   for the Central Universities under Grant No. 2019kfyXKJC021, and Hubei
   Provincial Natural Science Foundation of China under Grant No.
   2018CFB204.
CR [Anonymous], 2014, 2014 IEEE 20 INT C E
   Baker TP, 2007, LECT NOTES COMPUT SC, V4878, P62
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah S, 2007, LECT NOTES COMPUT SC, V4878, P204
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2006, LECT NOTES COMPUT SC, V3974, P306
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Biondi A, 2018, REAL-TIME SYST, V54, P515, DOI 10.1007/s11241-018-9303-1
   Brandenburg BB, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P99, DOI [10.1109/RTSS.2016.019, 10.1109/RTSS.2016.38]
   Cerqueira F, 2014, REAL TIM SYST SYMP P, P249, DOI 10.1109/RTSS.2014.29
   Chen JJ, 2016, PROC EUROMICR, P251, DOI 10.1109/ECRTS.2016.26
   Chen Jian-Jia, 2018, 30 EUR C REAL TIM SY
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Fisher N, 2006, PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, P153
   Guan N, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P556, DOI 10.1109/ISORC.2008.74
   Guan N, 2007, LECT NOTES COMPUT SC, V4761, P263
   Guan N, 2015, IEEE INT CONF EMBED, P11, DOI 10.1109/RTCSA.2015.9
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Huang WH, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P215, DOI 10.1145/2834848.2834849
   Lee J, 2017, IEEE T COMPUT, V66, P1816, DOI 10.1109/TC.2017.2704083
   Lee J, 2013, J SYST ARCHITECT, V59, P372, DOI 10.1016/j.sysarc.2013.05.012
   Li J, 2014, INT J STRUCT STAB DY, V14, DOI 10.1142/S021945541440001X
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li Jing, 2016, IEEE REAL TIM EMB TE, P173
   Liu C, 2013, EUROMICRO, P271, DOI 10.1109/ECRTS.2013.36
   Nemati F, 2013, REAL-TIME SYST, V49, P580, DOI 10.1007/s11241-013-9180-6
   Sun YC, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P575, DOI 10.1145/3167132.3167195
   Sun YC, 2015, REAL TIM SYST SYMP P, P130, DOI 10.1109/RTSS.2015.20
   Zhou Q, 2017, IEEE T PARALL DISTR, V28, P2527, DOI 10.1109/TPDS.2017.2679195
NR 34
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 104
DI 10.1145/3477035
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600055
DA 2024-07-18
ER

PT J
AU Lee, EA
AF Lee, Edward A.
TI Determinism
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Concurrency; determinism; distributed computing
ID MODELS
AB This article is about deterministic models, what they are, why they are useful, and what their limitations are. First, the article emphasizes that determinism is a property of models, not of physical systems. Whether a model is deterministic or not depends on how one defines the inputs and behavior of the model. To define behavior, one has to define an observer. The article compares and contrasts two classes of ways to define an observer, one based on the notion of "state" and another that more flexibly defines the observables. The notion of "state" is shown to be problematic and lead to nondeterminism that is avoided when the observables are defined differently. The article examines determinism in models of the physical world. In what may surprise many readers, it shows that Newtonian physics admits nondeterminism and that quantum physics may be interpreted as a deterministic model. Moreover, it shows that both relativity and quantum physics undermine the notion of "state" and therefore require more flexible ways of defining observables. Finally, the article reviews results showing that sufficiently rich sets of deterministic models are incomplete. Specifically, nondeterminism is inescapable in any system of models rich enough to encompass Newton's laws.
C1 [Lee, Edward A.] Univ Calif Berkeley, 545Q Cory Hall, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Lee, EA (corresponding author), Univ Calif Berkeley, 545Q Cory Hall, Berkeley, CA 94720 USA.
EM eal@berkeley.edu
FU National Science Foundation (NSF) [CNS-1836601]; iCyPhy (Industrial
   Cyber-Physical Systems) research center - Denso; Siemens; Toyota
FX Some of the work in this paper was supported by the National Science
   Foundation (NSF), award #CNS-1836601 (Reconciling Safety with the
   Internet) and the iCyPhy (Industrial Cyber-Physical Systems) research
   center, supported by Denso, Siemens, and Toyota.
CR [Anonymous], 1988, A case for redundant arrays of inexpensive disks RAID, DOI DOI 10.1145/50202.50214
   [Anonymous], 1980, Lecture Notes in Computer Science
   [Anonymous], 1981, Lecture Notes in Computer Science, DOI [10.1007/BFb0017309, DOI 10.1007/BFB0017309]
   [Anonymous], 1974, PROC IFIP C 74
   AUTOSAR, 2019, AUT FDN REL R19 11
   Becker Adam, 2018, WHAT IS REAL UNFINIS
   Bell J.S., 1964, Physics, V1, P195, DOI [10.1103/PhysicsPhysiqueFizika.1.195, DOI 10.1103/PHYSICSPHYSIQUEFIZIKA.1.195, 10.1103/Physics-PhysiqueFizika.1.195]
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Box George E. P., 1987, WILEY SERIES PROBABI
   Cardoso Janette, 2014, SYSTEM DESIGN MODELI
   Church A, 1932, ANN MATH, V33, P346, DOI 10.2307/1968337
   Church A, 1936, T AM MATH SOC, V39, P472, DOI 10.2307/1989762
   Copley Bridget, 2014, CAUSATION GRAMMATICA
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Cremona F, 2019, SOFTW SYST MODEL, V18, P1655, DOI 10.1007/s10270-017-0633-6
   DHAR A, 1993, AM J PHYS, V61, P58, DOI 10.1119/1.17411
   Ditlevsen S, 2013, LECT NOTES MATH, V2058, P3, DOI 10.1007/978-3-642-32157-3_1
   Earman J., 1986, U ONTARIO SERIES PHI, V32
   Edwards Stephen A., 2018, Principles of Modeling - Essays Dedicated to Edward A. Lee on the Occasion of His 60th Birthday. Lecture Notes in Computer Science (LNCS 10760), P240, DOI 10.1007/978-3-319-95246-8_14
   Edwards SA, 2003, SCI COMPUT PROGRAM, V48, P21, DOI 10.1016/S0167-6423(02)00096-5
   Edwards SA, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232938
   Fletcher SC, 2012, EUR J PHILOS SCI, V2, P275, DOI 10.1007/s13194-011-0040-8
   GALE RM, 1966, AM PHILOS QUART, V3, P145
   Hoefer Carl, 2016, STANFORD ENCY PHILOS
   Hopcroft John, 1979, INTRO AUTOMATA THEOR
   Hunkeler U, 2008, 2008 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEM SOFTWARE AND MIDDLEWARE AND WORKSHOPS, VOLS 1 AND 2, P791, DOI 10.1109/COMSWA.2008.4554519
   Kahn Gilles, 1977, Information Processing, P993
   Khomenko V, 2008, FUND INFORM, V88, P541
   Kinniment David J., 2007, SYNCHRONIZATION ARBI
   Laplace Pierre-Simon, 1901, PHILOS ESSAY PROBABI
   Lee E.A., 2007, Proceedings of the 7th ACM - IEEE international conference on Embedded software. EMSOFT '07, P114
   Lee E.A., 2017, P IEEE INT C ACOUSTI
   Lee E.A., 2018, LNCS, V11222
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Lee EA, 1999, ANN SOFTW ENG, V7, P25, DOI 10.1023/A:1018998524196
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee EA, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/2912149
   Lee EA, 2014, IEEE ACCESS, V2, P797, DOI 10.1109/ACCESS.2014.2345759
   Lee EA, 2009, COMMUN ACM, V52, P70, DOI 10.1145/1506409.1506426
   Lee Edward A., 2006, LNCS, V4202
   Lee Edward A., 2009, NURSING RES STAT ANA
   Lee Edward Ashford, 2020, CHEM MATER
   Lewis Edwin R., 2006, Journal of Integrative Neuroscience, V5, P223, DOI 10.1142/S0219635206001112
   Lohstroh M, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232939
   Lohstroh Marten, 2019, 2019 FORUM SPECIFICA, P1
   Lohstroh Marten, 2019, LNCS, V11971, DOI [10.1007/978-3-030-41131, DOI 10.1007/978-3-030-41131]
   LORENZ EN, 1963, J ATMOS SCI, V20, P130, DOI 10.1175/1520-0469(1963)020<0130:DNF>2.0.CO;2
   Malament DB, 2008, PHILOS SCI, V75, P799, DOI 10.1086/594525
   MARINO LR, 1981, IEEE T COMPUT, V30, P107, DOI 10.1109/TC.1981.6312173
   Menard Christian, 2020, DESIGN AUTOMATION TE
   Mendler M, 2012, FORM METHOD SYST DES, V40, P283, DOI 10.1007/s10703-012-0144-6
   Milner Robin, 1989, COMMUNICATION CONCUR
   Moritz Philipp, 2017, ABS171205889 CORR
   NORTON JOHND., 2007, Causation, Physics, and the Constitution of Reality: Russell's Republic Revisited, pII
   Pearl J., 2018, BASIC BOOKS
   Popper K. R., 2005, YINSHAN ACAD J, V12, P53
   Quigley M, 2009, IEEE INT CONF ROBOT, P3604
   Roestenburg Raymond, 2016, AKKA IN ACTION
   Rovelli Carlo, 2017, REALITY IS NOT WHAT
   Rovelli Carlo, 2018, THE ORDER OF TIME
   Russell Bertrand, 1913, P ARISTOTELIAN SOC, V13, P1, DOI DOI 10.1093/ARISTOTELIAN/13.1.1
   Sangiorgi D, 2009, ACM T PROGR LANG SYS, V31, DOI 10.1145/1516507.1516510
   Schulz-Rosengarten Alexander, 2018, 2018 Forum on Specification & Design Languages (FDL), P5, DOI 10.1109/FDL.2018.8524111
   Sehr MA, 2021, IEEE T IND INFORM, V17, P3523, DOI 10.1109/TII.2020.3007764
   Stephen Hawking, 2002, S HAWKING PUBLIC LEC
   Turing AM, 1937, P LOND MATH SOC, V42, P230, DOI 10.1112/plms/s2-42.1.230
   Virding Robert, 1996, CONCURRENT PROGRAMMI, V2nd
   von Hanxleden R, 2017, 2017 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL)
   von Hanxleden R, 2014, ACM SIGPLAN NOTICES, V49, P372, DOI [10.1145/2666356.2594310, 10.1145/2594291.2594310]
   Winskel Glynn, 1993, FORMAL SEMANTICS PRO
   Wisniewski R, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20195565
   Wolfram Stephen, 2002, NEW KIND SCI
   Wolpert DH, 2008, PHYSICA D, V237, P1257, DOI 10.1016/j.physd.2008.03.040
   Zhao Y, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P259
   Zinkernagel H, 2010, EPSA PHILOSOPHICAL ISSUES IN THE SCIENCES: LAUNCH OF THE EUROPEAN PHILOSOPHY OF SCIENCE ASSOCIATION, VOL 2, P311, DOI 10.1007/978-90-481-3252-2_29
NR 78
TC 6
Z9 6
U1 3
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 38
DI 10.1145/3453652
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100001
OA Bronze
DA 2024-07-18
ER

PT J
AU Shamsa, E
   Pröbstl, A
   TaheriNejad, N
   Kanduri, A
   Chakraborty, S
   Rahmani, AM
   Liljeberg, P
AF Shamsa, Elham
   Probstl, Alma
   TaheriNejad, Nima
   Kanduri, Anil
   Chakraborty, Samarjit
   Rahmani, Amir M.
   Liljeberg, Pasi
TI UBAR: User- and Battery-aware Resource Management for Smartphones
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE On-chip resource management; heterogeneous multi-core systems;
   user-awareness; battery cycle life; quality of experience
ID MODEL
AB Smartphone users require high Battery Cycle Life (BCL) and high Quality of Experience (QoE) during their usage. These two objectives can be conflicting based on the user preference at run-time. Finding the best trade-off between QoE and BCL requires an intelligent resource management approach that considers and learns user preference at run-time. Current approaches focus on one of these two objectives and neglect the other, limiting their efficiency in meeting users' needs. In this article, we present UBAR, User- and Battery-aware Resource management, which considers dynamic workload, user preference, and user plug-in/out pattern at run-time to provide a suitable trade-off between BCL and QoE. UBAR personalizes this trade-off by learning the user's habits and using that to satisfy QoE, while considering battery temperature and State of Charge (SOC) pattern to maximize BCL. The evaluation results show that UBAR achieves 10% to 40% improvement compared to the existing state-of-the-art approaches.
C1 [Shamsa, Elham; Kanduri, Anil; Liljeberg, Pasi] Univ Turku, 1 Thorvald Circle, Turku 20500, Finland.
   [Probstl, Alma] Tech Univ Munich, Arcisstr 21, D-80290 Munich, Germany.
   [TaheriNejad, Nima] TU Wien, Vienna, Austria.
   [Chakraborty, Samarjit] Univ N Carolina, 1 Thorvald Circle, Chapel Hill, NC 27515 USA.
   [Rahmani, Amir M.] Univ Calif Berkeley, Irvine, CA USA.
   [TaheriNejad, Nima] Vienna Univ Technol, A-1040 Vienna, Austria.
C3 University of Turku; Technical University of Munich; Technische
   Universitat Wien; University of North Carolina; University of North
   Carolina Chapel Hill; University of California System; University of
   California Berkeley; Technische Universitat Wien
RP Shamsa, E (corresponding author), Univ Turku, 1 Thorvald Circle, Turku 20500, Finland.
EM elsham@utu.fi; alma.proebstl@tum.de; nima.taherinejad@tuwien.ac.at;
   spakan@utu.fi; samarjit@cs.unc.edu; a.rahmani@uci.edu; pakrli@utu.fi
RI Rahmani, Amir/AAF-4232-2019
OI Chakraborty, Samarjit/0000-0002-0503-6235; rahmani,
   mohammad/0000-0002-7408-7992
CR [Anonymous], 2010, P USENIX ANN TECH C
   [Anonymous], 2002, P 19 C UNC ART INT A
   Bashash S, 2011, J POWER SOURCES, V196, P541, DOI 10.1016/j.jpowsour.2010.07.001
   Bocca A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P407, DOI 10.1109/ICCD.2015.7357135
   Carvalho SAL, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P22, DOI 10.1109/DSD.2017.68
   Chen M, 2006, IEEE T ENERGY CONVER, V21, P504, DOI 10.1109/TEC.2006.874229
   Chen Y, 2016, I SYMPOS LOW POWER E, P40, DOI 10.1145/2934583.2934591
   Colin A., 2014, Embedded and Real-Time Computing Systems and Applications (RTCSA), 2014 IEEE 20th International Conference on, P1
   Ferreira D, 2011, LECT NOTES COMPUT SC, V6696, P19, DOI 10.1007/978-3-642-21726-5_2
   Gaudette B, 2016, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2016.7446053
   Gupta U, 2018, DES AUT CON, DOI 10.1145/3195970.3196122
   Gupta U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126530
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hamaji Kiyohiro, 2009, U.S. Patent App, Patent No. [12/059,967, 12059967]
   Hardkernel, 2019, ODROID XU
   He L, 2017, ACM IEEE INT CONF CY, P51, DOI 10.1145/3055004.3055018
   Hoffmann H., 2010, P INT C AUT COMP ICA, P79
   Hwang T.-R., 2013, BATTERY LOG VERSION
   Jian Chen, 2011, Performance Evaluation Review, V39, P1, DOI 10.1145/2007116.2007118
   Kanduri A, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967002
   Kuriyama A., 2018, 2018 18 INT S ANTENN, P1, DOI [10.1109/ANTEM.2018.8572931, DOI 10.1109/ANTEM.2018.8572931]
   Lee W, 2018, ASIA S PACIF DES AUT, P64, DOI 10.1109/ASPDAC.2018.8297284
   Millner A., 2010, 2010 IEEE Conference on Innovative Technologies for an Efficient and Reliable Electricity Supply, P349, DOI 10.1109/CITRES.2010.5619782
   Mishra N, 2018, ACM SIGPLAN NOTICES, V53, P184, DOI [10.1145/3296957.3173184, 10.1145/3173162.3173184]
   Mishra N, 2015, ACM SIGPLAN NOTICES, V50, P267, DOI [10.1145/2694344.2694373, 10.1145/2775054.2694373]
   Muthukaruppan TS, 2013, DES AUT CON
   Myfixguide, 2020, BEST SMARTPH PROC RA
   Ning G, 2004, J ELECTROCHEM SOC, V151, pA1584, DOI 10.1149/1.1787631
   Pathania A, 2014, DES AUT CON, DOI 10.1145/2593069.2593151
   Patil Tina R, 2013, INT J COMPUT SCI APP, V6
   Pinson MB, 2013, J ELECTROCHEM SOC, V160, pA243, DOI 10.1149/2.044302jes
   Pröbstl A, 2020, IEEE DES TEST, V37, P42, DOI 10.1109/MDAT.2020.3006799
   Pröbstl A, 2015, IEEE INT CONF EMBED, P41, DOI 10.1109/RTCSA.2015.21
   Rahmani AM, 2015, I SYMPOS LOW POWER E, P219, DOI 10.1109/ISLPED.2015.7273517
   Reddy BK, 2018, DES AUT TEST EUROPE, P621, DOI 10.23919/DATE.2018.8342084
   Rexha H, 2017, EUROMICRO WORKSHOP P, P401, DOI 10.1109/PDP.2017.25
   Rodrigues LM, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17020422
   Shamsa E, 2020, I CONF VLSI DESIGN, P43, DOI 10.1109/VLSID49098.2020.00025
   Shamsa E, 2019, DES AUT TEST EUROPE, P1397, DOI [10.23919/DATE.2019.8715134, 10.23919/date.2019.8715134]
   Shamsa E, 2018, 2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC)
   Sharifi S, 2013, IEEE T COMPUT AID D, V32, P1110, DOI 10.1109/TCAD.2013.2247656
   Shin D, 2013, ASIA S PACIF DES AUT, P59, DOI 10.1109/ASPDAC.2013.6509559
   WANG Y, P DES AUT TEST EUR C
   XDA, 2015, XDA DEV FOR
   Xie Q, 2013, ICCAD-IEEE ACM INT, P242, DOI 10.1109/ICCAD.2013.6691125
   Xiong R, 2018, IEEE ACCESS, V6, P1832, DOI 10.1109/ACCESS.2017.2780258
   Yan K., 2016, IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Yan KG, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P713, DOI 10.1145/2830772.2830786
   Zhang HZ, 2016, ACM SIGPLAN NOTICES, V51, P545, DOI 10.1145/2954679.2872375
   Zhang YC, 2009, J ELECTROCHEM SOC, V156, pA527, DOI 10.1149/1.3126385
   Zhu YH, 2015, INT S HIGH PERF COMP, P137, DOI 10.1109/HPCA.2015.7056028
NR 51
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 23
DI 10.1145/3441644
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500007
DA 2024-07-18
ER

PT J
AU Khan, AA
   Rink, NA
   Hameed, F
   Castrillon, J
AF Khan, Asif Ali
   Rink, Norman A.
   Hameed, Fazal
   Castrillon, Jeronimo
TI Optimizing Tensor Contractions for Embedded Devices with Racetrack and
   DRAM Memories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Compiler optimization; data transformation; tensors; tensor contraction;
   matrix multiplication; racetrack memory; preshifting; prefetching;
   embedded systems; DRAM mapping
ID SCRATCH-PAD MEMORY; PERFORMANCE; OPTIMIZATION; ALLOCATION; DESIGN
AB Tensor contraction is a fundamental operation in many algorithms with a plethora of applications ranging from quantum chemistry over fluid dynamics and image processing to machine learning. The performance of tensor computations critically depends on the efficient utilization of on-chip/off-chip memories. In the context of low-power embedded devices, efficient management of the memory space becomes even more crucial, in order to meet energy constraints. This work aims at investigating strategies for performance- and energy-efficient tensor contractions on embedded systems, using racetrack memory (RTM)-based scratch-pad memory (SPM) and DRAM-based off-chip memory. Compiler optimizations such as the loop access order and data layout transformations paired with architectural optimizations such as prefetching and preshifting are employed to reduce the shifting overhead in RTMs. Optimizations for off-chip memory such as memory access order, data mapping and the choice of a suitable memory access granularity are employed to reduce the contention in the off-chip memory. Experimental results demonstrate that the proposed optimizations improve the SPM performance and energy consumption by 32% and 73%, respectively, compared to an iso-capacity SRAM. The overall DRAM dynamic energy consumption improvements due to memory optimizations amount to 80%.
C1 [Khan, Asif Ali; Rink, Norman A.; Castrillon, Jeronimo] Tech Univ Dresden, D-01069 Dresden, Germany.
   [Hameed, Fazal] Inst Space Technol, Islamabad 44000, Pakistan.
C3 Technische Universitat Dresden
RP Khan, AA (corresponding author), Tech Univ Dresden, D-01069 Dresden, Germany.
EM asif_ali.khan@tu-dresden.de; norman.rink@tu-dresden.de;
   fazal.hameed@ist.edu.pk; jeronimo.castrillon@tu-dresden.de
RI Castrillon, Jeronimo/ABD-7975-2020; Khan, Asif Ali/GOE-4644-2022
OI Castrillon, Jeronimo/0000-0002-5007-445X; Khan, Asif
   Ali/0000-0002-5130-9855; Hameed, Fazal/0000-0002-2763-8755
FU German Research Council (DFG) [CA 1602/4-1]; Cluster of Excellence
   'Center for Advancing Electronics Dresden' (cfaed)
FX This work was partially funded by the German Research Council (DFG)
   through the TraceSymm project CA 1602/4-1 and the Cluster of Excellence
   'Center for Advancing Electronics Dresden' (cfaed).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2014, Compilers Principles, Techniques, and Tool
   [Anonymous], 2010, P PYTHON SCI COMPUTI
   [Anonymous], 2016, ABS160700291 CORR
   [Anonymous], 2019, P 2 ACM S SMART CIT, DOI DOI 10.1145/3316482.3326351
   [Anonymous], 1987, P 19 ANN ACM S THEOR
   Atoofian E, 2015, INT CONF COMPIL ARCH, P177, DOI 10.1109/CASES.2015.7324558
   Baumgartner G, 2005, P IEEE, V93, P276, DOI 10.1109/JPROC.2004.840311
   Blasing R, 2020, P IEEE, V108, P1303, DOI 10.1109/JPROC.2020.2975719
   Castrillon J, 2018, IEEE T MULTI-SCALE C, V4, P243, DOI 10.1109/TMSCS.2017.2771750
   Chandrasekar Karthik, DRAMPower: Open-source DRAM Power & Energy Estimation Tool
   Chatterjee S, 2002, IEEE T PARALL DISTR, V13, P1105, DOI 10.1109/TPDS.2002.1058095
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen XZ, 2016, IEEE T VLSI SYST, V24, P3094, DOI 10.1109/TVLSI.2016.2537400
   Feautrier Paul, 2011, Polyhedron Model, P1581, DOI [10.1007/978-0-387-09766-4_502, DOI 10.1007/978-0-387-09766-4_502]
   Gareev R, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3235029
   Goossens S, 2012, DES AUT TEST EUROPE, P828
   Goto K, 2008, ACM T MATH SOFTWARE, V34, DOI 10.1145/1356052.1356053
   Gunnels J. A., 2001, Computational Science - ICCS 2001. International Conference. Proceedings, Part I (Lecture Notes in Computer Science Vol.2073), P51
   Hameed F, 2018, IEEE T VLSI SYST, V26, P1059, DOI 10.1109/TVLSI.2018.2804938
   Hu JT, 2013, IEEE T VLSI SYST, V21, P1094, DOI 10.1109/TVLSI.2012.2202700
   Kandemir M, 2005, IEEE T VLSI SYST, V13, P1136, DOI 10.1109/TVLSI.2005.859478
   Kandemir M, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P120, DOI 10.1109/ICCAD.2004.1382555
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Khan AA, 2020, DES AUT TEST EUROPE, P1502, DOI 10.23919/DATE48585.2020.9116245
   Khan AA, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3372489
   Khan AA, 2019, IEEE COMPUT ARCHIT L, V18, P43, DOI 10.1109/LCA.2019.2899306
   Kim J, 2019, INT SYM CODE GENER, P85, DOI [10.6084/m9.figshare.7403732, 10.1109/CGO.2019.8661182]
   Kjolstad F, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133901
   Kurzak J, 2009, PARALLEL COMPUT, V35, P138, DOI 10.1016/j.parco.2008.12.010
   Kyrtatas N, 2015, DES AUT TEST EUROPE, P1054
   Lawson C. L., 1979, ACM Transactions on Mathematical Software, V5, P324, DOI [10.1145/355841.355847, 10.1145/355841.355848]
   Mao MJ, 2017, IEEE T COMPUT, V66, P1478, DOI 10.1109/TC.2017.2690855
   Menon V., 1999, Conference Proceedings of the 1999 International Conference on Supercomputing, P434, DOI 10.1145/305138.305230
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Mittal Sparsh, 2017, J LOW POWER ELECT AP, V7, P3
   Muchnick S., 1997, ADV COMPILER DESIGN
   Multanen Joonas, 2019, PROC INT S LOW POWER, P1, DOI 10.1109/ISLPED.2019.8824954
   Ohshima S., 2006, High Performance Computing for Computational Science - VECPAR 2006. 7th International Conference. Revised Selected and Invited Papers (Lecture Notes in Computer Science Vol. 4395), P305
   Park N., 2000, P HPCMO US GROUP C
   Parkin S, 2015, NAT NANOTECHNOL, V10, P195, DOI 10.1038/nnano.2015.41
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   PhilipWong H.-S., 2010, PHASE CHANGE MEMORY, V98
   Püschel M, 2005, P IEEE, V93, P232, DOI 10.1109/JPROC.2004.840306
   Rink NA, 2018, RWDSL2018: PROCEEDINGS OF THE REAL WORLD DOMAIN SPECIFIC LANGUAGES WORKSHOP 2018, DOI 10.1145/3183895.3183900
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Spampinato DG, 2016, INT SYM CODE GENER, P117, DOI 10.1145/2854038.2854060
   Springer P, 2018, ACM T MATH SOFTWARE, V44, DOI 10.1145/3157733
   Sun ZG, 2013, INT J AEROSPACE ENG, V2013, DOI 10.1155/2013/928627
   Susungi A, 2018, PROCEEDINGS OF THE 17TH ACM SIGPLAN INTERNATIONAL CONFERENCE ON GENERATIVE PROGRAMMING: CONCEPTS AND EXPERIENCES (GPCE'18), P79, DOI 10.1145/3278122.3278131
   Thomas L., 2011, P 2011 INT EL DEV M, DOI [10.1109/IEDM.2011.6131603, DOI 10.1109/IEDM.2011.6131603]
   Vasilache Nicolas, 2018, CORR ABS180204730 18
   Venkatesan B, 2012, 2012 INTERNATIONAL CONFERENCE ON MACHINE VISION AND IMAGE PROCESSING (MVIP), P189, DOI 10.1109/MVIP.2012.6428792
   Venkatesan R, 2014, CONF PROC INT SYMP C, P253, DOI 10.1109/ISCA.2014.6853233
   Wang DS, 2017, MEDIAT INFLAMM, V2017, DOI 10.1155/2017/4639081
   Wang Z, 2015, IEEE T COMPUT AID D, V34, P1600, DOI 10.1109/TCAD.2015.2422846
   Whaley R Clinton, 1998, SC 98 P 1998 ACMIEEE, P38, DOI [DOI 10.1109/SC.1998.10004, 10.5555/509058.509096]
   Whaley RC, 2001, PARALLEL COMPUT, V27, P3, DOI 10.1016/S0167-8191(00)00087-9
   Williams VV, 2012, STOC'12: PROCEEDINGS OF THE 2012 ACM SYMPOSIUM ON THEORY OF COMPUTING, P887
   Xu HF, 2016, IEEE T MULTI-SCALE C, V2, P69, DOI 10.1109/TMSCS.2016.2536020
   Zhang C, 2015, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2015.7058988
   Zhang P, 2015, LECT NOTES COMPUT SC, V9137, P17, DOI 10.1007/978-3-319-20119-1_2
NR 64
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 44
DI 10.1145/3396235
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300004
DA 2024-07-18
ER

PT J
AU Dugo, ATA
   Lefoul, JB
   De Magalhaes, FG
   Assal, D
   Nicolescu, G
AF Dugo, Alexy Torres Aurora
   Lefoul, Jean-Baptiste
   De Magalhaes, Felipe Gohring
   Assal, Dahman
   Nicolescu, Gabriela
TI Cache Locking Content Selection Algorithms for ARINC-653 Compliant RTOS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Critical systems; ARINC-653; interference; cache locking; aerospace
AB Avionic software is the subject of stringent real time, determinism and safety constraints. Software designers face several challenges, one of them being the interferences that appear in common situations, such as resource sharing. The interferences introduce non-determinism and delays in execution time. One of the main interference prone resources are cache memories. In single-core processors, caches comprise multiple private levels. This breaks the isolation principle imposed by avionic standards, such as the ARINC-653. This standard defines partitioned architectures where one partition should never directly interfere with another one. In cache-based architectures, one partition can modify the cache content of another partition. In this paper, we propose a method based on cache locking to reduce the non-determinism and the contention on lower level memories while improving the time performances.
C1 [Dugo, Alexy Torres Aurora; Lefoul, Jean-Baptiste; De Magalhaes, Felipe Gohring; Nicolescu, Gabriela] Ecole Polytech Montreal, 2900 Boul Edouard Montpetit, Montreal, PQ, Canada.
   [Assal, Dahman] Mannarino Syst & Software Inc, Montreal, PQ, Canada.
C3 Universite de Montreal; Polytechnique Montreal
RP Dugo, ATA (corresponding author), Ecole Polytech Montreal, 2900 Boul Edouard Montpetit, Montreal, PQ, Canada.
EM alexy.torres-aurora-dugo@polymtl.ca; jean-baptiste.lefoul@polymtl.ca;
   felipe.gohring-de-magalhaes@polymtl.ca; dahman.assal@mss.ca;
   gabriela.nicolescu@polymtl.ca
FU MANNARINO Systems Software; MITACS; CRIAQ
FX This research was conducted in partnership with MANNARINO System &
   Software. The authors would like to thank MANNARINO Systems & Software
   for their support and their help. We also would like to thank MITACS and
   CRIAQ for supporting this research.
CR Adegbija T., 2015, P 25 EDITION GREAT L, P115
   Adegbija T, 2018, IEEE T VLSI SYST, V26, P110, DOI 10.1109/TVLSI.2017.2757477
   [Anonymous], 2007, 2007 IEEE AIAA 26 DI
   [Anonymous], ACM COMPUT SURV
   [Anonymous], 2011, SC205 RTCA
   [Anonymous], 2005, SC205 RTCA
   ARINC, 2015, ARINC SPEC 653 AV AP
   Bate I, 2001, COMPUT J, V44, P531, DOI 10.1093/comjnl/44.6.531
   Boniol F., 2013, NEW CHALLENGES FUTUR, P1, DOI [10.1007/978-3-319-00560-7_1, DOI 10.1007/978-3-319-00560-7_1]
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   Certification Authorities Software Team, 2003, CAST20
   Cilku B, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING WORKSHOPS, P74, DOI 10.1109/ISORCW.2015.58
   Ding HP, 2012, DES AUT CON, P412
   Freescale Semiconductor, 2012, E200Z760N3 POW ARCH
   Fuchsen R, 2010, DIGIT AVION SYST CON
   Goldber D. E., 1988, Machine Learning, V3, P95, DOI 10.1023/A:1022602019183
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Kang K, 2012, BELL LABS TECH J, V17, P219, DOI 10.1002/bltj.21532
   Liang Y, 2010, DES AUT CON, P344
   Loach Matthew, 2015, REAL-TIME SYST, P1
   Löfwenmark A, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P115, DOI 10.1109/ISSREW.2014.70
   Mittal S, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2858792
   Ni F, 2013, PLOS ONE, V8, DOI 10.1371/journal.pone.0082975
   Parkinson Paul, 2017, UPDATE USING MULTICO
   Plazar S., 2012, P 10 INT S CODE GENE, P44, DOI DOI 10.1145/2259016.2259023
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Spears W.M., 1995, TECHNICAL REPORT
   ZHENG WG, 2014, SIGPLAN NOTICES, V49, P53, DOI DOI 10.1145/2666357.2597820
NR 29
TC 4
Z9 4
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 76
DI 10.1145/3358196
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700032
DA 2024-07-18
ER

PT J
AU Durrieu, G
   Pagetti, C
AF Durrieu, Guy
   Pagetti, Claire
TI GRec: Automatic Computation of Reconfiguration Graphs for Multi-core
   Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multi-core; permanent failures; reconfiguration; real-time
ID COMBINED TASK; TIME; ALLOCATION
C1 [Durrieu, Guy; Pagetti, Claire] Off Natl Etud & Rech Aerosp, Palaiseau, France.
C3 Universite Paris Saclay; National Office for Aerospace Studies &
   Research (ONERA)
RP Durrieu, G (corresponding author), Off Natl Etud & Rech Aerosp, Palaiseau, France.
EM guy.durrieu@onera.fr; claire.pagetti@onera.fr
FU European project DREAMS [610640]; ONERA project MAUSART
FX The research leading to these results has received funding from the
   European project DREAMS under reference no. 610640 and from the ONERA
   project MAUSART.
CR Abdelzaher TF, 1999, IEEE T PARALL DISTR, V10, P1179, DOI 10.1109/71.809575
   *AER RAD INC, 1997, 653 ARINC
   [Anonymous], 1996, APPROXIMATION ALGORI
   [Anonymous], 2014, ERTS 14
   [Anonymous], THESIS
   [Anonymous], 2007, DO 297 SOFTW EL INT
   Barner S, 2017, 2017 ACM/IEEE 20TH INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS 2017), P259, DOI 10.1109/MODELS.2017.28
   Boniol F, 2008, LECT NOTES COMPUT SC, V5215, P155, DOI 10.1007/978-3-540-85778-5_12
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Brocal Vicent, 2010, P 5 C EMB REAL TIM S
   Burns A, 2015, EUROMICRO, P3, DOI 10.1109/ECRTS.2015.8
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Carle Thomas, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P112, DOI 10.1109/ACSD.2014.19
   Chang CW, 2013, ASIA S PACIF DES AUT, P467, DOI 10.1109/ASPDAC.2013.6509640
   Craciunas SS, 2016, REAL-TIME SYST, V52, P161, DOI 10.1007/s11241-015-9244-x
   Dave BP, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P97, DOI 10.1109/DATE.1999.761103
   DAVID V, 1992, LECT NOTES COMPUT SC, V634, P43
   Derk M. D., 1994, LECT NOTES COMPUTER, V1073, P185
   Durrieu Guy, 2016, P 8 C EMB REAL TIM S
   Ermel C, 2008, LECT NOTES COMPUT SC, V5088, P265
   Fan M, 2015, INT SYM QUAL ELECT, P284
   Fidge CJ, 1998, REAL-TIME SYST, V14, P61, DOI 10.1023/A:1007993819750
   Fohler G., 2018, SER 9 EUROPEAN C EMB
   Freescale, 2014, T4240 QORIQ INT MULT
   Gammoudi A, 2018, PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, P99, DOI 10.5220/0006698500990110
   Gorcitz R, 2015, LECT NOTES COMPUT SC, V9268, P108, DOI 10.1007/978-3-319-22975-1_8
   Hermenier Fabien, 2009, 6929 INRIA
   Hladik PE, 2008, J SYST SOFTWARE, V81, P132, DOI 10.1016/j.jss.2007.02.032
   Isovic D, 2004, EUROMICRO, P23, DOI 10.1109/EMRTS.2004.1310994
   Jiahai Liu, 2010, Proceedings 2010 IEEE International Conference on Intelligent Systems and Knowledge Engineering (ISKE 2010), P580, DOI 10.1109/ISKE.2010.5680756
   Kandhalu A, 2012, IEEE REAL TIME, P307, DOI 10.1109/RTAS.2012.18
   Kooti H, 2010, DES AUT TEST EUROPE, P232
   Kritikakou A., 2014, P 22 INT C REAL TIM, P139
   Kumar P. Ashok, 2014, INT J ADV COMPUT ENG, V2, P92
   LALA JH, 1994, P IEEE, V82, P25, DOI 10.1109/5.259424
   Lauzac S, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P511, DOI 10.1109/IPPS.1998.669964
   Lee Yann-Hang, 2000, P 19 DIG AV SYST C D
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Masmano Miguel, 2009, P DASIA 2009 DAT SYS
   Mushtaq H., 2013, 2013 8 IEEE DES TEST
   Pagetti C, 2011, DISCRETE EVENT DYN S, V21, P307, DOI 10.1007/s10626-011-0107-x
   Pagetti Claire, 2014, P 20 IEEE REAL TIM E
   Peng DT, 1997, IEEE T SOFTWARE ENG, V23, P745, DOI 10.1109/32.637388
   Perret Q, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P235, DOI 10.1145/2997465.2997496
   Puffitsch W, 2015, REAL-TIME SYST, V51, P526, DOI 10.1007/s11241-015-9232-1
   Schild K., 2000, Constraints, V5, P335, DOI 10.1023/A:1009804226473
   Steiger C, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P224, DOI 10.1109/REAL.2003.1253269
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   Syed A. R., 2018, THESIS
   TTTech, 2011, 6802 TTTECH SAE AS
   Vargas V, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8030465
   Wermelinger M., 2001, Software Engineering Notes, V26, P21, DOI 10.1145/503271.503213
   Wermelinger M, 1999, LECT NOTES COMPUT SC, V1687, P393, DOI 10.1145/318774.319256
   XU J, 1993, IEEE T SOFTWARE ENG, V19, P139, DOI 10.1109/32.214831
NR 54
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
AR 41
DI 10.1145/3350533
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JU2BT
UT WOS:000501481200002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Leipnitz, MT
   Nazar, GL
AF Leipnitz, Marcos T.
   Nazar, Gabriel L.
TI High-Level Synthesis of Approximate Designs under Real-Time Constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE High-level synthesis; approximate computing; worst-case execution time;
   design space exploration
AB The adoption of High-Level Synthesis (HLS) has increased as the latest HLS tools have evolved to provide high-quality results while improving productivity and time-to-market. Concurrently, many works have been proposing the incorporation of approximate computing techniques within HLS toolchains, allowing automated generation of inexact circuits for error-tolerant application domains with the aim of trading-off computation accuracy with area/power savings or performance improvements. Thus, when attempting to make a design meet timing requirements, designers of real-time systems using HLS may resort to approximation approaches. However, current approximate HLS tools do not allow specifying real-time constraints, being instead error-constrained to explore area, power, or performance optimizations. In this work, we propose an approximate HLS framework for real-time systems that can be integrated with state-of-the-art HLS tools. With this framework designers can specify real-time constraints and satisfy them while minimizing the output error. It uses scheduling information and Worst-Case Execution Time (WCET) analysis for iteratively exploring time-error trade-offs of approximations in the time-critical execution path. Experimental results on signal and image processing benchmarks show that we can reduce the WCET of exact designs by up to 35% with acceptable quality degradation.
C1 [Leipnitz, Marcos T.; Nazar, Gabriel L.] Univ Fed Rio Grande do Sul, Informat Inst, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul
RP Leipnitz, MT (corresponding author), Univ Fed Rio Grande do Sul, Informat Inst, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.
EM mtleipnitz@inf.ufrgs.br; glnazar@inf.ufrgs.br
RI Nazar, Gabriel Luca/AAR-8490-2021
FU Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior - Brasil
   (CAPES) [001]; Fundacao de Amparo a Pesquisa do Estado do Rio Grande do
   Sul (FAPERGS); Conselho Nacional de Desenvolvimento Cientifico e
   Tecnologico (CNPq)
FX This study was financed in part by the Coordenacao de Aperfeicoamento de
   Pessoal de Nivel Superior - Brasil (CAPES) - Finance Code 001, the
   Fundacao de Amparo a Pesquisa do Estado do Rio Grande do Sul (FAPERGS)
   and the Conselho Nacional de Desenvolvimento Cientifico e Tecnologico
   (CNPq).
CR Aksoy L, 2015, IEEE INT SYMP CIRC S, P2884, DOI 10.1109/ISCAS.2015.7169289
   [Anonymous], 2009, Int. Conf. on Compilers, DOI [10.1145/1629395.1629397, DOI 10.1145/1629395.1629397]
   [Anonymous], 2009, JIP
   [Anonymous], ACM T EMBED COMPUT S
   [Anonymous], CRYOSPHERE
   Becher A, 2016, ANN IEEE SYM FIELD P, P27, DOI 10.1109/FCCM.2016.16
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Chakrapani L.N. B., 2008, proc. of the IEEE/ACM International Conference on Compilers, Architectures, P187
   Chan WTJ, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P47, DOI 10.1109/ICCD.2013.6657024
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Ganapathy S, 2015, DES AUT CON, DOI 10.1145/2744769.2744871
   Gort M, 2013, ASIA S PACIF DES AUT, P773, DOI 10.1109/ASPDAC.2013.6509694
   Han J, 2013, EUROSURVEILLANCE, V18, P6
   Huang QJ, 2013, ANN IEEE SYM FIELD P, P89, DOI 10.1109/FCCM.2013.50
   ITU-T, 2019, ITU-T Test Signals for Telecommunication Systems
   Kahng AB, 2012, DES AUT CON, P820
   Koch D., 2016, FPGAs for Software Programmers, DOI DOI 10.1007/978-3-319
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
   Li CF, 2015, DES AUT CON, DOI 10.1145/2744769.2744863
   Li YTS, 1997, IEEE T COMPUT AID D, V16, P1477, DOI 10.1109/43.664229
   Lokuciejewski P, 2011, EMBED SYST, P1, DOI 10.1007/978-90-481-9929-7
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Moreau T, 2015, INT S HIGH PERF COMP, P603, DOI 10.1109/HPCA.2015.7056066
   Nepal K, 2014, DES AUT TEST EUROPE
   Nepal K, 2019, IEEE T EMERG TOP COM, V7, P18, DOI 10.1109/TETC.2016.2598283
   Puschner P., 1989, Real-Time Systems, V1, P159, DOI 10.1007/BF00571421
   Rahimi A, 2013, IEEE T CIRCUITS-II, V60, P847, DOI 10.1109/TCSII.2013.2281934
   Samadi M, 2014, ACM SIGPLAN NOTICES, V49, P35, DOI 10.1145/2541940.2541948
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   Schafer BC, 2017, IEEE T COMPUT AID D, V36, P97, DOI 10.1109/TCAD.2016.2550501
   Shafique M, 2016, DES AUT CON, DOI 10.1145/2897937.2906199
   SHAW AC, 1989, IEEE T SOFTWARE ENG, V15, P875, DOI 10.1109/32.29487
   Sidiroglou-Douskos S., 2011, P 19 ACM SIGSOFT S 1, P124, DOI DOI 10.1145/2025113.2025133
   Sinha S, 2016, IEEE T VLSI SYST, V24, P2665, DOI 10.1109/TVLSI.2016.2520979
   St Amant R, 2014, CONF PROC INT SYMP C, P505, DOI 10.1109/ISCA.2014.6853213
   USC-SIP, 2019, The USC-SIPI Image Database
   Vaverka F., 2016, PROC IEEE S SER COMP, P1, DOI [10.1109/SSCI.2016.7850168, DOI 10.1109/SSCI.2016.7850168]
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Xu SY, 2017, IEEE T VLSI SYST, V25, P3077, DOI 10.1109/TVLSI.2017.2735299
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Yeh TY, 2007, INT SYMP MICROARCH, P394, DOI 10.1109/MICRO.2007.9
NR 44
TC 13
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 59
DI 10.1145/3358182
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700015
DA 2024-07-18
ER

PT J
AU Motamedi, M
   Portillo, FA
   Fong, D
   Ghiasi, S
AF Motamedi, Mohammad
   Portillo, Felix A.
   Fong, Daniel
   Ghiasi, Soheil
TI Distill-Net: Application-Specific Distillation of Deep Convolutional
   Neural Networks for Resource-Constrained IoT Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural network; resource scalable systems; embedded
   systems; deep learning
AB Many Internet-of-Things (IoT) applications demand fast and accurate understanding of a few key events in their surrounding environment. Deep Convolutional Neural Networks (CNNs) have emerged as an effective approach to understand speech, images, and similar high-dimensional data types. Algorithmic performance of modern CNNs, however, fundamentally relies on learning class-agnostic hierarchical features that only exist in comprehensive training datasets with many classes. As a result, fast inference using CNNs trained on such datasets is prohibitive for most resource-constrained IoT platforms. To bridge this gap, we present a principled and practical methodology for distilling a complex modern CNN that is trained to effectively recognize many different classes of input data into an application-dependent essential core that not only recognizes the few classes of interest to the application accurately but also runs efficiently on platforms with limited resources. Experimental results confirm that our approach strikes a favorable balance between classification accuracy (application constraint), inference efficiency (platform constraint), and productive development of new applications (business constraint).
C1 [Motamedi, Mohammad; Portillo, Felix A.; Fong, Daniel; Ghiasi, Soheil] Univ Calif Davis, One Shields Ave, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Motamedi, M (corresponding author), Univ Calif Davis, One Shields Ave, Davis, CA 95616 USA.
EM mmotamedi@ucdavis.edu; faportillo@ucdavis.edu; dfong@ucdavis.edu;
   ghiasi@ucdavis.edu
OI Fong, Daniel D./0000-0002-7171-1171
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alzantot Moustafa, 2017, MobiSys, V2017, P7, DOI 10.1145/3089801.3089805
   Andri R, 2016, IEEE COMP SOC ANN, P236, DOI 10.1109/ISVLSI.2016.111
   [Anonymous], 2017, ARXIV170309844
   [Anonymous], 2016, P 24 ACM INT C MULT
   [Anonymous], 2017, CoRR
   [Anonymous], 2017, ARXIV171007368
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2015, ACCELERATING DEEP CO
   [Anonymous], CNN VISUALIZATION
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], 2018, COMPUTER VISION PATT
   [Anonymous], 1998, The mnist database of handwritten digits
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bandyopadhyay D, 2011, WIRELESS PERS COMMUN, V58, P49, DOI 10.1007/s11277-011-0288-5
   Chen Guobin, 2017, NEURIPS
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Gysel P., 2016, P ICLR
   Han S., 2015, DEEP COMPRESSION COM
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hinton G., 2015, arXiv preprint arXiv:1503.02531
   Howard A. G., 2017, ARXIV170404861
   Huang G, 2018, PROC CVPR IEEE, P2752, DOI 10.1109/CVPR.2018.00291
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Hubara I., 2017, J MACH LEARN RES, V18, P1
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A., 2014, CIFAR 10 DATASET
   Lin J, 2017, ADV NEUR IN, V30
   Motamedi M, 2019, IEEE EMBED SYST LETT, V11, P9, DOI 10.1109/LES.2018.2815954
   Motamedi M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126555
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 36
TC 2
Z9 2
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
AR 44
DI 10.1145/3360512
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JU2BT
UT WOS:000501481200005
OA Bronze
DA 2024-07-18
ER

PT J
AU Park, S
   Wu, YF
   Lee, J
   Aupov, A
   Mahlke, S
AF Park, Sunghyun
   Wu, Youfeng
   Lee, Janghaeng
   Aupov, Amir
   Mahlke, Scott
TI Multi-objective Exploration for Practical Optimization Decisions in
   Binary Translation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Loop unrolling
ID MACHINE; GENERATION; HEURISTICS; ATOMICITY; SOFTWARE
AB In the design of mobile systems, hardware/software (HW/SW) co-design has important advantages by creating specialized hardware for the performance or power optimizations. Dynamic binary translation (DBT) is a key component in co-design. During the translation, a dynamic optimizer in the DBT system applies various software optimizations to improve the quality of the translated code. With dynamic optimization, optimization time is an exposed run-time overhead and useful analyses are often restricted due to their high costs. Thus, a dynamic optimizer needs to make smart decisions with limited analysis information, which complicates the design of optimization decision models and often causes failures in human-made heuristics. In mobile systems, this problem is even more challenging because of strict constraints on computing capabilities and memory size.
   To overcome the challenge, we investigate an opportunity to build practical optimization decision models for DBT by using machine learning techniques. As the first step, loop unrolling is chosen as the representative optimization. We base our approach on the industrial strength DBT infrastructure and conduct evaluation with 17,116 unrollable loops collected from 200 benchmarks and real-life programs across various domains. By utilizing all available features that are potentially important for loop unrolling decision, we identify the best classification algorithm for our infrastructure with consideration for both prediction accuracy and cost. The greedy feature selection algorithm is then applied to the classification algorithm to distinguish its significant features and cut down the feature space. By maintaining significant features only, the best affordable classifier, which satisfies the budgets allocated to the decision process, shows 74.5% of prediction accuracy for the optimal unroll factor and realizes an average 20.9% reduction in dynamic instruction count during the steady-state translated code execution. For comparison, the best baseline heuristic achieves 46.0% prediction accuracy with an average 13.6% instruction count reduction. Given that the infrastructure is already highly optimized and the ideal upper bound for instruction reduction is observed at 23.8%, we believe this result is noteworthy.
C1 [Park, Sunghyun; Mahlke, Scott] Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48109 USA.
   [Wu, Youfeng; Lee, Janghaeng; Aupov, Amir] Intel Corp, 3600 Juliette Ln, Santa Clara, CA 95054 USA.
C3 University of Michigan System; University of Michigan; Intel Corporation
RP Park, S (corresponding author), Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48109 USA.
EM sunggg@umich.edu; youfeng.wu@intel.com; janghaeng.lee@intel.com;
   amir.aupov@intel.com; mahlke@umich.edu
OI Ayupov, Amir/0009-0009-3211-2000
CR [Anonymous], 2019, GEEKBENCH
   [Anonymous], 2019, 3DMARK
   [Anonymous], 2019, INTEL CORE I7 EMBEDD
   [Anonymous], 2019, TABLETMARK
   [Anonymous], 2019, SYSMARK
   [Anonymous], 2019, FPMARK
   [Anonymous], 2005, SC 05 P 2005 ACMIEEE, DOI DOI 10.1109/SC.2005.14
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   Behnel S, 2011, COMPUT SCI ENG, V13, P31, DOI 10.1109/MCSE.2010.118
   Borin E, 2010, INT SYM CODE GENER, P12
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Bucek J, 2018, COMPANION OF THE 2018 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '18), P41, DOI 10.1145/3185768.3185771
   Cavazos J, 2004, ACM SIGPLAN NOTICES, V39, P183, DOI 10.1145/996893.996864
   Cavazos J, 2006, ACM SIGPLAN NOTICES, V41, P229, DOI 10.1145/1167515.1167492
   Davidson J. W., 1996, Compiler Construction. 6th International Conference, CC'96. Proceedings, P59
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Ebcioglu K, 2001, IEEE T COMPUT, V50, P529, DOI 10.1109/12.931892
   Govindarajan R., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P85
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hoste K, 2010, INT SYM CODE GENER, P62
   Krintz C, 2001, ACM SIGPLAN NOTICES, V36, P156, DOI 10.1145/381694.378831
   Leather H, 2009, INT SYM CODE GENER, P81, DOI 10.1109/CGO.2009.21
   Limaye A, 2018, INT SYM PERFORM ANAL, P149, DOI 10.1109/ISPASS.2018.00028
   Liu Y, 2018, PROC VLDB ENDOW, V11, P1220, DOI 10.14778/3231751.3231770
   Llosa J, 1998, IEEE T COMPUT, V47, P625, DOI 10.1109/12.689643
   Mahadevan Uma, 1998, US Patent, Patent No. [5,797,013, 5797013]
   Monsifrot A, 2002, LECT NOTES ARTIF INT, V2443, P41
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Perelman E., 2003, Performance Evaluation Review, V31, P318, DOI 10.1145/885651.781076
   Ravindar Archana, 2011, ACM SIGSOFT SOFTWARE, P55, DOI [10.1145/1958746.1958758, DOI 10.1145/1958746.1958758]
   Russell S., 2016, Artificial intelligence a modern approach
   Sarkar V., 2000, Conference Proceedings of the 2000 International Conference on Supercomputing, P153, DOI 10.1145/335231.335246
   Stephenson M, 2005, INT SYM CODE GENER, P123, DOI 10.1109/CGO.2005.29
   Stephenson M, 2003, ACM SIGPLAN NOTICES, V38, P77, DOI 10.1145/780822.781141
   Wang C, 2013, ACM SIGPLAN NOTICES, V48, P509, DOI 10.1145/2499368.2451172
   Wang Z, 2018, P IEEE, V106, P1879, DOI 10.1109/JPROC.2018.2817118
   Willems M, 1997, INT CONF ACOUST SPEE, P287, DOI 10.1109/ICASSP.1997.599625
   WOLF WH, 1994, P IEEE, V82, P967, DOI 10.1109/5.293155
   Yotov K, 2003, ACM SIGPLAN NOTICES, V38, P63, DOI 10.1145/780822.781140
   Zeng XC, 2000, J EXP THEOR ARTIF IN, V12, P1, DOI 10.1080/095281300146272
   Zhang GQP, 2000, IEEE T SYST MAN CY C, V30, P451, DOI 10.1109/5326.897072
NR 42
TC 2
Z9 2
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 57
DI 10.1145/3358185
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700013
DA 2024-07-18
ER

PT J
AU Liu, DB
   Cao, ZC
   Liu, MY
   Hou, MS
   Jinag, HB
AF Liu, Daibo
   Cao, Zhichao
   Liu, Mingyan
   Hou, Mengshu
   Jinag, Hongbo
TI Contention-Detectable Mechanism for Receiver-Initiated MAC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless sensor networks; receiver-initiated MAC; contention avoidance;
   temporal diversity
ID ENERGY-EFFICIENT; PROTOCOL; ACCESS
AB The energy efficiency and delivery robustness are two critical issues for low duty-cycled wireless sensor networks. The asynchronous receiver-initiated duty-cycling media access control (MAC) protocols have shown their effectiveness through various studies. In receiver-initiated MACs, packet transmission is triggered by the probe of receiver. However, it suffers from the performance degradation incurred by packet collision, especially under bursty traffic. Several protocols have been proposed to address this problem, but their performance is restricted by the unnecessary backoff time and long negotiation process. In this article, we present CD-MAC, an energy-efficient and robust contention-detectable mechanism for addressing the collision-catching problem in receiver-initiated MACs. By exploring the temporal diversity of the acknowledgments, a receiver recognizes the potential senders and subsequently polls individual senders one by one. On that basis, CD-MAC can successfully avoid packet collision even though multiple senders have data packets to transmit to the same receiver. We implement CD :MAC in TinyOS and evaluate its performance on an indoor testbed with single-hop and multi-hop network scenarios. The results show that CD-MAC can significantly improve throughput by 1.72 times compared with the state-of-the-art receiver-initiated MAC protocol under bursty traffic loads. The results also demonstrate that CD-MAC can effectively mitigate the influence of hidden terminal problem and adapt to network dynamics well.
C1 [Liu, Daibo; Jinag, Hongbo] Hunan Univ, Changsha, Hunan, Peoples R China.
   [Cao, Zhichao] Tsinghua Univ, Beijing, Peoples R China.
   [Liu, Mingyan] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Hou, Mengshu] Univ Elect Sci & Technol China, Chengdu, Sichuan, Peoples R China.
C3 Hunan University; Tsinghua University; University of Michigan System;
   University of Michigan; University of Electronic Science & Technology of
   China
RP Liu, DB (corresponding author), Hunan Univ, Changsha, Hunan, Peoples R China.
EM dbliu@hnu.edu.cn; caozc@mail.tsinghua.edu.cn; mingyan@umich.edu;
   mshou@uestc.edu.cn; hongbojiang@hnu.edu.cn
OI hou, mengshu/0000-0002-5283-7318; Liu, Mingyan/0000-0003-3295-9200
FU National Key Research and Development Program of China [2018YFC0831800];
   NSF [ECCS 1446521]; Fundamental Research Funds for the Central
   Universities; NSFC [61772184, 61732017, 61502162, 61572219, 61702175]
FX This work was partially supported by the National Key Research and
   Development Program of China (2018YFC0831800), NSFC 61772184, 61732017,
   61502162, 61572219, 61702175, NSF under grant ECCS 1446521, and the
   Fundamental Research Funds for the Central Universities.
CR Annabel LSP, 2015, ETRI J, V37, P480, DOI 10.4218/etrij.15.0114.0688
   [Anonymous], 2011, T201113 SICS
   [Anonymous], 2008, SING0800 STANF U
   [Anonymous], 2004, P 2 INT C EMB NETW S, DOI DOI 10.1145/1031495.1031506
   [Anonymous], P NSDI
   Arora A., 2004, COMPUTER NETWORKS, V46, P5
   Buettner M., 2006, SenSys ?06, P307, DOI [DOI 10.1145/1182807.1182838, 10.1145/1182807.1182838]
   Chockler Gregory., 2005, PODC 05, P197
   De Guglielmo D, 2013, 2013 12TH ANNUAL MEDITERRANEAN AD HOC NETWORKING WORKSHOP (MED-HOC-NET 2013), P89, DOI 10.1109/MedHocNet.2013.6767415
   Demirkol I, 2006, IEEE COMMUN MAG, V44, P115, DOI 10.1109/MCOM.2006.1632658
   Dutta P, 2012, ACM T SENSOR NETWORK, V8, DOI 10.1145/2240116.2240119
   Gnawali O, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1, DOI 10.1145/1644038.1644040
   GOODMAN DJ, 1989, IEEE T COMMUN, V37, P885, DOI 10.1109/26.31190
   Gungor VC, 2009, IEEE T IND ELECTRON, V56, P4258, DOI 10.1109/TIE.2009.2015754
   He T., 2004, ENERGY EFFICIENT SUR, P270, DOI DOI 10.1145/990064.990096
   Jamieson K, 2006, LECT NOTES COMPUT SC, V3868, P260
   Ji XY, 2014, IEEE INFOCOM SER, P961, DOI 10.1109/INFOCOM.2014.6848025
   Lim CW, 2004, GLOB TELECOMM CONF, P3235
   Liu DB, 2016, IEEE ACM T NETWORK, V24, P662, DOI 10.1109/TNET.2014.2387440
   Liu YH, 2013, IEEE T PARALL DISTR, V24, P1983, DOI 10.1109/TPDS.2012.216
   Mao XF, 2012, IEEE INFOCOM SER, P1611, DOI 10.1109/INFCOM.2012.6195530
   Mo LF, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P99
   MOTULSKY HJ, 1987, FASEB J, V1, P365, DOI 10.1096/fasebj.1.5.3315805
   Musaloiu-E R, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P421, DOI 10.1109/IPSN.2008.10
   Österlind F, 2012, IPSN'12: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P161, DOI 10.1109/IPSN.2012.6920954
   Palattella MR, 2013, IEEE COMMUN SURV TUT, V15, P1389, DOI 10.1109/SURV.2012.111412.00158
   Park P, 2011, IEEE T MOBILE COMPUT, V10, P821, DOI 10.1109/TMC.2010.223
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Razaque A, 2014, SENSORS-BASEL, V14, P5074, DOI 10.3390/s140305074
   Rhee I, 2008, IEEE ACM T NETWORK, V16, P511, DOI 10.1109/TNET.2007.900704
   Srinivasan K, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P29
   Sun YJ, 2008, MOBIHOC'08: PROCEEDINGS OF THE NINTH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P53, DOI 10.1145/1374618.1374627
   Sun YJ, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1, DOI 10.1145/1460412.1460414
   Tang L, 2011, PROCEEDINGS OF THE TWELFTH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING (MOBIHOC' 11), DOI 10.1145/2107502.2107533
   Tang L, 2011, IEEE INFOCOM SER, P1305, DOI 10.1109/INFCOM.2011.5934913
   Tay YC, 2004, IEEE J SEL AREA COMM, V22, P1048, DOI 10.1109/JSAC.2004.830898
   Wu X, 2012, ACM T SENSOR NETWORK, V8, DOI 10.1145/2240116.2240122
   Zhao YZ, 2010, COMPUT COMMUN, V33, P1452, DOI 10.1016/j.comcom.2010.03.025
NR 38
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 31
DI 10.1145/3317683
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100003
OA Bronze
DA 2024-07-18
ER

PT J
AU Deshmukh, J
   Horvat, M
   Jin, XQ
   Majumdar, R
   Prabhu, VS
AF Deshmukh, Jyotirmoy
   Horvat, Marko
   Jin, Xiaoqing
   Majumdar, Rupak
   Prabhu, Vinayak S.
TI Testing Cyber-Physical Systems through Bayesian Optimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical systems; testing; black-box optimization; Bayesian
   optimization; CMA-ES; Simulated Annealing; Gaussian processes;
   dimensionality reduction
AB Many problems in the design and analysis of cyber-physical systems (CPS) reduce to the following optimization problem: given a CPS which transforms continuous-time input traces in R-m to continuous-time output traces in R-n and a cost function over output traces, find an input trace which minimizes the cost. Cyber-physical systems are typically so complex that solving the optimization problem analytically by examining the system dynamics is not feasible. We consider a black-box approach, where the optimization is performed by testing the input-output behaviour of the CPS.
   We provide a unified, tool-supported methodology for CPS testing and optimization. Our tool is the first CPS testing tool that supports Bayesian optimization. It is also the first to employ fully automated dimensionality reduction techniques. We demonstrate the potential of our tool by running experiments on multiple industrial case studies. We compare the effectiveness of Bayesian optimization to state-of-the-art testing techniques based on CMA-ES and Simulated Annealing.
C1 [Deshmukh, Jyotirmoy; Jin, Xiaoqing] Toyota Tech Ctr, Toyota, Japan.
   [Horvat, Marko; Majumdar, Rupak; Prabhu, Vinayak S.] MPI SWS, Kaiserslautern, Germany.
   [Deshmukh, Jyotirmoy] Univ Southern Calif, Dept Comp Sci, 941 Bloom Walk, Los Angeles, CA 90089 USA.
   [Horvat, Marko; Jin, Xiaoqing; Majumdar, Rupak; Prabhu, Vinayak S.] Max Planck Inst Software Syst, Paul Ehrlich Str G 26, D-67663 Kaiserslautern, Germany.
C3 Toyota Motor Corporation; University of Southern California; Max Planck
   Society
RP Deshmukh, J (corresponding author), Toyota Tech Ctr, Toyota, Japan.; Deshmukh, J (corresponding author), Univ Southern Calif, Dept Comp Sci, 941 Bloom Walk, Los Angeles, CA 90089 USA.
EM jyotirmoy.deshmukh@usc.edu; mhorvat@mpi-sws.org; jinx@cs.ucr.edu;
   rupak@mpi-sws.org; vinayak@mpi-sws.org
FU ERC; Toyota
FX This research was sponsored in part by the ERC Synergy Award "IMPACT"
   and a grant by Toyota.
CR Abbas H, 2012, ANN ALLERTON CONF, P1594, DOI 10.1109/Allerton.2012.6483411
   Akazaki T., 2016, FALSIFICATION CONDIT, P439
   Alur R, 1996, J ACM, V43, P116, DOI 10.1145/227595.227602
   Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   [Anonymous], CORR
   [Anonymous], 1995, THESIS MIT
   [Anonymous], J OPTIM THEORY APPL
   [Anonymous], 2009, VERIFICATION CONTROL
   [Anonymous], J MACHINE LEARNING R
   [Anonymous], CORR
   [Anonymous], PRINCIPLES CYBER PHY
   [Anonymous], 2016, CORR
   Bull AD, 2011, J MACH LEARN RES, V12, P2879
   Deshmukh J, 2015, LECT NOTES COMPUT SC, V9364, P500, DOI 10.1007/978-3-319-24953-7_35
   Donze A., 2010, ROBUST SATISFACTION, P92
   Donze A., 2010, BREACH TOOLBOX VERIF, P167
   Dreossi T., 2015, Efficient guiding strategies for testing of temporal properties of hybrid systems, P127
   Fabien BC, 1998, ADV ENG SOFTW, V29, P45, DOI 10.1016/S0965-9978(97)00025-2
   Fainekos G, 2015, P AMER CONTR CONF, P4096, DOI 10.1109/ACC.2015.7171969
   Grunewalder S., 2010, P 13 INT C ARTIFICIA, V9, P273
   Huang M.-Y., 2016, IEEE MTT S INT MICR, P1, DOI DOI 10.1109/TCST.2016.2529503
   Jin X., 2014, P 17 INT C HYBR SYST, P253
   Johnson W.B., 1984, C MODERN ANAL PROBAB, V26
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Lizotte D, 2007, 20TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P944
   Maler Oded, 2013, International Journal on Software Tools for Technology Transfer, V15, P247, DOI 10.1007/s10009-012-0247-9
   Marco A, 2016, IEEE INT CONF ROBOT, P270, DOI 10.1109/ICRA.2016.7487144
   Mathworks, 2017, SIM SIM MOD BAS DES
   Messner W., 2017, CONTROL TUTORIALS MA
   Powell M. J. D., 2009, DAMTP2009NA06 U CAMB
   Rasmussen CE, 2005, ADAPT COMPUT MACH LE, P1
   Sankaranarayanan S, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P125
   Wang ZQ, 2016, OXID MED CELL LONGEV, V2016, DOI 10.1155/2016/9875298
   Xue YK, 2017, ACM IEEE INT CONF CY, P97, DOI 10.1145/3055004.3055017
NR 34
TC 31
Z9 35
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 170
DI 10.1145/3126521
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800053
DA 2024-07-18
ER

PT J
AU Malik, A
   Roop, PS
   Andalam, S
   Trew, M
   Mendler, M
AF Malik, Avinash
   Roop, Partha S.
   Andalam, Sidharta
   Trew, Mark
   Mendler, Michael
TI Modular Compilation of Hybrid Systems for Emulation and Large Scale
   Simulation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid Automata; emulation; code generation; multi-core
ID LANGUAGES
AB Hybrid systems combine discrete controllers with adjoining physical processes. While many approaches exist for simulating hybrid systems, there are few approaches for their emulation, especially when the actual physical plant is not available. This paper develops the first formal framework for emulation along with a new compiler that enables large-scale (1000+ components) simulation. We propose a formal model called Synchronous Emulation Automaton (SEA) specifically for modular compilation and parallel execution. SEA combines Linear Time Invariant (LTI) systems with discrete mode switches and has the following semantic differences with Hybrid Automata: (1) the Ordinary Differential Equations are solved analytically and the solutions are sampled at the Worst-Case Reaction Time of the model and (2) we develop a new composition semantics, which allows individual SEAs to execute in parallel with each other. The proposed semantics eliminates: (a) the need for dynamic numerical solvers, and (b) the Zeno-phenomenon by construction. Experimental results show that process models designed using our tool (Piha) give a 3.6 times execution speedup over Simulink (R), and upto 26 times speedup on manycore architectures.
C1 [Malik, Avinash; Roop, Partha S.; Andalam, Sidharta; Trew, Mark] Univ Auckland, Private Bag 92019, Auckland 1142, New Zealand.
   [Mendler, Michael] Otto Friedrich Univ Bamberg, Kapuzinerstr 16, D-96047 Bamberg, Germany.
C3 University of Auckland; Otto Friedrich University Bamberg
RP Malik, A (corresponding author), Univ Auckland, Private Bag 92019, Auckland 1142, New Zealand.
EM avinash.malik@auckland.ac.nz; p.roop@auckland.ac.nz;
   sid.andalam@auckland.ac.nz; m.trew@auckland.ac.nz;
   michael.mendler@uni-bamberg.de
RI Roop, Partha/AAL-2839-2020
OI Malik, Avinash/0000-0002-7524-8292
FU Faculty Research Development Fund (FRDF) [3707500]; PRETSY2 by the
   German Research Foundation [DFG-1427/6-2]
FX This research was funded by Faculty Research Development Fund (FRDF)
   grant award number: 3707500. The fifth author is supported under grant
   PRETSY2 by the German Research Foundation DFG-1427/6-2.
CR Allen N, 2016, DES AUT TEST EUROPE, P648
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R, 2003, ACM SIGPLAN NOTICES, V38, P171, DOI 10.1145/780731.780756
   [Anonymous], 1993, The mathworks
   [Anonymous], 2008, P 8 ACM IEEE INT C E
   Bartocci E, 2009, THEOR COMPUT SCI, V410, P3149, DOI 10.1016/j.tcs.2009.02.042
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Blelloch GE, 1999, J ACM, V46, P281, DOI 10.1145/301970.301974
   Boldt M, 2008, ELECTRON NOTES THEOR, V203, P65, DOI 10.1016/j.entcs.2008.05.011
   Bourke T., 2013, HSCC, P113
   Brooks C., 2015, P 18 INT C HYBR SYST, P301
   Carlsson H, 2012, IEEE T IND INFORM, V8, P267, DOI 10.1109/TII.2011.2182653
   Chen T, 2014, INFORM COMPUT, V236, P87, DOI 10.1016/j.ic.2014.01.014
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Katsuhiko Ogata, 2010, Modern control engineering
   Kim J, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P160
   Kofman E, 2001, SIMUL-T SOC MOD SIM, V18, P123
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lygeros J., 1999, PREPRINT
   Lynch N, 2003, INFORM COMPUT, V185, P105, DOI 10.1016/S0890-5401(03)00067-1
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Raskin JF, 2005, CONTROL ENGN SER BIR, P491
   Robison Arch D., 2012, TUT INT SUP C
   Zhang F., 2008, IFAC Proceedings Volumes, V41, P7967, DOI [10.3182/20080706-5-KR-1001.01346, DOI 10.3182/20080706-5-KR-1001.01346]
NR 24
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 118
DI 10.1145/3126536
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800001
DA 2024-07-18
ER

PT J
AU Thomas, A
   Pattabiraman, K
AF Thomas, Anna
   Pattabiraman, Karthik
TI Error Detector Placement for Soft Computing Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware fault detection; static analysis; detector placement; EDCs
ID APPLICATION-LEVEL CORRECTNESS; FRAMEWORK
AB The scaling of Silicon devices has exacerbated the unreliability of modern computer systems, and power constraints have necessitated the involvement of software in hardware error detection. At the same time, emerging workloads in the form of soft computing applications (e.g., multimedia applications) can tolerate most hardware errors as long as the erroneous outputs do not deviate significantly from error-free outcomes. We term outcomes that deviate significantly from the error-free outcomes as Egregious Data Corruptions (EDCs).
   In this study, we propose a technique to place detectors for selectively detecting EDC-causing errors in an application. We performed an initial study to formulate heuristics that identify EDC-causing data. Based on these heuristics, we developed an algorithm that identifies program locations for placing high coverage detectors for EDCs using static analysis. Our technique achieves an average EDC coverage of 82%, under performance overheads of 10%, while detecting 10% of the Non-EDC and benign faults. We also evaluate the error resilience of these applications under the 14 compiler optimizations.
C1 [Thomas, Anna] Univ British Columbia, Vancouver, BC V5Z 1M9, Canada.
   [Pattabiraman, Karthik] Univ British Columbia, Room 4048,Fred Kaiser Bldg,2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
   [Thomas, Anna] IBM Canada, 8200 Warden Ave, Markham, ON L6G 1C7, Canada.
C3 University of British Columbia; University of British Columbia;
   International Business Machines (IBM)
RP Thomas, A (corresponding author), Univ British Columbia, Vancouver, BC V5Z 1M9, Canada.; Pattabiraman, K (corresponding author), Univ British Columbia, Room 4048,Fred Kaiser Bldg,2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.; Thomas, A (corresponding author), IBM Canada, 8200 Warden Ave, Markham, ON L6G 1C7, Canada.
EM annat@ca.ibm.com; karthikp@ece.ubc.ca
FU Natural Science and Engineering Research Council (NSERC), Canada
FX This work was supported in part by a Discovery Grant and an Engage Grant
   from the Natural Science and Engineering Research Council (NSERC),
   Canada.
CR [Anonymous], SOFT COMPUT
   [Anonymous], 2012, Proceedings of the 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks
   [Anonymous], 2005, Technol. Intel Mag.
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Carbin Michael., 2010, Proceedings of the 19th International Sym- posium on Software Testing and Analysis, ISSTA '10, P37, DOI DOI 10.1145/1831708.1831713
   Carter NP, 2010, DES AUT TEST EUROPE, P1023
   Chilimbi T. M., 2010, PLDI 10
   Cong J, 2011, ICCAD-IEEE ACM INT, P150, DOI 10.1109/ICCAD.2011.6105319
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   Fritts J. E., 2005, SPIE EMBEDDED PROCES, VII, P79
   Hiller M, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P135, DOI 10.1109/DSN.2002.1028894
   Jhumka A., 2010, EDCC 10
   Khudia D., 2012, LCTES 12
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Leeke M, 2011, I C DEPEND SYS NETWO, P25, DOI 10.1109/DSN.2011.5958204
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Li XH, 2007, INT S HIGH PERF COMP, P181
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   Narayanan S, 2010, DES AUT TEST EUROPE, P335
   Pattabiraman K, 2005, 11th Pacific Rim International Symposium on Dependable Computing, Proceedings, P75, DOI 10.1109/PRDC.2005.19
   Pattabiraman K., 2013, SELSE 13
   Pattabiraman K., 2013, DSN 13, P12
   Rehman S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P237
   Samadi M., 2013, MICRO 46 13
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Siewiorek D. P., 1991, P IEEE, P79
   Sridharan V, 2009, INT S HIGH PERF COMP, P117, DOI 10.1109/HPCA.2009.4798243
   Sundaram A., 2008, P 2008 WORKSH RAD EF, P339
   Zhang Y, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P87, DOI 10.1145/1854273.1854289
NR 34
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 8
DI 10.1145/2801154
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000008
DA 2024-07-18
ER

PT J
AU Palossi, D
   Ruggiero, M
   Benini, L
AF Palossi, Daniele
   Ruggiero, Martino
   Benini, Luca
TI 3D CV Descriptor on Parallel Heterogeneous Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; SHOT; OpenCL; computer vision; 3D descriptor; GPU;
   HW accelerator; embedded computing; low-power many-core
AB Embedded three-dimensional (3D) Computer Vision (CV) is considered a technology enabler for future consumer applications, attracting a wide interest in academia and industry. However, 3D CV processing is a computation-intensive task. Its high computational cost is directly related to the processing of 3D point clouds, with the 3D descriptor computation representing one of the main bottlenecks. Understanding the main computational challenges of 3D CV applications, as well as the key characteristics, enabling features, and limitations of current computing platforms, is clearly strategic to identify the directions of evolution for future embedded processing systems targeting 3D CV.
   In this work, an innovative and complex 3D descriptor (called SHOT) has been ported on a high-end and an embedded computing platform. The high-end system is composed by a high-performance Intel CPU coupled with a Nvidia GPU. The embedded platform is, instead, composed by an ARM-based processor, coupled with the STHORM accelerator. STHORM is a many-core low-power accelerator developed by ST Microelectronics, featuring up to 64 computational units. The SHOT descriptor has been parallelized using the OpenCL programming model for both platforms.
   Finally, we have performed an in-depth performance comparison and analysis between general-purpose processors and accelerators in both high-end and embedded domains, discussing and highlighting the main differences in the Hardware/Software (HW/SW) design methodologies and approaches between high-end and embedded systems targeting 3D CV applications.
C1 [Palossi, Daniele; Ruggiero, Martino; Benini, Luca] DEI Univ Bologna, Bologna, Italy.
C3 University of Bologna
RP Palossi, D (corresponding author), Univ Bologna, Viale Risorgimento 2, I-40136 Bologna, Italy.
EM daniele.palossi@unibo.it; martino.ruggiero@unibo.it;
   luca.benini@unibo.it
RI Palossi, Daniele/HLW-5326-2023; Ruggiero, Martino/H-9879-2012
OI Palossi, Daniele/0000-0003-4487-0836; BENINI, LUCA/0000-0001-8068-3806
FU STMicroelectronics; FP7 ERC Advanced project MULTITHERMAN [291125];
   Nano-Tera.ch; Swiss Confederation financing
FX This work was supported by STMicroelectronics, the FP7 ERC Advanced
   project MULTITHERMAN (g.a. 291125), and YINS RTD project evaluated by
   the Swiss NSF and funded by Nano-Tera.ch with Swiss Confederation
   financing.
CR Allusse Yannick., 2008, Proceedings of the 16th ACM international conference on Multimedia, P1089
   [Anonymous], 2000, Dr. Dobb's Journal of Software Tools
   [Anonymous], TESL C2075 COMP PROC
   [Anonymous], INT J RECONFIGURABLE
   [Anonymous], 2009, P INT C ROB AUT ICRA
   [Anonymous], 2014, TECHNICAL REPORT
   [Anonymous], 2014, The OpenCL Specification
   [Anonymous], UNIFIED MEMORY CUDA
   Babenko P, 2008, J REAL-TIME IMAGE PR, V3, P255, DOI 10.1007/s11554-008-0085-x
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Brousseau B, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P166, DOI 10.1109/FPT.2012.6412130
   Cleverdon C.W., 1997, READINGS INFORM RETR, P47
   Cornelis N, 2008, PROC CVPR IEEE, P1013
   Drost B, 2012, SECOND JOINT 3DIM/3DPVT CONFERENCE: 3D IMAGING, MODELING, PROCESSING, VISUALIZATION & TRANSMISSION (3DIMPVT 2012), P9, DOI 10.1109/3DIMPVT.2012.53
   Fung J., 2005, 13th Annual ACM International Conference on Multimedia, P849, DOI 10.1145/1101149.1101334
   Gupta S, 2013, IEEE INT CONF NANO, P1
   Hong-Nam Ta, 2011, 2011 IEEE International Conference on Robotics and Biomimetics (ROBIO), P354, DOI 10.1109/ROBIO.2011.6181311
   HUNTER RS, 1958, J OPT SOC AM, V48, P985, DOI 10.1364/JOSA.48.000985
   Jianbin Fang, 2011, 2011 International Conference on Parallel Processing, P216, DOI 10.1109/ICPP.2011.45
   Ke Zhang, 2009, 2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops, P794, DOI 10.1109/ICCVW.2009.5457623
   Luo Y., 2008, IEEE COMPUTER SOC C, P1, DOI [DOI 10.1109/CVPRW.2008.4563088, 10.1109/CVPRW.2008.4563088]
   Lozano OM, 2009, J SIGNAL PROCESS SYS, V57, P285, DOI 10.1007/s11265-008-0250-2
   Mian AS, 2006, INT J COMPUT VISION, V66, P19, DOI 10.1007/s11263-005-3221-0
   Mizukami Y, 2007, 14TH INTERNATIONAL CONFERENCE ON IMAGE ANALYSIS AND PROCESSING, PROCEEDINGS, P179, DOI 10.1109/ICIAP.2007.4362776
   NVIDIA, 2009, TECHNICAL REPORT
   NVIDIA, 2021, Cuda C++ Programming Guide
   Orts-Escolano S., 2013, J REAL-TIME IMAGE PR, P1
   Palossi D, 2013, IEEE COMPUT SOC CONF, P584, DOI 10.1109/CVPRW.2013.88
   Pinto N, 2009, PLOS COMPUT BIOL, V5, DOI 10.1371/journal.pcbi.1000579
   Pulli Kari, 2012, ACM Queue, V10, DOI 10.1145/2181796.2206309
   Rajan S, 2006, IEEE SIGNAL PROC MAG, V23, P108, DOI 10.1109/MSP.2006.1628884
   Safari S, 2012, AEROSP CONF PROC
   Sato Y, 2009, 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), P485, DOI 10.1109/ISPACS.2009.5383795
   Steder B, 2011, IEEE INT CONF ROBOT, P2601, DOI 10.1109/ICRA.2011.5980187
   Su CL, 2012, 2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), P448, DOI 10.1109/APCCAS.2012.6419068
   Tam D. C. C., 2012, 2012 Canadian Conference on Computer and Robot Vision, P101, DOI 10.1109/CRV.2012.21
   Tombari F, 2010, LECT NOTES COMPUT SC, V6313, P356, DOI 10.1007/978-3-642-15558-1_26
   Vineet Vibhav, 2008, 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPR Workshops), P1, DOI 10.1109/CVPRW.2008.4563095
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Xiao H, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION (ICMA), P1317, DOI 10.1109/ICMA.2013.6618104
   Yu Zhong, 2009, 2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops, P689, DOI 10.1109/ICCVW.2009.5457637
   Zuras D., 2008, 7542008 IEEE, V754-2008, P1, DOI [DOI 10.1109/IEEESTD.2008.4610935, DOI 10.1109/IEEESTD.2008.5976968]
NR 42
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 73
DI 10.1145/2733377
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600013
DA 2024-07-18
ER

PT J
AU Jia, ZP
   Li, Y
   Wang, Y
   Wang, M
   Shao, ZL
AF Jia, Zhiping
   Li, Yang
   Wang, Yi
   Wang, Meng
   Shao, Zili
TI Temperature-Aware Data Allocation for Embedded Systems with Cache and
   Scratchpad Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Data allocation; temperature aware;
   embedded systems; scratchpad memory; cache
ID THERMAL MANAGEMENT; POWER
AB The hybrid memory architecture that contains both on-chip cache and scratchpad memory (SPM) has been widely used in embedded systems. In this article, we explore this hybrid memory architecture by jointly optimizing time performance and temperature for embedded systems with loops. Our basic idea is to adaptively adjust the workload distribution between cache and SPM based on the current temperature. For a problem in which the workload can be estimated a priori, we present a nonlinear programming formulation to optimally minimize the total execution time of a loop under the constraints of SPM size and temperature. To solve a problem in which the workload is not known a priori, we propose a temperature-aware adaptive loop scheduling algorithm called TALS to dynamically allocate data to cache and SPM at runtime. The experimental results show that our algorithms can effectively achieve both performance and temperature optimization for embedded systems with cache and SPM.
C1 [Jia, Zhiping; Li, Yang] Shandong Univ, Sch Comp Sci & Technol, Jinan 250100, Peoples R China.
   [Wang, Meng; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Hong Kong, Hong Kong, Peoples R China.
C3 Shandong University; Hong Kong Polytechnic University
RP Shao, ZL (corresponding author), Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Hong Kong, Hong Kong, Peoples R China.
EM cszlshao@comp.polyu.edu.hk
RI li, jixiang/JXN-7599-2024; Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847
FU Germany/Hong Kong Joint Research Scheme - Research Grants Council of
   Hong Kong; Germany Academic Exchange Service of Germany [G_HK021/12];
   National Natural Science Foundation of China [61272103, 61373049];
   National 863 Program [2013AA013202]; Hong Kong Polytechnic University
   [4-ZZD7, G-YK24, G-YM10, G-YN36]
FX This work is partially supported by the grants from the Germany/Hong
   Kong Joint Research Scheme sponsored by the Research Grants Council of
   Hong Kong and the Germany Academic Exchange Service of Germany
   (Reference No. G_HK021/12), National Natural Science Foundation of China
   (Project 61272103 and Project 61373049), National 863 Program
   2013AA013202, and Hong Kong Polytechnic University (4-ZZD7, G-YK24,
   G-YM10 and G-YN36).
CR [Anonymous], CS2003 U VIR DEP COM
   [Anonymous], P 14 INT C PAR ARCH
   [Anonymous], 2006, P IEEE ACM INT COMP
   [Anonymous], LINDO SOFTW INT PROG
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], CRC HDB THERMAL ENG
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Che WJ, 2011, DES AUT CON, P122
   Che WJ, 2010, DES AUT TEST EUROPE, P1118
   Chen J., 2006, P IEEEACM INT C COMP, P255
   Chen JJ, 2006, ACM SIGPLAN NOTICES, V41, P153, DOI 10.1145/1134650.1134673
   Fourmigue A., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P197
   Hanumaiah V, 2009, DES AUT CON, P776
   Hung CM, 2006, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2006.22
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Ku JC, 2005, INT SYMP MICROARCH, P283
   Kumar A, 2008, IEEE T COMPUT AID D, V27, P96, DOI 10.1109/TCAD.2007.907062
   Kumart A, 2006, DES AUT CON, P548, DOI 10.1109/DAC.2006.229219
   Li H, 2005, PR IEEE COMP DESIGN, P130
   Li L, 2007, ACM SIGPLAN NOTICES, V42, P207, DOI 10.1145/1273444.1254805
   Li LA, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880064
   Liu P, 2005, IEEE IC CAD, P639, DOI 10.1109/ICCAD.2005.1560145
   Liu T., 2011, 2011 Design, Automation Test in Europe, P1
   Liu Yongpan, 2007, P DESIGN AUTOMATION, P1
   Luo J, 2007, IEEE T COMPUT AID D, V26, P1161, DOI 10.1109/TCAD.2006.885736
   Meng J, 2012, DES AUT CON, P648
   Mochocki B, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230803
   Quan G., 2008, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, P267
   Shang L, 2004, INT SYMP MICROARCH, P67
   Sharifi S, 2012, DES AUT TEST EUROPE, P593
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Suhendra V, 2010, ACM T PROGR LANG SYS, V32, DOI 10.1145/1734206.1734210
   Suhendra Vivy., 2005, REAL TIME SYSTEMS S, P10
   Ukhov I, 2012, DES AUT CON, P197
   Wang M, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P12, DOI 10.1109/RTCSA.2007.60
   Wang WX, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220340
   Wang Z, 2005, ACM T DES AUTOMAT EL, V10, P369, DOI 10.1145/1059876.1059885
   Wu W, 2007, PR IEEE COMP DESIGN, P325, DOI 10.1109/ICCD.2007.4601920
   Yuan L., 2006, Proceedings of International Conference on Computer-Aided Design (ICCAD), P761
   Zhang S, 2007, IEEE IC CAD, P281, DOI 10.1109/ICCAD.2007.4397278
   Zhang W, 2004, IEEE COMP SOC ANN, P305, DOI 10.1109/ISVLSI.2004.1339566
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zhang YT, 2000, ACM SIGPLAN NOTICES, V35, P150, DOI 10.1145/384264.379235
   Zhong XL, 2005, REAL TIM SYST SYMP P, P366
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
NR 50
TC 5
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 30
DI 10.1145/2629650
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800011
DA 2024-07-18
ER

PT J
AU Hanumaiah, V
   Desai, D
   Gaudette, B
   Wu, CJ
   Vrudhula, S
AF Hanumaiah, Vinay
   Desai, Digant
   Gaudette, Benjamin
   Wu, Carole-Jean
   Vrudhula, Sarma
TI STEAM: A Smart Temperature and Energy Aware Multicore Controller
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Multicore; power and temperature
   modeling; closed-loop controller; dynamic voltage and frequency scaling;
   dynamic thermal management; dynamic energy management; energy
   efficiency; performance optimal; leakage power dependence on
   temperature; Kalman filter; least-squares estimation
ID DVFS; PERFORMANCE
AB Recent empirical studies have shown that multicore scaling is fast becoming power limited, and consequently, an increasing fraction of a multicore processor has to be under clocked or powered off. Therefore, in addition to fundamental innovations in architecture, compilers and parallelization of application programs, there is a need to develop practical and effective dynamic energy management (DEM) techniques for multicore processors.
   Existing DEM techniques mainly target reducing processor power consumption and temperature, and only few of them have addressed improving energy efficiency for multicore systems. With energy efficiency taking a center stage in all aspects of computing, the focus of the DEM needs to be on finding practical methods to maximize processor efficiency. Towards this, this article presents STEAM-an optimal closed- loop DEM controller designed for multicore processors. The objective is to maximize energy efficiency by dynamic voltage and frequency scaling (DVFS). Energy efficiency is defined as the ratio of performance to power consumption or performance-per-watt (PPW). This is the same as the number of instructions executed per Joule. The PPW metric is actually replaced by P-alpha PW (performance(alpha)-per-Watt), which allows for controlling the importance of performance versus power consumption by varying alpha.
   The proposed controller was implemented on a Linux system and tested with the Intel Sandy Bridge processor. There are three power management schemes called governors, available with Intel platforms. They are referred to as (1) Powersave (lowest power consumption), (2) Performance (achieves highest performance), and (3) Ondemand. Our simple and lightweight controller when executing SPEC CPU2006, PARSEC, and MiBench benchmarks have achieved an average of 18% improvement in energy efficiency (MIPS/Watt) over these ACPI policies. Moreover, STEAM also demonstrated an excellent prediction of core temperatures and power consumption, and the ability to control the core temperatures within 3 degrees C of the specified maximum. Finally, the overhead of the STEAM implementation (in terms of CPU resources) is less than 0.25%. The entire implementation is self-contained and can be installed on any processor with very little prior knowledge of the processor.
C1 [Hanumaiah, Vinay; Desai, Digant; Gaudette, Benjamin; Wu, Carole-Jean; Vrudhula, Sarma] Arizona State Univ, Phoenix, AZ 85004 USA.
C3 Arizona State University; Arizona State University-Downtown Phoenix
RP Hanumaiah, V (corresponding author), Arizona State Univ, 411 North Cent Ave, Phoenix, AZ 85004 USA.
EM vinayh@asu.edu; digantdesai@asu.edu; bgaudett@asu.edu;
   carole-jean.wu@asu.edu; vrudhula@asu.edu
RI Vrudhula, Sarma/ADN-6012-2022
OI Vrudhula, Sarma/0000-0001-9278-2959
FU NSF [CSR-EHS 0509540, NeTS 0905035]; Center for Embedded Systems
   [DWS-0086]; Science Foundation Arizona (SFAz) [SRG 0211-07]; Stardust
   Foundation; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1361926] Funding Source: National Science
   Foundation
FX This work was supported in part by NSF grant CSR-EHS 0509540, NeTS
   0905035; Center for Embedded Systems grant DWS-0086; Science Foundation
   Arizona (SFAz) grant SRG 0211-07 and by the Stardust Foundation.
CR [Anonymous], P INT S COMP ARCH
   ARM, 2012, BIG LITTLE PROC ARM
   Bartolini Andrea., 2011, Design, Automation Test in Europe Conference Exhibition DATE, P1
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Box GE, 1994, TIME SERIES ANAL FOR
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Coskun AK, 2008, IEEE T VLSI SYST, V16, P1127, DOI 10.1109/TVLSI.2008.2000726
   Dhiman G, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P207
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hanumaiah V., 2012, Computers, IEEE Transactions on, P1
   Hanumaiah V, 2012, IEEE T COMPUT, V61, P1484, DOI 10.1109/TC.2011.156
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Intel Corp, 2012, INT 64 IA 32 ARCH SO
   Isci C., 2006, P INT S MICR MICRO
   Jung H., 2006, 2006 International Conference on Computer Design, P452
   Liang W. Y., 2010, J CONVERGENCE, V1, P93
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Maybeck P. S., 1982, STOCHASTIC MODELS ES
   Murali S., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P111
   Nocedal J, 2006, SPRINGER SER OPER RE, P1, DOI 10.1007/978-0-387-40065-5
   Pallipadi V., 2006, Linux Symposium, P223
   Rao R, 2009, IEEE T COMPUT AID D, V28, P1559, DOI 10.1109/TCAD.2009.2026361
   Rotem E, 2012, IEEE MICRO, V32, P20, DOI 10.1109/MM.2012.12
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   Snowdon DC, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P289
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Whittle P., 1983, Prediction and Regulation by Linear Least-Square Methods
   Yong Fu, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P111, DOI 10.1109/RTAS.2010.9
   Zanini F, 2009, 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, P711, DOI 10.1109/ECCTD.2009.5275073
NR 31
TC 21
Z9 25
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 151
DI 10.1145/2661430
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300007
DA 2024-07-18
ER

PT J
AU Wu, IW
   Shann, JJJ
   Hsu, WC
   Chung, CP
AF Wu, I-Wei
   Shann, Jean Jyh-Jiun
   Hsu, Wei-Chung
   Chung, Chung-Ping
TI Extended Instruction Exploration for Multiple-Issue Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Extended instruction (EI); instruction
   set extension (ISE); multiple-issue architecture; customizable
   processor; application-specific instruction-set processor (ASIP)
ID GENERATION; PROCESSOR; SET; EXTENSION
AB In order to satisfy the growing demand for high-performance computing in modern embedded devices, several architectural and microarchitectural enhancements have been implemented in processor architectures. Extended instruction (EI) is often used for architectural enhancement, while issuing multiple instructions is a common approach for microarchitectural enhancement. The impact of combining both of these approaches in the same design is not well understood. While previous studies have shown that EI can potentially improve performance in some applications on certain multiple-issue architectures, the algorithms used to identify EI for multiple-issue architectures yield only limited performance improvement. This is because not all arithmetic operations are suited for EI for multiple-issue architectures. To explore the full potential of EI for multiple-issue architectures, two important factors need to be considered: (1) the execution performance of an application is dominated by critical (located on the critical path) and highly resource-contentious (i.e., having a high probability of being delayed during execution due to hardware resource limitations) operations, and (2) an operation may become critical and/or highly resource contentious after some operations are added to the EI. This article presents an EI exploration algorithm for multiple-issue architectures that focuses on these two factors. Simulation results show that the proposed algorithm outperforms previously published algorithms.
C1 [Wu, I-Wei; Shann, Jean Jyh-Jiun; Chung, Chung-Ping] Natl Chiao Tung Univ, Hsinchu, Taiwan.
   [Hsu, Wei-Chung] Natl Taiwan Univ, Taipei, Taiwan.
C3 National Yang Ming Chiao Tung University; National Taiwan University
RP Wu, IW (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
EM wuiw.tw@gmail.com
OI HSU, WEI-CHUNG/0000-0002-0833-7981
FU National Science Council of the Republic of China [NSC
   98-2221-E-009-158-MY3]
FX This research was financially supported by the National Science Council
   of the Republic of China under Contract No. NSC 98-2221-E-009-158-MY3.
CR ALTERA CORP, 2004, NIOS 2 PROC REF HDB
   [Anonymous], 2002, Master's thesis
   Atasu K, 2003, DES AUT CON, P256
   Biswas P, 2006, IEEE T VLSI SYST, V14, P754, DOI 10.1109/TVLSI.2006.878345
   Clark N. T., 2004, P S HIGH PERF CHIPS
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   David G., 2001, P JAV OPT STRAT EMB
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Galuzzi C, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/1968502.1968509
   Goodwin D., 2003, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P137
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Halfhill T. R., 2000, MICROPROCESS REP, V14, P42
   HALFHILL TR, 2003, MICROPROCESS REP
   Jain D, 2004, LECT NOTES COMPUT SC, V3199, P17
   Liem C., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P31, DOI 10.1109/EDTC.1994.326902
   Lodi A, 2003, IEEE J SOLID-ST CIRC, V38, P1876, DOI 10.1109/JSSC.2003.818292
   Lü YS, 2008, DES AUT CON, P197
   Pozzi L., 2006, CUSTOMIZABLE EMBEDDE
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Rao D. S., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P235, DOI 10.1109/DAC.1992.227830
   Reddy V. S., 2006, THESIS INDIAN I TECH
   Saghir MAR, 2007, LECT NOTES COMPUT SC, V4367, P276
   Sun F, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P641, DOI 10.1109/ICCAD.2002.1167600
   Wong S., 2008, P 2008 INT C FIELD P, V2008, P369
   Wu IW, 2007, LECT NOTES COMPUT SC, V4367, P291
   Yu P, 2007, I C FIELD PROG LOGIC, P273, DOI 10.1109/FPL.2007.4380659
NR 26
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 92
DI 10.1145/2560039
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200019
DA 2024-07-18
ER

PT J
AU Kyrkou, C
   Ttofis, C
   Theocharides, T
AF Kyrkou, Christos
   Ttofis, Christos
   Theocharides, Theocharis
TI A Hardware Architecture for Real-Time Object Detection Using Depth and
   Edge Information
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; FPGA; parallel architecture; object detection; 3D
   vision; disparity computation; edge detection; support vector machines
ID SUPPORT VECTOR MACHINES; FPGA
AB Emerging embedded 3D vision systems for robotics and security applications utilize object detection to perform video analysis in order to intelligently interact with their host environment and take appropriate actions. Such systems have high performance and high detection-accuracy demands, while requiring low energy consumption, especially when dealing with embedded mobile systems. However, there is a large image search space involved in object detection, primarily because of the different sizes in which an object may appear, which makes it difficult to meet these demands. Hence, it is possible to meet such constraints by reducing the search space involved in object detection. To this end, this article proposes a depth and edge accelerated search method and a dedicated hardware architecture that implements it to provide an efficient platform for generic real-time object detection. The hardware integration of depth and edge processing mechanisms, with a support vector machine classification core onto an FPGA platform, results in significant speed-ups and improved detection accuracy. The proposed architecture was evaluated using images of various sizes, with results indicating that the proposed architecture is capable of achieving real-time frame rates for a variety of image sizes (271 fps for 320 x 240, 42 fps for 640 x 480, and 23 fps for 800 x 600) compared to existing works, while reducing the false-positive rate by 52%.
C1 [Kyrkou, Christos; Ttofis, Christos; Theocharides, Theocharis] Univ Cyprus, Dept Elect & Comp Engn, KIOS Res Ctr Intelligent Syst & Networks, CY-1678 Nicosia, Cyprus.
C3 University of Cyprus
RP Kyrkou, C (corresponding author), Univ Cyprus, Dept Elect & Comp Engn, KIOS Res Ctr Intelligent Syst & Networks, CY-1678 Nicosia, Cyprus.
EM kyrkou.christos@ucy.ac.cy; ttofis.christos@ucy.ac.cy;
   ttheocharides@ucy.ac.cy
RI Kyrkou, Christos/J-2851-2019
OI Kyrkou, Christos/0000-0002-7926-7642; Theocharides,
   Theocharis/0000-0001-7222-9152
FU European Union [FP7-SME-2010-262568]; EU
FX The research leading to these results received funding from the European
   Union's Seventh Framework Programme managed by REA-Research Executive
   Agency http://ec.europa.eu/research/rea (FP7/2007-2013) under project
   SAFEMETAL (FP7-SME-2010-262568), as well as by E! 5527 RUNNER, an
   EU-funded project under the EUREKA's Eurostars Programme.
CR ANILA S., 2011, INT J U COMPUT SCI, V1, P2
   [Anonymous], 2008, Proc. IEEE Conference on Computer Vision and Pattern Recognition
   Browatzki B., 2011, 2011 IEEE International Conference on Computer Vision Workshops (ICCV Workshops), P1189, DOI 10.1109/ICCVW.2011.6130385
   Burges C. J. C., 1996, Machine Learning. Proceedings of the Thirteenth International Conference (ICML '96), P71
   Burges CJC, 1998, DATA MIN KNOWL DISC, V2, P121, DOI 10.1023/A:1009715923555
   Che Ming, 2010, 2010 International Conference on Measuring Technology and Mechatronics Automation (ICMTMA 2010), P109, DOI 10.1109/ICMTMA.2010.144
   Cho J., 2009, FPGA 09, P103
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Darrell T, 1998, PROC CVPR IEEE, P601, DOI 10.1109/CVPR.1998.698667
   EISATS, 2007, EISAIS SET 1 MULT IM
   FARRUGIA N., 2009, IEEE T CIRC SYST VID, V19, P4
   Farrugia N, 2009, IEEE T CIRC SYST VID, V19, P597, DOI 10.1109/TCSVT.2009.2014013
   Hadjitheophanous S, 2010, DES AUT TEST EUROPE, P1743
   Han D, 2011, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), P705, DOI 10.1109/ICCE.2011.5722820
   He C, 2009, PR IEEE COMP DESIGN, P412, DOI 10.1109/ICCD.2009.5413122
   Hetzel G, 2001, PROC CVPR IEEE, P394
   Hiromoto M, 2009, IEEE T CIRC SYST VID, V19, P41, DOI 10.1109/TCSVT.2008.2009253
   KYRKOU C., 2011, P 21 INT C FIELD PRO
   KYRKOU C., 2011, IEEE T COMP IN PRESS
   KYRKOU C., 2011, P C DES AUT TEST EUR, P1
   Kyrkou C, 2011, IEEE T VLSI SYST, V19, P1034, DOI 10.1109/TVLSI.2010.2048224
   McCready R., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P157
   Moreels P, 2005, IEEE I CONF COMP VIS, P800
   Osuna E, 1997, PROC CVPR IEEE, P130, DOI 10.1109/CVPR.1997.609310
   Roobaert D., 1999, Neural Networks for Signal Processing IX: Proceedings of the 1999 IEEE Signal Processing Society Workshop (Cat. No.98TH8468), P77, DOI 10.1109/NNSP.1999.788125
   Ruiz-Llata M, 2009, LECT NOTES COMPUT SC, V5768, P467, DOI 10.1007/978-3-642-04274-4_49
   Rusu RB, 2009, IEEE INT CONF ROBOT, P1848
   SADRI M. S., 2004, P GLOB SIGN PROC EXP
   STEDER B., 2010, P WORKSH DEF SOLV RE
   Trucco E., 1998, Introductory techniques for 3-D computer vision, V201
   TTOFIS C., 2012, IEEE T COMPUT
   Viola P, 2004, INT J COMPUT VISION, V57, P137, DOI 10.1023/B:VISI.0000013087.49260.fb
   Wang JG, 2004, IEEE IMAGE PROC, P605
   Wu H, 2009, LECT NOTES COMPUT SC, V5414, P657
NR 34
TC 9
Z9 9
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 54
DI 10.1145/2539036.2539050
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jungeblut, T
   Hübener, B
   Porrmann, M
   Rückert, U
AF Jungeblut, Thorsten
   Huebener, Boris
   Porrmann, Mario
   Rueckert, Ulrich
TI A Systematic Approach for Optimized Bypass Configurations for
   Application-Specific Embedded Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Pipeline bypass; forwarding; optimized; VLIW;
   pipeline; application specific; CoreVA; multifrequency; DFS
AB The diversity of today's mobile applications requires embedded processor cores with a high resource efficiency, that means, the devices should provide a high performance at low area requirements and power consumption. The fine-grained parallelism supported by multiple functional units of VLIW architectures offers a high throughput at reasonable low clock frequencies compared to single-core RISC processors. To efficiently utilize the processor pipeline, common system architectures have to cope with data hazards due to data dependencies between consecutive operations. On the one hand, such hazards can be resolved by complex forwarding circuits (i.e., a pipeline bypass) which forward intermediate results to a subsequent instruction. On the other hand, the pipeline bypass can strongly affect or even dominate the total resource requirements and degrade the maximum clock frequency. In this work the CoreVA VLIW architecture is used for the development and the analysis of application-specific bypass configurations. It is shown that many paths of a comprehensive bypass system are rarely used and may not be required for certain applications. For this reason, several strategies have been implemented to enhance the efficiency of the total system by introducing application-specific bypass configurations. The configuration can be carried out statically by only implementing required paths or at runtime by dynamically reconfiguring the hardware. An algorithm is proposed which derives an optimized configuration by iteratively disabling single bypass paths. The adaptation of these application-specific bypass configurations allows for a reduction of the critical path by 26%. As a result, the execution time and energy requirements could be reduced by up to 21.5%. Using Dynamic Frequency Scaling (DFS) and dynamic deactivation/reactivation of bypass paths allows for a runtime reconfiguration of the bypass system. This ensures the highest efficiency while processing varying applications.
C1 [Jungeblut, Thorsten; Rueckert, Ulrich] Univ Bielefeld, Cognit Interact Technol Ctr Excellence, Bielefeld, Germany.
   [Huebener, Boris; Porrmann, Mario] Univ Paderborn, Heinz Nixdorf Inst, Paderborn, Germany.
C3 University of Bielefeld; University of Paderborn
RP Jungeblut, T (corresponding author), Univ Bielefeld, Cognit Interact Technol Ctr Excellence, Bielefeld, Germany.
EM tj@cit-ec.uni-bielefeld.de
RI Porrmann, Mario/T-3264-2019
OI Porrmann, Mario/0000-0003-1005-5753; Jungeblut,
   Thorsten/0000-0001-7425-8766
FU German Research Foundation (DFG) in the course of the Excellence Cluster
   277 (CITEC, Bielefeld University); Collaborative Research Center 614
   (University of Paderborn)
FX This work was funded by the German Research Foundation (DFG) in the
   course of the Excellence Cluster 277 (CITEC, Bielefeld University) and
   the Collaborative Research Center 614 (University of Paderborn).
CR Ahuja P. S., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P36, DOI 10.1109/MICRO.1995.476811
   [Anonymous], 2010, The H.264 Advanced Video Compression Standard
   [Anonymous], INFORM THEORY IEEE T
   [Anonymous], P 1 OP NESSIE WORKSH
   Brigham E., 2009, IEEE SPECTRUM, V4, P63
   Brown M. D., 2001, P 8 ANN INT S HIGH P, P289
   Daemen J, 2020, The design of rijndael: the advanced encryption standard (AES), V2nd, DOI DOI 10.1007/978-3-662-60769-53
   DREESEN R, 2009, P INT EMB SYST S IES, V310, P207
   Fan K, 2003, IEEE INT CONF ASAP, P64, DOI 10.1109/ASAP.2003.1212830
   Fisher Joseph A., 2009, IEEE Solid-State Circuits Magazine, V1, P34, DOI 10.1109/MSSC.2009.932941
   Fisher Joseph A., 2009, IEEE Solid-State Circuits Magazine, V1, P10, DOI 10.1109/MSSC.2009.932433
   Fisher J. A., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P140, DOI 10.1145/800046.801649
   Goel N, 2007, I CONF VLSI DESIGN, P233, DOI 10.1109/VLSID.2007.127
   Hsu CH, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P275, DOI 10.1109/LPE.2001.945416
   Hussmann M., 2005, P 3 WORKSH OPT DSP E
   Jungeblut T, 2010, ADV RADIO SCI, V8, P295, DOI 10.5194/ars-8-295-2010
   JUNGEBLUT T, 2009, P EL EL ENG COMM C E
   Jungeblut T., 2010, P 5 IEEE INT C NETW
   JUNGEBLUT T., 2010, P 2 INT ICST C MOB L
   KASTENS U, 2004, P ACM SIGPLAN SIGBED
   Lung CL, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P335, DOI 10.1109/VDAT.2010.5496757
   PETERSON WW, 1961, P IRE, V49, P228, DOI 10.1109/JRPROC.1961.287814
   Porrmann M, 2010, ADV PARALLEL COMPUT, V19, P592, DOI 10.3233/978-1-60750-530-3-592
   Sami M, 2002, IEEE T VLSI SYST, V10, P614, DOI 10.1109/TVLSI.2002.801617
   Terechko A, 2005, I CONF VLSI DESIGN, P557, DOI 10.1109/ICVD.2005.95
   WEICKER RP, 1984, COMMUN ACM, V27, P1013, DOI 10.1145/358274.358283
   Xie Y, 2006, IEEE T VLSI SYST, V14, P525, DOI 10.1109/TVLSI.2006.876105
NR 27
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 18
DI 10.1145/2514641.2514645
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300004
DA 2024-07-18
ER

PT J
AU Ghiribaldi, A
   Ludovici, D
   Triviño, F
   Strano, A
   Flich, J
   Sánchez, JL
   Alfaro, F
   Favalli, M
   Bertozzi, D
AF Ghiribaldi, Alberto
   Ludovici, Daniele
   Trivino, Francisco
   Strano, Alessandro
   Flich, Jose
   Luis Sanchez, Jose
   Alfaro, Francisco
   Favalli, Michele
   Bertozzi, Davide
TI A Complete Self-Testing and Self-Configuring NoC Infrastructure for
   Cost-Effective MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Reliability; Network-on-Chip; Fault Tolerance;
   Testing
ID NETWORK; EFFICIENT
AB Networks-on-chip need to survive to manufacturing faults in order to sustain yield. An effective testing and configuration strategy however implies two opposite requirements. One one hand, a fast and scalable built-in self-testing and self-diagnosis procedure has to be carried out concurrently at NoC switches. On the other hand, programming the NoC routing mechanism to go around faulty links and switches can be optimally performed by a centralized controller with global network visibility. To the best of our knowledge, this article proposes for the first time a global network testing and configuration strategy that meets the opposite requirements by means of a fault-tolerant dual network architecture and a fast configuration algorithm for the most common failure patterns.
   Experimental results report an area overhead as low as 12.5% with respect to the baseline switch architecture while achieving a high degree of fault tolerance. In fact, even when multiple stuck-at faults are considered, the capability of fault masking by the dual network is always over 80%, and the support for multiple link failures is more than 90% in presence of two unusable links in the main network with minimum set-up times.
C1 [Ghiribaldi, Alberto; Ludovici, Daniele; Strano, Alessandro; Favalli, Michele; Bertozzi, Davide] Univ Ferrara, ENDIF Dept, I-44100 Ferrara, Italy.
   [Flich, Jose] Univ Politecn Valencia, DISCA, E-46071 Valencia, Spain.
   [Trivino, Francisco; Luis Sanchez, Jose; Alfaro, Francisco] Univ Castilla La Mancha, E-13071 Ciudad Real, Spain.
C3 University of Ferrara; Universitat Politecnica de Valencia; Universidad
   de Castilla-La Mancha
RP Ghiribaldi, A (corresponding author), Univ Ferrara, ENDIF Dept, Via Saragat 1, I-44100 Ferrara, Italy.
EM alberto.ghiribaldi@unife.it
RI Sánchez, José L./M-3057-2019; Alfaro-Cortes, Francisco J./E-1268-2015
OI Sánchez, José L./0000-0002-3498-9174; Alfaro-Cortes, Francisco
   J./0000-0002-4430-4482; Flich, Jose/0000-0001-8581-6284; Favalli,
   Michele/0000-0001-7374-2871
FU NANOC European Project [FPT7-ICT-248972]; HiPEAC Network of Excellence
   (Interconnect Cluster)
FX This work was supported by the NANOC European Project (FPT7-ICT-248972)
   and by the HiPEAC Network of Excellence (Interconnect Cluster).
CR Alaghi A., 2008, Design Test Symposium (EWDTS), 2008 East- West, P200
   Ali M, 2005, NORCHIP 2005, PROCEEDINGS, P70
   Angiolini F, 2007, PR IEEE COMP DESIGN, P389
   [Anonymous], P C EXH DES AUT TEST
   [Anonymous], P 24 IEEE VLSI TEST
   [Anonymous], THESIS U VALENCIA
   [Anonymous], P NOC WORKSH DATE 06
   [Anonymous], P IEEE INT TEST C
   [Anonymous], P IEEE E W DES TEST
   Arabi K, 2002, IEEE VLSI TEST SYMP, P60, DOI 10.1109/VTS.2002.1011112
   Beigné E, 2005, INT SYMP ASYNCHRON C, P54, DOI 10.1109/ASYNC.2005.10
   Bienia Christian, 2009, P 5 ANN WORKSH MOD B
   Fick D, 2009, DES AUT CON, P812
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Gómez ME, 2006, IEEE T COMPUT, V55, P400, DOI 10.1109/TC.2006.46
   Hervé M, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P256, DOI 10.1109/NOCS.2009.5071475
   Lysne O, 2008, IEEE T COMPUT, V57, P762, DOI 10.1109/TC.2008.31
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Mejia Andres, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P594, DOI 10.1109/ICPP.2008.56
   Peters'en Kim., 2007, DESIGN AUTOMATION TE, P1
   Rodrigo S., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P25, DOI 10.1109/NOCS.2010.12
   Rodrigo S, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P100, DOI 10.1109/SOCC.2009.5335667
   Rodrigo S, 2009, IET COMPUT DIGIT TEC, V3, P460, DOI 10.1049/iet-cdt.2008.0092
   Sem-Jacobsen F., 2011, INT WORKSH INT NETW, P11
   Starobinski D, 2003, IEEE ACM T NETWORK, V11, P411, DOI 10.1109/TNET.2003.813040
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
   STRANO A., 2011, P C EXHIBITION DESIG, P1
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
NR 29
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 106
DI 10.1145/2485984.2485994
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900009
DA 2024-07-18
ER

PT J
AU Lingamneni, A
   Enz, C
   Palem, K
   Piguet, C
AF Lingamneni, Avinash
   Enz, Christian
   Palem, Krishna
   Piguet, Christian
TI Synthesizing Parsimonious Inexact Circuits through Probabilistic Design
   Techniques
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Algorithms; Inexact circuit design; error-tolerant systems;
   probabilistic pruning; probabilistic logic minimization; energy-accuracy
   trade-off; VLSI design; low power/energy
ID SYSTEMS; NOISE
AB The domain of inexact circuit design, in which accuracy of the circuit can be exchanged for substantial cost (energy, delay, and/or area) savings, has been gathering increasing prominence of late owing to a growing desire for reducing energy consumption of the systems, particularly in the domain of embedded and (portable) multimedia applications. Most of the previous approaches to realizing inexact circuits relied on scaling of circuit parameters (such as supply voltage) taking advantage of an application's error tolerance to achieve the cost and accuracy trade-offs, thus suffering from acute drawbacks of considerable implementation overheads that significantly reduced the gains. In this article, two novel design approaches called Probabilistic Pruning and Probabilistic Logic Minimization are proposed to realize inexact circuits with zero hardware overhead. Extensive simulations on various architectures of critical datapath elements demonstrate that each of the techniques can independently achieve normalized gains as large as 2x-9.5x in energy-delay-area product for relative error magnitude as low as 10(-4)% - 8% compared to corresponding conventional correct circuits.
C1 [Lingamneni, Avinash; Palem, Krishna] Rice Univ, Houston, TX 77251 USA.
   [Palem, Krishna] Nanyang Technol Univ, Singapore, Singapore.
C3 Rice University; Nanyang Technological University
RP Lingamneni, A (corresponding author), Rice Univ, Houston, TX 77251 USA.
EM avinash.l@rice.edu
CR Alioto M, 2006, IEEE T VLSI SYST, V14, P1322, DOI 10.1109/TVLSI.2006.887809
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], 2009, P INT S LOW POW EL D
   [Anonymous], P INT WORKSH VID PRO
   [Anonymous], P INT S LOW POW EL D
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], P AS S PAC DES AUT C
   [Anonymous], P INT C AC SPEECH SI
   [Anonymous], P DES AUT TEST EUR
   [Anonymous], P INT SOL STAT CIRC
   [Anonymous], 2004, P 2004 INT C SOL STA
   [Anonymous], 2006, P INT S LOW POW EL D
   [Anonymous], P 15 AS S PAC DES AU
   [Anonymous], IEEE J SOLID STATE C
   [Anonymous], 2009, Int. Conf. on Compilers, DOI [10.1145/1629395.1629397, DOI 10.1145/1629395.1629397]
   [Anonymous], ALGORITHMS COMPLEXIT
   [Anonymous], P 21 INT WORKSH POW
   [Anonymous], P 14 ACM IEEE INT S
   [Anonymous], P INT S VER THEOR PR
   [Anonymous], 1956, AUTOMATA STUDIES
   Banerjee N., 2007, P DESIGN AUTOMATION, P1
   Bharghava R, 2010, J LOW POWER ELECTRON, V6, P401, DOI 10.1166/jolpe.2010.1095
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Bronk C., 2010, INNOVATION SUSTAINAB
   Chakrapani LN, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255466
   Chippa VK, 2010, DES AUT CON, P555
   Choudhury MR, 2008, DES AUT TEST EUROPE, P782
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dubey P., 2005, PLATFORM 2015 WORKLO
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   George J., 2006, PROC INT C COMPILERS, P158, DOI DOI 10.1145/1176760.1176781
   Harris D, 2003, CONF REC ASILOMAR C, P2213
   Hegde R, 2001, IEEE T VLSI SYST, V9, P813, DOI 10.1109/92.974895
   Hegde R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P30, DOI 10.1109/LPE.1999.799405
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   KARP RM, 1986, COMMUN ACM, V29, P98, DOI 10.1145/5657.5658
   Kedem Z, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P177, DOI 10.1145/1878921.1878948
   Kish LB, 2002, PHYS LETT A, V305, P144, DOI 10.1016/S0375-9601(02)01365-8
   Korkmaz P, 2006, JPN J APPL PHYS 1, V45, P3307, DOI 10.1143/JJAP.45.3307
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Lingamneni A, 2011, DES AUT TEST EUROPE, P764
   Ludwig JT, 1996, IEEE J SOLID-ST CIRC, V31, P395, DOI 10.1109/4.494201
   Nawab SH, 1997, J VLSI SIG PROC SYST, V15, P177, DOI 10.1023/A:1007986707921
   Palem K.V., 2003, PROC IEEEACM INT C C, P113
   Palem KV, 2005, IEEE T COMPUT, V54, P1123, DOI 10.1109/TC.2005.145
   Pippenger N, 2002, J ALGORITHM, V42, P317, DOI 10.1006/jagm.2002.1216
   Ray J, 2001, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2001.991120
   Shin D, 2010, DES AUT TEST EUROPE, P957
   SONG PJ, 1991, IEEE J SOLID-ST CIRC, V26, P1184, DOI 10.1109/4.84935
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
   Yan Zong Ding, 2002, STACS 2002. 19th Annual Symposium on Theoretical Aspects of Computer Science. Proceedings (Lecture Notes in Computer Science Vol.2285), P1
NR 51
TC 12
Z9 14
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 93
DI 10.1145/2465787.2465795
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900008
DA 2024-07-18
ER

PT J
AU Dong, Q
   Liu, DG
   Ning, P
AF Dong, Qi
   Liu, Donggang
   Ning, Peng
TI Providing DoS Resistance for Signature-Based Broadcast Authentication in
   Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Security; Algorithms; Sensor networks; security; broadcast
   authentication; DoS attacks
AB Recent studies have demonstrated that it is feasible to perform public key cryptographic operations on resource-constrained sensor platforms. However, the significant energy consumption introduced by public key operations makes any public key-based protocol an easy target of Denial-of-Service (DoS) attacks. For example, if digital signature schemes such as ECDSA are used directly for broadcast authentication without further protection, an attacker can simply broadcast fake messages and force the receiving nodes to perform a huge number of unnecessary signature verifications, eventually exhausting their battery power. This paper shows how to mitigate such DoS attacks when digital signatures are used for broadcast authentication in sensor networks. Specifically, this paper first presents two filtering techniques, the group-based filter and the key chain-based filter, to handle the DoS attacks against signature verification. Both methods can significantly reduce the number of unnecessary signature verifications when a sensor node is under DoS attacks. This paper then combines these two filters and proposes a hybrid solution to further improve the performance.
C1 [Dong, Qi; Liu, Donggang] Univ Texas Arlington, Dept Comp Sci & Engn, Arlington, TX 76019 USA.
   [Ning, Peng] N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
C3 University of Texas System; University of Texas Arlington; North
   Carolina State University
RP Dong, Q (corresponding author), Univ Texas Arlington, Dept Comp Sci & Engn, 300 Nedderman Hall, Arlington, TX 76019 USA.
EM qi.dong@mavs.uta.edu; dliu@uta.edu; pning@ncsu.edu
FU National Science Foundation (NSF) [CNS-0916221, CAREER-0447761,
   CNS-0721424]
FX This work is supported by the National Science Foundation (NSF) under
   grants CNS-0916221, CAREER-0447761, and CNS-0721424.
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], WMCS200711 COLL WILL
   [Anonymous], P ACM C COMP COMM SE
   [Anonymous], 2008, P INT C INF PROC SEN
   [Anonymous], 2003, 8021542003 IEEE
   [Anonymous], P WORKSH CRYPT HARDW
   [Anonymous], P 1 IEEE INT WORKSH
   [Anonymous], P ACM C COMP COMM SE
   [Anonymous], P INFOCOM
   [Anonymous], P IEEE INT C INF PRO
   Blundo C., 1993, Advances in Cryptology - CRYPTO '92. 12th Annual International Cryptology Conference Proceedings, P471
   Chan HW, 2003, P IEEE S SECUR PRIV, P197, DOI 10.1109/SECPRI.2003.1199337
   CROSSBOW TECHNOLOGY INC, 2008, MICAZ 2 4GHZ WIR MOD
   Hartung C., 2005, NODE COMPROMISE SENS
   LAZOS L, 2004, ACM WORKSH WIR SEC W
   Liu A., SIMULATION
   Liu Donggang, 2004, ACM T EMBED COMPUT S, V3, P4, DOI [10.1145/1027794.1027800, DOI 10.1145/1027794.1027800]
   Lu X., 2000, P ACM INT S MOB AD H
   Malan DJ, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P71, DOI 10.1109/SAHCN.2004.1381904
   Ning P, 2008, ACM T SENSOR NETWORK, V4, DOI 10.1145/1325651.1325652
   Parno B., 2005, P IEEE S SEC PRIV
   PERRIG A., 2001, P 1 INT C MOB COMP N
   PRZYDATEK B., 2003, P INT C MOB COMP NET
   TEXAS INSTRUMENTS INC, 2008, 2 4 GHZ IEEE 802 15
   Wang RH, 2007, MOBIHOC'07: PROCEEDINGS OF THE EIGHTH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P71
   Wood AD, 2002, COMPUTER, V35, P54, DOI 10.1109/MC.2002.1039518
   ZHU S, 2003, P WORKSH MOB WIR NET
NR 27
TC 7
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 73
DI 10.1145/2442116.2442123
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900007
DA 2024-07-18
ER

PT J
AU Mu, JQ
   Shankar, K
   Lysecky, R
AF Mu, Jingqing
   Shankar, Karthik
   Lysecky, Roman
TI Profiling and Online System-Level Performance and Power Estimation for
   Dynamically Adaptable Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Measurement; Performance; Performance and power estimation;
   online estimation; dynamically adaptable systems; non-intrusive
   profiling; dynamic hardware/software partitioning; embedded systems
ID RECONFIGURATION
AB Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize the system power consumption.
C1 [Mu, Jingqing; Shankar, Karthik; Lysecky, Roman] Univ Arizona, Dept Elect & Engn, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Mu, JQ (corresponding author), Univ Arizona, Dept Elect & Engn, Tucson, AZ 85721 USA.
EM jqmu@ece.aizona.edu; karthik1@ece.aizona.edu; rlysecky@ece.aizona.edu
RI Shankar, Karthik V/ABB-9636-2020
OI Shankar, Karthik V/0000-0001-6066-4990
FU National Science of Foundation [CNS-0844565]
FX This research was supported by the National Science of Foundation
   (CNS-0844565).
CR Abdelhalim MB, 2008, P IEEE COMP SOC ANN, P393
   Anderson JM, 1997, ACM T COMPUT SYST, V15, P357, DOI 10.1145/265924.265925
   Bauer L, 2008, DES AUT CON, P56
   Benini L, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P173, DOI 10.1109/LPE.1998.708184
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Dean J, 1997, INT SYMP MICROARCH, P292, DOI 10.1109/MICRO.1997.645821
   Fu WY, 2008, ANN IEEE SYM FIELD P, P87, DOI 10.1109/FCCM.2008.48
   Fu WY, 2005, ANN IEEE SYM FIELD P, P149
   Garcia P, 2006, EURASIP J EMBED SYST, DOI 10.1155/ES/2006/56320
   Gordon-Ross A, 2005, IEEE T COMPUT, V54, P1203, DOI 10.1109/TC.2005.165
   Graham S. L., 1982, SIGPLAN Notices, V17, P120, DOI 10.1145/872726.806987
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Guthaus M. R., 2001, PROCEEDINGS OF THE W
   Hazelwood Kim., 2006, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, CASES '06, P261, DOI 10.1145/1176760.1176793.29.M
   Herczeg Z, 2007, LECT NOTES COMPUT SC, V4644, P300
   Kean J.F., 2004, P FPGA04, P233
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LYSECKY R., 2006, ACM TRANSACTIONS ON
   Lysecky R, 2007, DES AUT TEST EUROPE, P141
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   MAMIDIPAKA M., 2004, UC IRVINE CENTER FOR
   Mu JQ, 2009, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1640457.1640459
   Resano J, 2003, LECT NOTES COMPUT SC, V2778, P585
   Shafique Muhammad, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P55, DOI 10.1145/1687399.1687411
   Shanker K, 2009, DES AUT CON, P130
   Smit GJM, 2002, LECT NOTES COMPUT SC, V2438, P171
   Tong JG, 2008, J COMPUT, V3, P1, DOI 10.4304/jcp.3.6.1-14
   Varma A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274864
   Xiaolan Zhang, 1997, Operating Systems Review, V31, P15, DOI 10.1145/269005.266640
   [No title captured]
NR 30
TC 5
Z9 6
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 85
DI 10.1145/2442116.2442135
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900019
DA 2024-07-18
ER

PT J
AU Zhang, FX
   Burns, A
AF Zhang, Fengxiang
   Burns, Alan
TI Schedulability Analysis of EDF-Scheduled Embedded Real-Time Systems with
   Resource Sharing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Embedded and real-time systems;
   resource sharing; schedulability analysis; scheduling; algorithms;
   earliest deadline first; control and reliability
AB Earliest Deadline First (EDF) is the most widely studied optimal dynamic scheduling algorithm for uniprocessor real-time systems. In the existing literature, however, there is no complete exact analysis for EDF scheduling when both resource sharing and release jitter are considered. Since resource sharing and release jitter are important characteristics of embedded real-time systems, a solid theoretical foundation should be provided for EDF scheduled systems. In this paper, we extend traditional processor demand analysis to let arbitrary deadline real-time tasks share non-preemptable resources and suffer release jitter. A complete and exact schedulability analysis for EDF scheduled systems is provided. This analysis is incorporated into QPA (Quick Processor-demand Analysis) which provides an efficient implementation of the exact test.
C1 [Zhang, Fengxiang] Southwest Univ, Sch Comp & Informat Sci, Chongqing, Peoples R China.
   [Burns, Alan] Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
C3 Southwest University - China; University of York - UK
RP Zhang, FX (corresponding author), Southwest Univ, Sch Comp & Informat Sci, Chongqing, Peoples R China.
EM zhangfx@ieee.org; alan.burns@york.ac.uk
RI Burns, Alan/AAF-2700-2019; Zhang, Fengxiang/D-8147-2017
OI Zhang, Fengxiang/0000-0003-2476-9853
FU National Natural Science Foundation of China [61202042]; EPSRC
FX This work is supported by the National Natural Science Foundation of
   China under grant 61202042 and the EPSRC funded Tempo project in the
   U.K.
CR [Anonymous], 2009, Real-Time Systems and Programming Languages
   BAKER T., 1991, J REAL TIME SYSTEMS, V3, P1
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Baruah SK, 2006, REAL TIM SYST SYMP P, P379, DOI 10.1109/RTSS.2006.41
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   BURNS A, 1995, IEEE T SOFTWARE ENG, V21, P475, DOI 10.1109/32.387477
   Buttazzo G., 2005, S COMP SCI
   CHEN MI, 1990, REAL-TIME SYST, V2, P325, DOI 10.1007/BF01995676
   Crespo IRA, 1996, J REAL TIME SYSTEMS, V11, P19
   Davis RI, 2005, REAL TIM SYST SYMP P, P389
   Davis RI, 2006, P IEEE REAL TIM SYST
   Fengxiang Zhang, 2010, 2010 2nd International Conference on Software Technology and Engineering (ICSTE 2010), P170, DOI 10.1109/ICSTE.2010.5608891
   JEFFAY K, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P89, DOI 10.1109/REAL.1992.242673
   Klein M.H., 1993, PRACTITIONERS HDB RE
   LEUNG JYT, 1980, INFORM PROCESS LETT, V11, P115, DOI 10.1016/0020-0190(80)90123-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Saewong S, 2002, EUROMICRO, P173
   SHA L, 1991, IEEE T COMPUT, V40, P793, DOI 10.1109/12.83617
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SPURI M., 1996, 2272 INRIA
   Stankovic J. A., 1998, Deadline Scheduling for RealTime Systems EDF and Related Algorithms
   ZHANG F., 2008, 426 YCS U YORK
   Zhang FX, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P423, DOI 10.1109/RTSS.2007.12
   Zhang FX, 2009, EUROMICRO, P76, DOI 10.1109/ECRTS.2009.20
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
   Zuhily A, 2007, INFORM PROCESS LETT, V103, P247, DOI 10.1016/j.ipl.2007.04.006
NR 27
TC 12
Z9 14
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 67
DI 10.1145/2442116.2442117
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900001
DA 2024-07-18
ER

PT J
AU Godary-Dejean, K
   Andreu, D
AF Godary-Dejean, Karen
   Andreu, David
TI Formal Validation of a Deterministic MAC Protocol
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Verification; Distributed architecture; MAC determinist
   protocol; Time Petri Nets
ID PETRI
AB This article deals with the formal validation of STIMAP, a medium access protocol that has been designed to meet the specific requirements of an implantable network-based neuroprosthesis. This article presents the modeling and the validation of its medium access, using model checking on Time Petri Nets. Doing so, we show that existent formal methods and tools are not perfectly suitable for the validation of real systems, especially when some hardware parameters have to be considered. This article then presents how these difficulties have been managed during the modeling and verification phases, and gives the validation results for STIMAP, providing constraints to respect.
C1 [Godary-Dejean, Karen] CNRS, LIRMM, UMR 5506, UMSF, F-34095 Montpellier 5, France.
   [Andreu, David] INRIA, LIRMM, UMSF, Demar Team, Paris, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite
   Paul-Valery; Universite Perpignan Via Domitia; Universite de
   Montpellier; Centre National de la Recherche Scientifique (CNRS);
   Universite Paul-Valery; Universite Perpignan Via Domitia; Universite de
   Montpellier; Inria
RP Godary-Dejean, K (corresponding author), CNRS, LIRMM, UMR 5506, UMSF, 161 Rue Ada, F-34095 Montpellier 5, France.
EM godary@lirmm.fr
RI Andreu, David/K-1784-2018
OI Andreu, David/0000-0002-0744-9447
CR Alur R., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P592, DOI 10.1145/167088.167242
   Andreu D, 2009, J NEURAL ENG, V16, P227
   Andreu D, 2008, P IEEE ANN S VLSI, P119
   Berard B., 2001, Systems and Software Verification
   Berthomieu B, 2004, INT J PROD RES, V42, P2741, DOI [10.1080/00207540412331312688, 10.1080/00207540410001705257]
   BERTHOMIEU B, 1991, IEEE T SOFTWARE ENG, V17, P259, DOI 10.1109/32.75415
   Bruyère V, 2007, LOG METH COMPUT SCI, V3, DOI 10.2168/LMCS-3(1:7)2007
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   David A, 2000, EUROMICRO, P165, DOI 10.1109/EMRTS.2000.854004
   Garrido P.P., 2008, 1 INT C SIM TOOLS TE, P1
   Godary K, 2007, P 7 IFAC INT C FIELD, P119
   Hsueh MC, 1997, COMPUTER, V30, P75, DOI 10.1109/2.585157
   Merlin P. M., 1974, A study of the recoverability of computing systems
   SIFAKIS J, 1982, THEOR COMPUT SCI, V18, P227, DOI 10.1016/0304-3975(82)90067-6
   Souquet G, 2007, P 9 INT WORKSH FUNCT, P71
   Stauner T, 1997, LECT NOTES COMPUT SC, V1201, P139, DOI 10.1007/BFb0014722
   Traonouez LM, 2009, J UNIVERS COMPUT SCI, V15, P3273
NR 17
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 6
DI 10.1145/2406336.2406342
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mosbahi, O
AF Mosbahi, Olfa
TI Combining Formal Methods for the Development of Reactive Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Event-B method; Language TLA(+); predicate
   diagrams; model-checking; theorem-proving
ID TEMPORAL LOGIC; VERIFICATION
AB This article deals with the use of two verification approaches: theorem proving and model checking. We focus on the Event-B method by using its associated theorem proving tool (Click_n_Prove), and on the language TLA(+) by using its model checker TLC. By considering the limitation of the Event-B method to invariance properties, we propose to apply the language TLA(+) to verify liveness properties on a software behavior. We extend first the expressivity and the semantics of a B model (called temporal B model) to deal with the specification of fairness and eventuality properties. Second, we give transformation rules from a temporal B model into a TLA(+) module. We present in particular, our prototype system called B2TLA(+), that we have developed to support this transformation; then we can verify these properties thanks to the model checker TLC on finite state systems. For the verification of infinite-state systems, we propose the use of the predicate diagrams. We illustrate our approach on a case study of a parcel sorting system.
C1 [Mosbahi, Olfa] Nancy Univ, INRIA Lorraine, LORIA, Nancy, France.
   [Mosbahi, Olfa] Tunis El Manar Univ, Tunis, Tunisia.
C3 Universite de Lorraine; Universite de Tunis-El-Manar
RP Mosbahi, O (corresponding author), Xidian Univ, Xian, Peoples R China.
EM olfamosbahi@gmail.com
CR Abrial J., 1996, 1 C B METHOD PUTTING, P169
   Abrial J.-R., 1997, Mathematical Methods in Program Development, P129
   Abrial J.-R, 2007, THEOREM PROVING HIGH, V2758
   Abrial J.-R, 1996, P 2 INT C B Z US FOR
   Abrial JR, 1998, LECT NOTES COMPUT SC, V1393, P83
   ABRIAL JR, 2000, EVENT DRIVEN CIRCUIT
   [Anonymous], 1992, TEMPORAL LOGIC REACT, DOI DOI 10.1007/978-1-4612-0931-7
   [Anonymous], 1990, Predicate Calculus and Program Semantics
   Archer M., 2003, P STRATA
   Arkoudas K, 2003, LECT NOTES COMPUT SC, V3051, P21
   Back R.-J., 1998, Refinement Calculus
   Back R. J. R., 1990, LECT NOTES COMPUTER, V430
   BACK RJR, 1989, LECT NOTES COMPUT SC, V375, P115
   Barradas H. R., 2002, Integrated Formal Methods. Third International Conference, IFM 2002. Proceedings (Lecture Notes in Computer Science Vol.2335), P360
   Bellegarde F, 2002, LECT NOTES COMPUTER, V2272
   Bert D, 2000, LECT NOTES COMPUT SC, V1945, P235
   Cansell D, 2001, J UNIVERS COMPUT SCI, V7, P159
   Cansell D, 2001, P WORKSH INT DIAGR F
   Chandy K.M., 1989, Parallel program design
   Clarke E, 2001, LECT NOTES COMPUT SC, V2000, P176
   Clarke E. M, 1997, P INT S LOG PROGR
   Clarke E. M, 1994, APPL VERIFICATION FI
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   Clarke EM, 1999, MODEL CHECKING, P1
   Clearsy, 2004, TECHN NOT VERS B3 7
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   DIJKSTRA EW, 1976, DISCIPLINE PROGRAMMI, pCH14
   DIJKSTRA RM, 1995, INFORM PROCESS LETT, V53, P329, DOI 10.1016/0020-0190(94)00215-K
   Fejoz L, 2005, P INT WORKSH AUT VER
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   HOLZMANN GJ, 2003, P FORM METH EUR C
   Julliand J., 1999, IFM'99. Proceedings of the 1st International Conference on Integrated Formal Methods, P89
   Kaltenbach M, 1994, CSTR9431 U TEX AUST
   Kaufmann Matt., 2004, SPANISH ROYAL ACAD S, V98, P181
   LAMPORT L, 1994, ACM T PROGR LANG SYS, V16, P872, DOI 10.1145/177492.177726
   Lamport L, 2003, TLC TLA MODEL CHECKE
   Lamport L., 2002, SPECIFYING SYSTEMS T
   Leuschel M, 2003, LECT NOTES COMPUT SC, V2805, P855
   MANNA Z, 1994, CSTR941518 STANF U
   Masson PA, 2000, LECT NOTES COMPUT SC, V1945, P398
   Mery D., 1992, P 4 INT COMP AID VER, P343
   Mery D, 1998, P 9 S INF CONTR MAN
   Mosbahi O, 2008, THESIS LORIA CAMPUS
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Shankar N., 2000, CONCUR 2000 - Concurrency Theory. 11th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1877), P1
   Spivey J.M, 1988, UNDERSTANDING Z SPEC, V3
NR 46
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 16
DI 10.1145/2406336.2406352
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100016
DA 2024-07-18
ER

PT J
AU Garg, S
   Marculescu, D
AF Garg, Siddharth
   Marculescu, Diana
TI On the Impact of Manufacturing Process Variations on the Lifetime of
   Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Wireless sensor networks; process
   variations; lifetime
ID POWER
AB The lifetime of individual nodes in a sensor network depends strongly on the leakage power of the nodes in idle state. With technology scaling, variability in leakage power dissipation of sensor nodes will cause increased variability in their lifetimes. In this article, we analyze how the lifetime variations of sensor nodes affect the performance of the sensor network as a whole. We demonstrate the use of the proposed framework to explore deployment cost versus performance trade-offs for sensor networks. Results indicate that up to 37% improvement in the critical lifetime of a sensor network can be obtained with a 20% increase in deployment cost.
C1 [Garg, Siddharth] Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
   [Marculescu, Diana] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 University of Waterloo; Carnegie Mellon University
RP Garg, S (corresponding author), Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
EM s6garg@ecemail.uwaterloo.ca
RI Marculescu, Diana/Q-4925-2019
OI Marculescu, Diana/0000-0002-5734-4221
CR [Anonymous], P 4 INT S INF PROC S
   [Anonymous], IEEE J SOLID STATE C
   Borkar S, 2003, DES AUT CON, P338
   Chakrabarti D, 2007, IEEE INFOCOM SER, P1316, DOI 10.1109/INFCOM.2007.156
   Gilks Walter R., 1995, Markov chain Monte Carlo in practice
   Gupta P., 1998, STOCHASTIC ANAL CONT, P547
   Hanson S, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P363, DOI 10.1109/LPE.2006.4271868
   Hempstead M., 2006, Proc. of the 2006 International Conference on Compilers, Architecture, P368
   Li X, 2006, DES AUT CON, P103, DOI 10.1109/DAC.2006.229185
   Natarajan S, 1998, INT SYM DEFEC FAU TO, P73, DOI 10.1109/DFTVS.1998.732153
   Shah RC, 2002, IEEE WCNC, P350, DOI 10.1109/WCNC.2002.993520
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   Stanley-Marbell P, 2007, LECT NOTES COMPUT SC, V4367, P168
   Yi CW, 2006, IEEE T COMMUN, V54, P510, DOI 10.1109/TCOMM.2006.869803
   Zamora NH, 2007, DES AUT TEST EUROPE, P564
   Zamora NH, 2007, 2007 FIRST ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, P1, DOI 10.1109/DATE.2007.364653
NR 16
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 33
DI 10.1145/2220336.2220345
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jeong, J
   Culler, D
AF Jeong, Jaein
   Culler, David
TI Predicting the Long-Term Behavior of a Micro-Solar Power System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Verification;
   Micro-solar power system; radiation models; obstructions; weather
   effects; validation
AB Micro-solar power system design is challenging because it must address long-term system behavior under highly variable solar energy conditions and consider a large space of design options. Several micro-solar power systems and models have been made, validating particular points in the whole design space. We provide a general architecture of micro-solar power systems-comprising key components and interconnections among the components-and formalize each component in an analytical or empirical model of its behavior. To model the variability of solar energy, we provide three solar radiation models, depending on the degree of information available: an astronomical model for ideal conditions, an obstructed astronomical model for estimating solar radiation under the presence of shadows and obstructions, and a weather-effect model for estimating solar radiation under weather variation. Our solar radiation models are validated with a concrete design, the HydroWatch node, thus achieving small deviation from the long-term measurement. They can be used in combination with other micro-solar system models to improve the utility of the load and estimate the behavior of micro-solar power systems more accurately. Thus, our solar radiation models provide more accurate estimations of solar radiation and close the loop for micro-solar power system modeling.
C1 [Jeong, Jaein] Cisco Syst, San Jose, CA USA.
   [Culler, David] Univ Calif Berkeley, Div Comp Sci, Berkeley, CA 94720 USA.
C3 Cisco Systems Inc; University of California System; University of
   California Berkeley
RP Jeong, J (corresponding author), Cisco Syst, San Jose, CA USA.
EM jajeong@cisco.com; culler@eecs.berkeley.edu
FU Defense Advanced Research Projects Agency [F33615-01-C-1895]; Keck
   Foundation; National Science Foundation [0435454, 0454432]; Korea
   Foundation for Advanced Studies Fellowship; Direct For Computer & Info
   Scie & Enginr [0454432, 0435454] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems [0454432, 0435454]
   Funding Source: National Science Foundation
FX This work was supported by the Defense Advanced Research Projects Agency
   (grant F33615-01-C-1895), the Keck Foundation (grant HydroWatch Center),
   and the National Science Foundation (grant 0435454 "NeTS-NR" and 0454432
   "CNS-CRI"). It was also supported by the Korea Foundation for Advanced
   Studies Fellowship, as well as generous gifts from the Hewlett-Packard
   Company, Intel Research, and California MICRO.
CR [Anonymous], P C DES AUT TEST EUR
   [Anonymous], NATL SOLAR RAD DATAB
   [Anonymous], P 1 S NETW SYST DES
   [Anonymous], P 1 INT C WIR COMM V
   BMS, 2008, BMS
   CANNON T. W., 1988, P 20 IEEE PHOT SPEC
   CHEN B, 2001, P 7 ANN INT C MOB CO
   CORKE P., 2007, P 4 IEEE WORKSH EMB
   DAVE JV, 1975, IBM J RES DEV, V19, P539, DOI 10.1147/rd.196.0539
   Dust Networks, 2006, TECHN OV TIM SYNCHR
   Dutta P., 2006, P 5 INT C INF PROC S
   Handziski V., 2006, P 2 INT WORKSH MULT
   HEIDEMANN J., 2004, IEEE ACM T NETW
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   KANSAL A., 2004, P JOINT INT C MEAS M
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kim S., 2007, THESIS U CALIFORNIA
   Landsiedel O, 2005, Second IEEE Workshop on Embedded Networked Sensors, P37, DOI 10.1109/EMNETS.2005.1469097
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   Montenegro G., 2007, Transmission of IPv6 Packets over IEEE 802.15.4 Networks Internet Engineering Task Force RFC-4944
   MOSER C, 2006, P 18 EUR C REAL TIM
   MOSER C., 2006, P IFIP C MOD DRIV DE
   NAHAPETIAN A., 2007, P C DES AUT TEST EUR
   NATH S., 2004, P 2 ACM C EMB NETW S
   OSTERWALD R. R., 2002, P 29 IEEE PHOT SPEC
   PARK C., 2006, IEEE SEN AD HOC COMM
   PARK S., 2000, P INT WORKSH MOD AN
   PARK S., 2001, P WINT SIM C
   PETERSON JT, 1978, J APPL METEOROL, V17, P1595, DOI 10.1175/1520-0450(1978)017<1595:URSRAA>2.0.CO;2
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   PRADHAN S. S., 2002, IEEE SIGNAL PROCESS
   Raghunathan V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P457
   ROBINSON E., 1982, 600382076 US EPA
   SCAGLIONE A., 2002, P 8 ANN INT C MOB CO
   SHNAYDER V, 2004, P 2 ACM C EMB NETW S
   SIMJEE F, 2006, P INT S LOW POW EL D
   SIMON G., 2003, P IEEE AER C
   SORBER J., 2007, P 5 ACM C EMB NETW S
   SUNDRESH S., 2004, P 37 ANN SIM S
   Szewczyk R., 2004, P 2 ACM C EMB NETW S
   Tolle G., 2005, P 3 ACM C EMB NETW S
   VARSHNEY M., 2007, P 7 INT C INF PROC S
   VIGORITO C. M., 2007, IEEE SENS AD HOC COM
   Werner-Allen G, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P483
   YE W, 2006, P 4 ACM C EMB NETW S
   ZHANG J., 2007, P IEEE INT C COMM
   ZHANG P., 2004, P 2 ACM C EMB NETW S
NR 48
TC 10
Z9 10
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 35
DI 10.1145/2220336.2220347
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900010
DA 2024-07-18
ER

PT J
AU Franke, B
AF Franke, Bjoern
TI Statistical Performance Modeling in Functional Instruction Set
   Simulators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Measurement; Performance; Instruction set simulator;
   cycle-accurate simulator; statistical performance modeling
AB Despite the recent progress in improving the speed of instruction-accurate simulators cycle-accurate simulation is still prohibitively slow for all but the most basic programs. In this article we present a statistical machine learning approach to performance estimation in fast, instruction accurate simulators and evaluate our methodology comprehensively against three popular embedded RISC processors and about 300 embedded applications. We show that our methodology is capable of providing accurate performance estimations with an average error of less than 3.9% while, on average, operating approximate to 14.5 times faster than cycle-accurate simulation.
C1 Univ Edinburgh, Sch Informat, ICSA, Edinburgh EH8 9AB, Midlothian, Scotland.
C3 University of Edinburgh
RP Franke, B (corresponding author), Univ Edinburgh, Sch Informat, ICSA, 10 Crichton St, Edinburgh EH8 9AB, Midlothian, Scotland.
EM bfranke@inf.ed.ac.uk
OI Franke, Bjorn/0000-0002-1219-8523
FU EPSRC [EP/I013539/1] Funding Source: UKRI
CR AMARASINGHE S., 2007, STREAMIT BENCHMARKS
   [Anonymous], 1995, MONOGRAPHS STAT APPL
   [Anonymous], 2006, P 15 INT C PARALLEL
   APPLE INC., 2007, APPL CHUD TOOLS
   ARC INTERNATIONAL, 2007, ARC VTOC TOOL
   ARC INTERNATIONAL, 2007, ARC 700 COR FAM BROC
   AUSTIN T. M., 2007, POINTER INTENSIVE BE
   Austin ToddM., 1993, EFFICIENT DETECTION
   Bammi J. R., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P82, DOI 10.1109/HSC.2000.843712
   Bontempi G, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P971, DOI 10.1109/DATE.2002.998417
   De Bus B, 2004, ACM SIGPLAN NOTICES, V39, P211, DOI 10.1145/998300.997194
   Diniz PC, 2003, LECT NOTES COMPUT SC, V2659, P916
   Eeckhout L, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P25, DOI 10.1109/PACT.2001.953285
   Eeckhout L, 2003, IEEE MICRO, V23, P26, DOI 10.1109/MM.2003.1240210
   EEMBC, 2008, EEMBC BENCHM
   Franke B., 2008, P 11 INT WORKSHOP SO, P69, DOI DOI 10.1145/1361096.1361109
   FREESCALE SEMICONDUCTOR INC., 2007, SIMG4 TIM MOD
   FREESCALE SEMICONDUCTOR INC., 2007, MPC 7410 RISC MICR H
   Hamerly Greg, 2005, Journal of Instruction Level Parallelism, V7, P1
   Hoffmann A., 2002, Architecture Exploration for Embedded Proces- sors with LISA
   HSU CH, 1998, P WORKSH PROF FEEDB
   Intel Corporation, 2000, INT STRONGARM SA 111
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   Kempf T, 2006, DES AUT TEST EUROPE, P466
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   LEE C., 2007, MEDIABENCH
   Lee C., 1998, Utdsp benchmark suite
   LEE CH, 1997, P 30 ANN IEEE ACM IN
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   O'Boyle, 2007, P 4 INT C COMP FRONT, P131, DOI DOI 10.1145/1242531.1242553
   Oyamada MS, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P175, DOI 10.1145/1016568.1016617
   Peng HC, 2005, IEEE T PATTERN ANAL, V27, P1226, DOI 10.1109/TPAMI.2005.159
   Powell D.C., 2009, P 7 IEEE ACM INT C H, P315, DOI DOI 10.1145/1629435.1629478
   Reshadi M, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P13, DOI 10.1109/CODESS.2003.1275249
   RESHADI M., 2003, P C DES AUT
   Reshadi M, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1509288.1509292
   Schwaighofer A., 2003, Advances in Neural Information Processing Systems, P977
   Snyder W., 2007, VERILATOR
   Tan L., 2006, The Worst Case Execution Time Tool Challenge 2006: The External Test
   TOPHAM N., 2007, P WORKSH MOD BENCHM
   Weber SJ, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P18
   Williams CKI, 1996, ADV NEUR IN, V8, P514
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Zivojnovic V., 1994, P INT C SIGN PROC TE
NR 44
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 22
DI 10.1145/2180887.2180899
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900012
DA 2024-07-18
ER

PT J
AU Li, LA
   Xue, JL
   Knoop, J
AF Li, Lian
   Xue, Jingling
   Knoop, Jens
TI Scratchpad Memory Allocation for Data Aggregates via Interval Coloring
   in Superperfect Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Experimentation; Performance; Scratchpad memory;
   SPM allocation; interference graph; interval coloring; superperfect
   graph
ID REGISTER; COMPLEXITY
AB Existing methods place data or code in scratchpad memory (SPM) by relying on heuristics or resorting to integer programming or mapping it to a graph-coloring problem. In this article, the SPM allocation problem for arrays is formulated as an interval coloring problem. The key observation is that in many embedded C programs, two arrays can bemodeled such that either their live ranges do not interfere or one contains the other (with good accuracy). As a result, array interference graphs often form a special class of superperfect graphs (known as comparability graphs), and their optimal interval colorings become efficiently solvable. This insight has led to the development of an SPM allocation algorithm that places arrays in an interference graph in SPM by examining its maximal cliques. If the SPM is no smaller than the clique number of an interference graph, then all arrays in the graph can be placed in SPM optimally. Otherwise, we rely on containment-motivated heuristics to split or spill array live ranges until the resulting graph is optimally colorable. We have implemented our algorithm in SUIF/machSUIF and evaluated it using a set of embedded C benchmarks from MediaBench and MiBench. Compared to a graph-coloring algorithm and an optimal ILP algorithm (when it runs to completion), our algorithm achieves close-to-optimal results and is superior to graph coloring for the benchmarks tested.
C1 [Li, Lian; Xue, Jingling] Univ New S Wales, Sch Comp Sci & Engn, Programming Languages & Compilers Grp, Sydney, NSW 2052, Australia.
   [Knoop, Jens] Vienna Univ Technol, Inst Comp Prachen, A-1040 Vienna, Austria.
C3 University of New South Wales Sydney; Technische Universitat Wien
RP Li, LA (corresponding author), Univ New S Wales, Sch Comp Sci & Engn, Programming Languages & Compilers Grp, Sydney, NSW 2052, Australia.
RI Guo, yongqing/KDS-5864-2024; Xue, Jingling/AAE-1991-2020; Li,
   Huizhen/JPX-2563-2023
OI Xue, Jingling/0000-0003-0380-3506; 
FU ARC [DP0665581, DP0881330]; Australian Research Council [DP0665581,
   DP0881330] Funding Source: Australian Research Council
FX This work is supported by ARC grants DP0665581 and DP0881330.
CR ANDERSSON C, 2003, P 12 INT C COMP CONS
   [Anonymous], 2004, ANN DISCRETE MATH
   [Anonymous], 2000, Loop Tiling for Parallelism
   [Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   BOUCHEZ F, 2005, THESIS ENS LYON
   Bouchez F, 2007, INT SYM CODE GENER, P102
   CHOW FC, 1990, ACM T PROGR LANG SYS, V12, P501, DOI 10.1145/88616.88621
   Confessore G, 2002, DISCRETE APPL MATH, V120, P73, DOI 10.1016/S0166-218X(01)00282-7
   COOPER KD, 1998, P 7 INT C COMP CONST, P174
   CYTRON R, 1989, CONFERENCE RECORD OF THE SIXTEENTH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P25, DOI 10.1145/75277.75280
   DETLEFS D, 1999, 13 EUR C OBJ OR PROG, P258
   Fabri J., 1979, SIGPLAN Notices, V14, P83, DOI 10.1145/872732.806957
   FENG H, 2007, THESIS U NEW S WALES
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GAREY MR, 1976, J ACM, V23, P43, DOI 10.1145/321921.321926
   George L, 1996, ACM T PROGR LANG SYS, V18, P300, DOI 10.1145/229542.229546
   GERGOV J, 1999, SODA 99, P907
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   HACK S, 2006, P 15 INT C COMP CONS
   HISER JD, 2004, P 2004 ACM SIGPLAN S, P182
   Huang QG, 2003, 2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, P615
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   KIERSTEAD HA, 1991, DISCRETE MATH, V88, P231, DOI 10.1016/0012-365X(91)90011-P
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   Li L, 2007, ACM SIGPLAN NOTICES, V42, P207, DOI 10.1145/1273444.1254805
   Panda PR, 1997, EUR CONF DESIG AUTOM, P7, DOI 10.1109/EDTC.1997.582323
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   Panda PR, 1997, TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, P90, DOI 10.1109/ISSS.1997.621680
   Park J, 2004, ACM T PROGR LANG SYS, V26, P735, DOI 10.1145/1011508.1011512
   PEMMARAJU SV, 2005, J EXP ALGORITHMICS, V10
   Pereira FMQ, 2005, LECT NOTES COMPUT SC, V3780, P315
   Ravindran RA, 2005, INT SYM CODE GENER, P179, DOI 10.1109/CGO.2005.13
   Sjodin J., 2001, CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, P15
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Verma M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1264, DOI 10.1109/DATE.2004.1269069
   Wolfe M. J, 1987, Proceedings of the Third SIAM Conference on Parallel Processing for Scientific Computing, Philadelphia, PA, USA
   XUE J, 1997, PARALLEL PROCESSING, V7, P409
   Zeitlhofer T, 2003, SIGNAL PROCESS, V83, P1411, DOI 10.1016/S0165-1684(03)00089-6
   [No title captured]
NR 45
TC 10
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 28
DI 10.1145/1880050.1880064
PG 42
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Reddy, R
   Petrov, P
AF Reddy, Rakesh
   Petrov, Peter
TI Cache Partitioning for Energy-Efficient and Interference-Free Embedded
   Multitasking
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Cache memory; embedded
   multitasking; configurable cache; low-power; WCET
AB We propose a technique that leverages configurable data caches to address the problem of energy inefficiency and intertask interference in multitasking embedded systems. Data caches are often necessary to provide the required memory bandwidth. However, caches introduce two important problems for embedded systems. Caches contribute to a significant amount of power as they typically occupy a large part of the chip and are accessed frequently. In nanometer technologies, such large structures contribute significantly to the total leakage power as well. Additionally, cache outcomes in multitasking environments are notoriously difficult to predict, if not impossible, thus resulting in poor real-time guarantees. We study the effect of multiprogramming workloads on the data cache in a preemptive multitasking environment, and propose a technique which leverages configurable cache architectures to not only eliminate intertask cache interference, but also to significantly reduce both dynamic and leakage power. By mapping tasks to different cache partitions, interference is completely eliminated. Dynamic and leakage power are significantly reduced as only a subset of the cache is active at any moment. We introduce a profile-based, off-line algorithm, which identifies a beneficial cache partitioning. The OS configures the data cache during context-switch by activating the corresponding partition. Our experiments on a large set of multitasking benchmarks demonstrate that our technique not only efficiently eliminates intertask interference, but also significantly reduces both dynamic and leakage power.
C1 [Reddy, Rakesh] InHand Elect Inc, Rockwille, MD 20850 USA.
   [Petrov, Peter] Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Reddy, R (corresponding author), InHand Elect Inc, Rockwille, MD 20850 USA.
EM rreddy@ihe.com; ppetrov@ece.umd.edu
RI Petrov, Peter/HGT-9584-2022
CR AGARWAL A, 1988, ACM T COMPUT SYST, V6, P393, DOI 10.1145/48012.48037
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   Alt M., 1996, Static Analysis. Third International Symposium, SAS'96 Proceedings, P52
   [Anonymous], P INT S HIGH PERF CO
   *ARM LTD, ARM920T TECHN REF MA
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   CHEN H, 2001, P PAC RIM COMM COMP, P315
   Chiou D, 2000, DES AUT CON, P416, DOI 10.1145/337292.337523
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Gordon-Ross A, 2007, DES AUT CON, P234, DOI 10.1109/DAC.2007.375159
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Hu J., 2005, ACM Trans. on Embedded Computing Systems (TECS), V4, P851
   *INT CORP, INT XSCALE MICR
   Kim NS, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P54, DOI 10.1145/1013235.1013254
   Kim NS, 2002, INT SYMP MICROARCH, P219, DOI 10.1109/MICRO.2002.1176252
   Kirk D. B., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P229, DOI 10.1109/REAL.1989.63574
   Kirner R, 2001, EUROMICRO, P29, DOI 10.1109/EMRTS.2001.933993
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LI YS, 1997, P IEEE REAL TIM SYST, P148
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Mogul J.C., 1991, P INT C ARCHITECTURA, P75
   MUELLER F, 1995, SIGPLAN NOTICES, V30, P125, DOI 10.1145/216633.216677
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2007, CONF PROC INT SYMP C, P381, DOI 10.1145/1273440.1250709
   STARNER J, 2004, P ACM SIGPLAN SIGBED, P146
   Staschulat J, 2006, EUROMICRO, P227, DOI 10.1109/ECRTS.2006.33
   Staschulat J, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274863
   Suh GE, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P117
   TAN Y, 2005, P ACM SIGPLAN SIGBED, P175
   TANAKA K, 2003, P INN ARCH FUT GEN H
   THOZIYOOR S, 2008, CACTI 5 1 TECH REP
   VERA X, 2003, P REAL TIM SYST S IE, P145
   Wang S, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P139, DOI 10.1109/LPE.2006.4271823
   Wolfe A., 1994, Journal of Computer and Software Engineering, V2, P315
   Yang SH, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P151
   Yang SH, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P147, DOI 10.1109/HPCA.2001.903259
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zhang XD, 2004, MOL CANCER THER, V3, P425
NR 41
TC 24
Z9 33
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 16
DI 10.1145/1698772.1698774
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000002
DA 2024-07-18
ER

PT J
AU Kejariwal, A
   Veidenbaum, AV
   Nicolau, A
   Girkar, M
   Tian, XM
   Saito, H
AF Kejariwal, Arun
   Veidenbaum, Alexander V.
   Nicolau, Alexandru
   Girkar, Milind
   Tian, Xinmin
   Saito, Hideki
TI On the Exploitation of Loop-level Parallelism in Embedded Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Measurement; Multi-cores; system-on-chip (Soc); programming
   models; libraries; multithreading; vectorization; thread-level
   speculation; parallel loops
AB Advances in the silicon technology have enabled increasing support for hardware parallelism in embedded processors. Vector units, multiple processors/cores, multithreading, special-purpose accelerators such as DSPs or cryptographic engines, or a combination of the above have appeared in a number of processors. They serve to address the increasing performance requirements of modern embedded applications. To what extent the available hardware parallelism can be exploited is directly dependent on the amount of parallelism inherent in the given application and the congruence between the granularity of hardware and application parallelism. This paper discusses how loop-level parallelism in embedded applications can be exploited in hardware and software. Specifically, it evaluates the efficacy of automatic loop parallelization and the performance potential of different types of parallelism, viz., true thread-level parallelism (TLP), speculative thread-level parallelism and vector parallelism, when executing loops. Additionally, it discusses the interaction between parallelization and vectorization. Applications from both the industry-standard EEMBC (R)(1) 1.1, EEMBC 2.0 and the academic MiBench embedded benchmark suites are analyzed using the Intel (R)(2) C compiler. The results show the performance that can be achieved today on real hardware and using a production compiler, provide upper bounds on the performance potential of the different types of thread-level parallelism, and point out a number of issues that need to be addressed to improve performance. The latter include parallelization of libraries such as libc and design of parallel algorithms to allow maximal exploitation of parallelism. The results also point to the need for developing new benchmark suites more suitable to parallel compilation and execution.
C1 [Kejariwal, Arun; Veidenbaum, Alexander V.; Nicolau, Alexandru] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Girkar, Milind; Tian, Xinmin; Saito, Hideki] Intel Corp, Intel Compiler Lab, Santa Clara, CA 95051 USA.
C3 University of California System; University of California Irvine; Intel
   Corporation
RP Kejariwal, A (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM arun_kejariwal@computer.org
CR Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   AGBARIA A., 2006, 12 INT C PAR DISTR S, P79
   Allen J.R., 1983, Proc. of the Symposium on Principles of Programming Languages. POPL, P177
   Amdahl G.M., 1967, AFIPS 1967 SPRING JO, P483
   ANDERSON J, 1997, P 16 ACM S OP SYST P, P1
   [Anonymous], BLAS (Basic Linear Algebra Subprograms)
   [Anonymous], The Cell project at IBM research
   [Anonymous], Intel IXP1200 Network Processor
   AUERBACH JS, 1994, PROCEEDINGS OF THE WINTER 1994 USENIX CONFERENCE, P79
   BALL T, 1993, SIGPLAN NOTICES, V28, P300, DOI 10.1145/173262.155119
   BANERJEE U, 1993, P IEEE, V81, P211, DOI 10.1109/5.214548
   Banerjee U., 1993, LOOP TRANSFORMATION
   BERNSTEIN AJ, 1966, IEEE TRANS ELECTRON, VEC15, P757, DOI 10.1109/PGEC.1966.264565
   BIK A. J. C, 2004, SOFTWARE VECTORIZATI
   BIRD RS, 1977, COMMUN ACM, V20, P434, DOI 10.1145/359605.359630
   BODING F, 1991, P SUPERCOMPUTING 91, P273
   CHANDRA R, 1994, COMPUTER, V27, P13, DOI 10.1109/2.303616
   CHANDY KM, 1993, 00000203 CAL I TECHN
   Derby JH, 2003, INT CONF ACOUST SPEE, P301
   *EEMBC, EEMBC BENCH
   Fisher J.A., 2004, Embedded Computing: A VLIW Approach To Architecture, Compilers And Tools
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   FLYNN MJ, 1966, PR INST ELECTR ELECT, V54, P1901, DOI 10.1109/PROC.1966.5273
   Franchetti F., 2003, PROC IEEE INT PARALL, P58
   FRANKLIN M, 1992, ACM COMP AR, V20, P58, DOI 10.1145/146628.139703
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gehani N.H., 1989, CONCURRENT C PROGRAM
   Gerber R., 2006, SOFTWARE OPTIMIZATIO
   GRIMSHAW AS, 1991, CS9107 U VIRG
   GUPTA R, 1990, IEEE T SOFTWARE ENG, V16, P421, DOI 10.1109/32.54294
   GUTHIER L, 2001, P DES AUT TEST C EUR, P679
   HALFHILL TR, 2006, MICROPROCESSOR REPOR
   Hank RE, 1997, INT J PARALLEL PROG, V25, P113, DOI 10.1007/BF02700049
   HATCHER PJ, 1991, IEEE T PARALL DISTR, V2, P377, DOI 10.1109/71.86112
   HERITY D, 2006, APPL DISTRIBUTED SYS
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   HWU WMW, 1993, J SUPERCOMPUT, V7, P229, DOI 10.1007/BF01205185
   *INTEL, VTUNE PERF AN 8 0 WI
   *INTEL, TER RES CHIP
   *INTEL, YON MULT PROC ARCH D
   *INTEL, MULT COR PROC ARCH D
   *INTEL, 2007, QUAD COR KENTSF TARG
   Jerraya A., 2004, MULTIPROCESSOR SYSTE
   JOHNSON RE, 1997, P S SOFTW REUS ACM N
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kejariwal A, 2006, P 4 INT C HARDW SOFT, P173
   Kejariwal A., 2006, ICS, page, P24
   Kejariwal A., READING LIST PERFORM
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   KUCK D, 2005, PLATFORM 2015 SOFTWA
   Kuck D., 1978, STRUCTURE COMPUTERS, V1
   Kwong Y.-S., 1982, REDUCTIONS LIVELOCKS
   LARUS JR, 1993, IEEE T PARALL DISTR, V4, P812, DOI 10.1109/71.238302
   LEE ED, 2006, UCBEECS20061 TR EECS
   Liles A. G., 1979, IBM Technical Disclosure Bulletin, V22, P3013
   Liu Y.A., 1999, P 2000 ACM SIGPLAN W, P73
   Lundstrom S. F., 1980, Proceedings of the 1980 International Conference on Parallel Processing, P19
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   MacDonald S, 2002, PARALLEL COMPUT, V28, P1663, DOI 10.1016/S0167-8191(02)00190-4
   Mahlke S.A., 1992, Proceedings of the 25th Annual International Symposium on Microarchitecture, MICRO 25, P45, DOI [10.1109/MICRO.1992.696999, DOI 10.1109/MICRO.1992.696999]
   MASSINGILL BL, 2000, P 6 EUR C PAR COMP E, P678
   McMahon T. P., 1996, Proceedings. Second MPI Developer's Conference, P180, DOI 10.1109/MPIDC.1996.534111
   *MIBENCH, MIBENCH VERS 1 0
   Muchnick S., 1997, ADV COMPILER DESIGN
   Muchnick StevenS., 2000, ADV COMPILER DESIGN
   Nemirovsky M. D., 1991, Proceedings of the 24th International Symposium on Microarchitecture. MICRO 24, P163, DOI 10.1145/123465.123498
   NICOLAU A, 1985, P INT C PAR PROC IEE
   Nuzman D, 2006, ACM SIGPLAN NOTICES, V41, P132, DOI 10.1145/1133981.1133997
   POLYCHRONOPOULO.C, 1987, P INT C PAR PROC ACM
   PRAKASH S, 1992, J PARALLEL DISTR COM, V16, P338, DOI 10.1016/0743-7315(92)90017-H
   Rae A, 1998, PROC INT SYMP SYST, P83, DOI 10.1109/ISSS.1998.730602
   RAU BR, 1981, P 14 ANN WORKSH MICR, P183
   RAU BR, 1993, READ COMPUT ARCH, V7, P97
   Ren G., 2005, Parallel and Distributed Processing Symposium, p89b, DOI [10.1109/IPDPS.2005.94, DOI 10.1109/IPDPS.2005.94]
   REN G, 2006, P 2006 ACM SIGPLAN C, P118, DOI DOI 10.1145/1133981.1133996
   Snir M., 1995, MPI: The Complete Reference
   *SPEC, SPEC STAND PERF EV C
   Sun F, 2005, I CONF VLSI DESIGN, P551
   SUTTER H, 2005, ACM QUEUE, V3, P7
   Thakur R., 1994, PROC SCALABLE PARALL, P119
   TIAN X, 2002, INTEL TECHN J, V3, P1
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   TULISEN DM, 1995, P 22 ANN INT S COMP, P392
   TURLEY J, 2003, EMBEDDED PROCESSORS
   Vajapeyam S, 1999, CONF PROC INT SYMP C, P16, DOI 10.1109/ISCA.1999.765936
   van Eijndhoven J. T. J., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P586, DOI 10.1109/ICCD.1999.808601
   Wang PH, 2004, IEEE MICRO, V24, P74, DOI 10.1109/MM.2004.75
   WINSLETT M, 1996, P SCAL PAR LIB C IEE, V3
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
   Wu Peng., 2005, PROC 19 ANN INT C SU, P169
   YANG WS, 2003, ZIOLIB PARALLEL I O
   Zima Hans., 1991, SUPERCOMPILERS PARAL
   1989, CM 2 THINKING MACHIN
   HOOD USER LEVEL THRE
   [No title captured]
   INTEL IXP2850 NETWOR
   AUTO VECTORIZATION G
   OMAP2420
   INTEL 8 0 MATH KERNE
   XEON DUAL CORE INTEL
   ATLAS AUTOMATICALLY
NR 101
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 10
DI 10.1145/1457255.1457257
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400002
DA 2024-07-18
ER

PT J
AU Zhong, XL
   Xu, CZ
AF Zhong, Xiliang
   Xu, Cheng-Zhong
TI System-wide energy minimization for real-time tasks: Lower bound and
   approximation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; real-Time systems; power-aware scheduling; dynamic power
   management; dynamic voltage scaling
ID REWARD
AB We present a dynamic voltage scaling (DVS) technique that minimizes system-wide energy consumption for both periodic and sporadic tasks. It is known that a system consists of processors and a number of other components. Energy-aware processors can be run in different speed levels; components like memory and I/O subsystems and network interface cards can be in a standby state when they are active, but idle. Processor energy optimization solutions are not necessarily efficient from the perspective of systems. Current system-wide energy optimization studies are often limited to periodic tasks with heuristics in getting approximated solutions. In this paper, we develop an exact dynamic programming algorithm for periodic tasks on processors with practical discrete speed levels. The algorithm determines the lower bound of energy expenditure in pseudopolynomial time. An approximation algorithm is proposed to provide performance guarantee with a given bound in polynomial running time. Because of their time efficiency, both the optimization and approximation algorithms can be adapted for online scheduling of sporadic tasks with irregular task releases. We prove that system- wide energy optimization for sporadic tasks is NP-hard in the strong sense. We develop (pseudo-) polynomial-time solutions by exploiting its inherent properties.
C1 [Zhong, Xiliang; Xu, Cheng-Zhong] Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA.
C3 Wayne State University
RP Zhong, XL (corresponding author), Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA.
EM xlzhong@wayne.edu; czxu@wayne.edu
RI XU, CHENGZHONG/AAX-1707-2020
OI XU, CHENGZHONG/0000-0001-9480-0356
CR Aydin H, 2001, IEEE T COMPUT, V50, P111, DOI 10.1109/12.908988
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen Jian-Jia., 2005, Proceedings of the 5th ACM International Conference on Embedded Software, P247
   Cheng H., 2005, 2 INT WORKSHOP POWER, P24
   Cho YJ, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387
   Choi K, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P29, DOI 10.1109/ICCAD.2004.1382538
   Dey JK, 1996, IEEE T COMPUT, V45, P802, DOI 10.1109/12.508319
   DUDZINSKI K, 1987, EUR J OPER RES, V28, P3, DOI 10.1016/0377-2217(87)90165-2
   Hong I, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P653, DOI 10.1109/ICCAD.1998.743089
   *INT, INT XSCALE ARCH
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kellerer H., 2004, Knapsack Problems. Springer Nature Book Archives Millennium, P317
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Knuth D. E., 2005, ART COMPUTER PROGRAM, V3
   Lee CH, 2004, REAL TIM SYST SYMP P, P319
   Li DX, 2005, DES AUT CON, P618, DOI 10.1109/DAC.2005.193885
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Mejia-Alvarez Pedro., 2004, ACM Transactions in Embedded Computing Systems, V3, P284
   MOCHOCKI B, 2005, IEEE REAL TIM EMB TE, P224
   Parra-Hernández R, 2005, IEEE T SYST MAN CY A, V35, P708, DOI 10.1109/TSMCA.2005.851140
   Pering T, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P96, DOI 10.1109/LPE.2000.876764
   Qadi A, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P52, DOI 10.1109/REAL.2003.1253253
   Quan G, 2004, REAL TIM SYST SYMP P, P309
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Seth K., 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P200
   Swaminathan V., 2005, ACM T EMBED COMPUT S, V4, P141
   Xie F, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P287, DOI 10.1109/LPE.2005.195529
   Xu R., 2004, Proceedings of ACM International Conference on Embedded Software (EMSOFT), P54
   Yuan WH, 2006, ACM T COMPUT SYST, V24, P292, DOI 10.1145/1151690.1151693
   Zhang F, 2005, IEEE T VEH TECHNOL, V54, P2125, DOI 10.1109/TVT.2005.858175
   ZHONG X, 2006, P INT C COMP AID DES
   ZHONG X, 2003, IEEE T COMPUT, V56, P358
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhuo JL, 2005, DES AUT CON, P628, DOI 10.1109/DAC.2005.193887
NR 35
TC 29
Z9 31
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 28
DI 10.1145/1347375.1347381
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900006
DA 2024-07-18
ER

PT J
AU Kumar, NJ
   Asokan, V
   Shivshankar, S
   Dean, AG
AF Kumar, Nagendra J.
   Asokan, Vasanth
   Shivshankar, Siddhartha
   Dean, Alexander G.
TI Efficient software implementation of embedded communication protocol
   controllers using asynchronous software thread integration with time-
   and space-efficient procedure calls
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM SIGBED/SIGPLAN Conference on Language, Compilers, and Tools for
   Embedded Systems
CY 2004
CL San Diego, CA
SP ACM SIGBED, ACM SIGPLAN
DE algorithms; design; experimentation; asynchronous software thread
   integration; hardware to software migration; fine-grain concurrency;
   software-implemented communication protocol controllers; J1850
ID CODE
AB The overhead of context switching limits efficient scheduling of multiple concurrent threads on a uniprocessor when real-time requirements exist. A software-implemented protocol controller may be crippled by this problem. The available idle time may be too short to recover through context switching, so only the primary thread can execute during message activity, slowing the secondary threads and potentially missing deadlines. Asynchronous software thread integration (ASTI) uses coroutine calls and integration, letting threads make independent progress efficiently, and reducing the needed context switches. We demonstrate the methods with a software implementation of an automotive communication protocol (J1850) and several secondary threads.
C1 [Kumar, Nagendra J.; Asokan, Vasanth; Shivshankar, Siddhartha; Dean, Alexander G.] N Carolina State Univ, Dept Elect & Comp Engn, Ctr Embedded Syst Res, Raleigh, NC 27695 USA.
C3 North Carolina State University
RP Kumar, NJ (corresponding author), N Carolina State Univ, Dept Elect & Comp Engn, Ctr Embedded Syst Res, Raleigh, NC 27695 USA.
EM njkumar@unity.ncsu.edu; vasokan@yahoo.com; sshivsh@unity.ncsu.edu;
   Alex_Dean@ncsu.edu
CR Allen F.E., 1972, CATALOGUE OPTIMIZING
   [Anonymous], ASPLOS 9 P 9 INT C A
   [Anonymous], 1992, J1850 SAE
   ARNOLD M, 2000, ACM SIGPLAN WORKSH D, P52
   ASOKAN V, 2003, THESIS N CAROLINA ST
   ASOKAN V, 2004, P INT C COMP ARCH SY
   *ATM CORP, 2002, AVR410 RC5 IR REM CO
   *ATM CORP, 2002, AVR320 SOFTW SPI MAS
   *ATM CORP, AVR STUD 3 52
   *ATM CORP, 1997, AVR304 HALF DUPL INT
   *ATM CORP, ATM 128 8 BIT AVR MI
   *ATM CORP, 2002, AVR308 SOFTW LIN SLA
   BECKMANN CJ, 1993, THESIS U ILLINOIS UR
   BRESLIN T, 1997, APPL NOTE 68HC05K0 I
   CHANG PP, 1992, SOFTWARE PRACT EXPER, V22, P349, DOI 10.1002/spe.4380220502
   CHOU P, 1995, P ACM IEEE DAC, P462
   COOPER KD, 1993, COMPUT LANG, V19, P105, DOI 10.1016/0096-0551(93)90005-L
   CORTADELLA J, 2000, DES AUT C
   Dean AG, 1998, REAL TIM SYST SYMP P, P322, DOI 10.1109/REAL.1998.739760
   DEAN AG, 2002, P 23 IEEE INT S REAL
   DEAN AG, 2000, THESIS CARNEGIE MELL
   DEAN AG, 1999, 2 WORKSH COMP ARCH S
   DEAN J, 1995, SIGPLAN C PROGR LANG, P93
   Edwards SA, 2000, DES AUT CON, P322, DOI 10.1145/337292.337429
   EMBACHER M, 1996, REPLACING DEDICATED
   *FREE SOFTW FDN, AVR GCC 3 2
   FRENCH RS, 1995, DES AUT CON, P151
   GANESAN P, 2004, P 10 IEEE REAL TIM E
   GEORGE S, HC05 SOFTWARE DRIVEN
   GOODHUE G, SOFTWARE DUPLEX UART
   GUPTA R, 1994, 15 IEEE REAL TIM SYS
   Gupta R. K., 1996, Design Automation for Embedded Systems, V1, P69, DOI 10.1007/BF00134684
   HA S, 1997, COMPILE TIME SCHEDUL
   Herbert TF, 1999, EMBED SYST PROGRAM, V12, P62
   HOLLAND S, 1999, CIRCUIT CELLAR, V107, P12
   KUMAR NJ, 2004, P 2004 ACM SIGPLAN S
   KUMAR NJ, 2003, THESIS N CAROLINA ST
   Lee E., 1987, IEEE T COMPUTERS
   Lee E. A., 1988, VLSI SIGNAL PROCESSI, P330
   LEUPERS R, 1999, IEEE ACM INT C COMP, P253
   Lin B, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P211, DOI 10.1109/DATE.1998.655859
   LOEFFLER C, 1988, P EUC GREN
   *MICR INC, 2000, MIC74 2 WIR SER I O
   *MICR TECHN INC, 2000, MCP2502X 5X CAN I O
   NAUFEL N, INTERFACING 68HC05C5
   NISLEY E, 2003, DOBBS J, P346
   *PHIL SEM, 2002, PCF8574 REM 8 BIT I
   *PHIL SEM, 1996, P82C150 CAN SER LINK
   RICHARDSON S, 1989, COMPUTER, V22, P42, DOI 10.1109/2.19831
   SGROI M, 1999, P INT C APPL THEOR P, P208
   SHIVSHANKAR S, 2005, P 2005 INT C COMP AR
   SO W, 2003, P 7 WORKSH INT COMP
   VANGARA S, 2003, THESIS N CAROLINA ST
   WELCH B, 2003, P INT C COMP ARCH SY, P41
NR 54
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 2
DI 10.1145/1210268.1210270
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 314SV
UT WOS:000256830000002
DA 2024-07-18
ER

PT J
AU Baruah, S
   Burns, A
   Davis, RI
AF Baruah, Sanjoy
   Burns, Alan
   Davis, Robert Ian
TI Optimal Synthesis of Robust IDK Classifier Cascades
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms using predictions; robust scheduling; classification; on-line
   scheduling
AB An IDK classifier is a computing component that categorizes inputs into one of a number of classes, if it is able to do so with the required level of confidence, otherwise it returns "IDon't Know" (IDK). IDK classifier cascades have been proposed as a way of balancing the needs for fast response and high accuracy in classification-based machine perception. Efficient algorithms for the synthesis of IDK classifier cascades have been derived; however, the responsiveness of these cascades is highly dependent on the accuracy of predictions regarding the run-time behavior of the classifiers from which they are built. Accurate predictions of such run-time behavior is difficult to obtain for many of the classifiers used for perception. By applying the algorithms using predictions framework, we propose efficient algorithms for the synthesis of IDK classifier cascades that are robust to inaccurate predictions in the following sense: the IDK classifier cascades synthesized by our algorithms have short expected execution durations when the predictions are accurate, and these expected durations increase only within specified bounds when the predictions are inaccurate.
C1 [Baruah, Sanjoy] Washington Univ, St Louis, MO 63110 USA.
   [Burns, Alan; Davis, Robert Ian] Univ York, York, N Yorkshire, England.
C3 Washington University (WUSTL); University of York - UK
RP Baruah, S (corresponding author), Washington Univ, St Louis, MO 63110 USA.
EM alan.burns@york.ac.uk; baruah@wustl.edu; rob.daviss@york.ac.uk
OI Burns, Alan/0000-0001-5621-8816; Baruah, Sanjoy/0000-0002-4541-3445
FU Innovate UK HICLASS project [113213]; US National Science Foundation
   [CNS-2141256, CPS-2229290]
FX This research was funded in part by Innovate UK HICLASS project
   (113213), and the US National Science Foundation (Grants CNS-2141256 and
   CPS-2229290). EPSRC Research Data Management: No new primary data was
   created during this study.
CR Abdelzaher T., 2023, P 31 INT C REAL TIM
   Abdelzaher T, 2023, REAL-TIME SYST, V59, P348, DOI 10.1007/s11241-023-09395-0
   Agrawal Kunal, 2023, Leibniz International Proceedings in Informatics (LIPIcs), DOI [10.4230/LIPIcs.ECRTS.2023.3, DOI 10.4230/LIPICS.ECRTS.2023.3]
   Baruah S, 2023, REAL-TIME SYST, V59, P1, DOI 10.1007/s11241-022-09383-w
   Baruah S, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P184, DOI 10.1145/3453417.3453425
   Burns A, 2018, IEEE T COMPUT, V67, P1478, DOI 10.1109/TC.2018.2831227
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   He KM, 2015, Arxiv, DOI [arXiv:1512.03385, 10.48550/arxiv.1512.03385]
   Khani F, 2016, P 54 ANN M ASS COMPU, V1, DOI DOI 10.18653/V1/P16-1090
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mitzenmacher M., 2021, WORST CASE ANAL ALGO, P646, DOI DOI 10.1017/9781108637435.037
   Roughgarden T., 2020, Beyond the Worst-Case Analysis of Algorithms, DOI DOI 10.1017/9781108637435
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Wang T, 2022, IEEE MILIT COMMUN C, DOI 10.1109/MILCOM55135.2022.10017612
   Wang X, 2018, UNCERTAINTY IN ARTIFICIAL INTELLIGENCE, P580
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zhao TM, 2022, REAL TIM SYST SYMP P, P331, DOI 10.1109/RTSS55097.2022.00036
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 150
DI 10.1145/3609129
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300053
OA Bronze, Green Accepted
DA 2024-07-18
ER

PT J
AU Loveless, A
   Phan, LTX
   Erickson, L
   Dreslinski, R
   Kasikci, B
AF Loveless, Andrew
   Linh Thi Xuan Phan
   Erickson, Lisa
   Dreslinski, Ronald
   Kasikci, Baris
TI CROSSTALK: Making Low-Latency Fault Tolerance Cheap by Exploiting
   Redundant Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Byzantine fault tolerance; state machine replication; real-time systems;
   distributed systems
ID CONSENSUS
AB Real-time embedded systems perform many important functions in the modern world. A standard way to tolerate faults in these systems is with Byzantine fault-tolerant (BFT) state machine replication (SMR), in which multiple replicas execute the same software and their outputs are compared by the actuators. Unfortunately, traditional BFT SMR protocols are slow, requiring replicas to exchange sensor data back and forth over multiple rounds in order to reach agreement before each execution. The state of the art in reducing the latency of BFT SMR is eager execution, in which replicas execute on data from different sensors simultaneously on different processor cores. However, this technique results in 3-5x higher computation overheads compared to traditional BFT SMR systems, significantly limiting schedulability.
   We present CROSSTALK, a new BFT SMR protocol that leverages the prevalence of redundant switched networks in embedded systems to reduce latency without added computation. The key idea is to use specific algorithms to move messages between redundant network planes (which many systems already possess) as the messages travel from the sensors to the replicas. As a result, CROSSTALK can ensure agreement automatically in the network, avoiding the need for any communication between replicas. Our evaluation shows that CROSSTALK improves schedulability by 2.13-4.24x over the state of the art. Moreover, in a NASA simulation of a real spaceflight mission, CROSSTALK tolerates more faults than the state of the art while using nearly 3x less processor time.
C1 [Loveless, Andrew] NASA Johnson Space Ctr, Houston, TX 77058 USA.
   [Linh Thi Xuan Phan] Univ Penn, Philadelphia, PA 19104 USA.
   [Erickson, Lisa] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Dreslinski, Ronald] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Kasikci, Baris] Univ Washington, Washington, DC USA.
C3 National Aeronautics & Space Administration (NASA); NASA Johnson Space
   Center; University of Pennsylvania; University System of Georgia;
   Georgia Institute of Technology; University of Michigan System;
   University of Michigan; University of Washington
RP Loveless, A (corresponding author), NASA Johnson Space Ctr, Houston, TX 77058 USA.
OI Kasikci, Baris/0000-0001-6122-8998
FU NSF Graduate Research Fellowship [DGE 1256260]; NSF [CNS-2111688,
   CNS-1750158, CNS-1955670, CNS-1703936]
FX This research was supported in part by the NSF Graduate Research
   Fellowship (award DGE 1256260) and NSF grants CNS-2111688, CNS-1750158,
   CNS-1955670 and CNS-1703936.
CR Abraham I, 2021, PROCEEDINGS OF THE 2021 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING (PODC '21), P331, DOI 10.1145/3465084.3467899
   Agarwal Vedant, 2016, Photo Essay: Inside the airbus A380 test aircraft F-WWDD MSN4
   Annighoefer B, 2014, IEEEAAIA DIGIT AVION
   [Anonymous], 2017, Technical Report
   [Anonymous], 2010, Aitech's New Customizable 3U CPCI Enclosure Combines Flexible Electronic Configurations with Rugged, Reliable Operation
   [Anonymous], 2023, TSN-6325-8T4S4X Industrial L3 8-Port Switch
   [Anonymous], 2023, Monoprice Cat6 1000ft Blue CMR Bulk Cable Shielded
   [Anonymous], 2023, ADLINK Technology MVP-5001
   [Anonymous], 2019, Safe4RAIL-2 Newsletter
   [Anonymous], 2023, Time Sensitive Networking (TSN)
   [Anonymous], 2023, Auto/TSN for In-Vehicle Networking
   [Anonymous], 2015, TTEthernet Product Overview
   [Anonymous], 2022, TSN Is Set to Become a Must for Industry
   [Anonymous], 2017, IEEE 802.3-2018
   [Anonymous], 2016, IEEE Std 802.1Qbv-2015
   [Anonymous], 2016, SAE Standard AS6802
   [Anonymous], 2015, TTTech to Provide ARINC 664 p7 Products for Mission System on UK AW101 Merlin Mk4/4a Helicopters
   [Anonymous], 2009, Aircraft data network part 7 avionics full -duplex switched ethernet network
   [Anonymous], 2008, Technical Report AC 25.795-7
   [Anonymous], 2022, Orion reference guide
   [Anonymous], 2023, Cost of Space Launches to LEO
   [Anonymous], 2017, IEEE Standard for Local and metropolitan area networks-Frame Replication and Elimination for Reliability, P1, DOI DOI 10.1109/IEEESTD.2017.8091139
   [Anonymous], 2023, SpaceWire Cable GNSSW10028MS
   [Anonymous], 2023, TSN for Aerospace Onboard Ethernet Communications
   Bauer G, 2001, ETFA 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOL 1, PROCEEDINGS, P333, DOI 10.1109/ETFA.2001.996386
   Bauer Gunther, 2020, Method and Computer System for Establishing an Interactive Consistency Property
   Bellamy Woodrow, 2015, Aviation Today
   Boyer M, 2016, P ERTS
   Butler Ricky, 2008, Technical Report NASA/TM-2008-215108
   Butz Henning, 2007, P AST
   Dang HT, 2020, IEEE ACM T NETWORK, V28, P1726, DOI 10.1109/TNET.2020.2992106
   Dobre D, 2006, I C DEPEND SYS NETWO, P137, DOI 10.1109/DSN.2006.55
   DOLEV D, 1982, J ALGORITHM, V3, P14, DOI 10.1016/0196-6774(82)90004-9
   Driscoll K, 2003, LECT NOTES COMPUT SC, V2788, P235
   Driscoll Kevin, 2013, Technical Report NASA/CR-2013-217963
   DWORK C, 1988, J ACM, V35, P288, DOI 10.1145/42282.42283
   ESFAHANIAN AH, 1985, IEEE T COMPUT, V34, P777, DOI 10.1109/TC.1985.1676633
   Fidi Christian, 2018, P ERTS
   FISCHER MJ, 1982, INFORM PROCESS LETT, V14, P183, DOI 10.1016/0020-0190(82)90033-3
   FISCHER MJ, 1985, J ACM, V32, P374, DOI 10.1145/3149.214121
   Gwaltney David, 2006, Technical Report NASA/TM-2006-214431
   Hadzilacos Vassos., 1994, A Modular Approach to Fault-Tolerant Broadcasts and Related Problems
   Hagberg A. A., 2008, EXPLORING NETWORK ST, P11, DOI DOI 10.1016/J.JELECTROCARD.2010.09.003
   Hall B, 2005, I C DEPEND SYS NETWO, P298, DOI 10.1109/DSN.2005.84
   Hanaway John, 1989, Technical Report NASA SP-504
   Hongmei Dang, 2015, 2015 IEEE 42nd Photovoltaic Specialist Conference (PVSC). Proceedings, P1, DOI 10.1109/PVSC.2015.7356118
   Knight John., 2006, Digital Avionics: A Computing Perspective
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kotla Ramakrishna, 2007, P SOSP
   Krywko Jacek, 2019, Space-grade CPUs: How Do You Send More Computing Power Into Space?
   Lala Jaynarayan, 1986, P FTCS
   LALA JH, 1994, P IEEE, V82, P25, DOI 10.1109/5.259424
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lauer Michael, 2014, Int. J. Crit. Comput.-Based Syst., V5, P3
   Li JL, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P467
   Loveless A, 2021, IEEE REAL TIME, P360, DOI 10.1109/RTAS52030.2021.00036
   Loveless Andrew, 2016, Notional 1FT Voting Architecture with Time-Triggered Ethernet
   Loveless Andrew, 2022, Impact of Switch Plane Redundancy on Network Availability
   Loveless Andrew, 2020, On Time-Triggered Ethernet in NASA's Lunar Gateway
   Loveless Andrew, 2015, P AIAA
   Lovelly TM, 2017, J AEROSP INFORM SYST, V14, P184, DOI 10.2514/1.I010472
   Luksik Brendan, 2021, P DASC
   LUNDELIUS J, 1984, INFORM CONTROL, V62, P190, DOI 10.1016/S0019-9958(84)80033-9
   Marchant Christopher, 2009, P NASA ARMY SOFTW SY
   Martin JP, 2006, IEEE T DEPEND SECURE, V3, P202, DOI 10.1109/TDSC.2006.35
   McComas David, 2012, NASA/GSFC's Flight Software Core Flight System
   MEYER FJ, 1988, IEEE T COMPUT, V37, P472, DOI 10.1109/12.2194
   Neuenhueskes Klaus, 2022, The role of ethernet in zonal architectures and automotive telematics
   Obermaisser R., 2011, Time-triggered communication
   Parkes Steve, 2016, P INT SPACEWIRE C
   Plankensteiner Markus, 2011, TTTech Company Overview
   Roth E, 2021, IEEE REAL TIME, P374, DOI 10.1109/RTAS52030.2021.00037
   Rushby John., 2001, Formal verification of mcmillan's compositional assume-guarantee rule
   Scharbarg Jean-Luc, 2014, Industrial Communi-cation Technology Handbook
   Siewiorek Daniel., 2005, Fault-tolerant architectures for space and avionics applications
   Sims JT, 1997, DIG PAP INT SYMP FAU, P390, DOI 10.1109/FTCS.1997.614114
   Singh A., 2009, NSDI
   Song YJ, 2008, LECT NOTES COMPUT SC, V5218, P438, DOI 10.1007/978-3-540-87779-0_30
   Tseng L, 2015, PODC'15: PROCEEDINGS OF THE 2015 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P451, DOI 10.1145/2767386.2767399
   Youssef A, 2006, EDCC 2006: SIXTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, PROCEEDINGS, P23
   Zammali Amira, 2015, P DASC
NR 81
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 147
DI 10.1145/3609436
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300050
DA 2024-07-18
ER

PT J
AU Köhler, L
   Hertha, P
   Beckert, M
   Bendrick, A
   Ernst, R
AF Koehler, Leonie
   Hertha, Phil
   Beckert, Matthias
   Bendrick, Alex
   Ernst, Rolf
TI Robust Cause-Effect Chains with Bounded Execution Time and System-Level
   Logical Execution Time
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cause-effect chains; robustness; extensibility; bounded execution time;
   (system-level) logical execution time
ID PERFORMANCE
AB In automotive and industrial real-time software systems, the primary timing constraints relate to cause-effect chains. A cause-effect chain is a sequence of linked tasks and it typically implements the process of reading sensor data, computing algorithms, and driving actuators. The classic timing analysis computes the maximum end-to-end latency of a given cause-effect chain to verify that its end-to-end deadline can be satisfied in all cases. This information is useful but not sufficient in practice: Software is usually evolving and updates may always alter the maximum end-to-end latency. It would be desirable to judge the quality of a software design a priori by quantifying how robust the timing of a given cause-effect chain will be in the presence of software updates. In this article, we derive robustness margins which guarantee that if software extensions stay within certain bounds, then the end-to-end deadline of a cause-effect chain can still be satisfied. Robustness margins are also useful to know if the system model has uncertain parameters. A robust system design can tolerate bounded deviations from the nominal system model without violating timing constraints. The results are applicable to both the bounded execution time programming model and the (system-level) logical execution time programming model. In this article, we study both an industrial use case from the automotive industry and analyze synthetically generated experiments with our open-source tool TORO.
C1 [Koehler, Leonie; Hertha, Phil; Ernst, Rolf] TU Braunschweig, Inst Comp & Network Engn, Braunschweig, Germany.
   [Hertha, Phil; Beckert, Matthias] Elektrobit Automot GmbH, Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Köhler, L (corresponding author), TU Braunschweig, Inst Comp & Network Engn, Braunschweig, Germany.
EM koehler@ida.ing.tu.bs.de; phil.hertha@elektrobit.com;
   matthias.beckert@elektrobit.com; bendrick@ida.ing.tu-bs.de;
   ernst@ida.ing.tu-bs.de
OI Bendrick, Alex/0000-0002-3121-1519
CR [Anonymous], 2021, AUTOMOTIVE OP SYST A
   [Anonymous], 2021, ARM CORTEX A SERIES
   [Anonymous], 2021, INF AURIX 32 BIT MUL
   [Anonymous], 2021, AUTOSAR SPEC OP SYST
   [Anonymous], 2021, AUTOSAR AD PLATF REL
   [Anonymous], 2021, AUTOSAR CLASS PLATF
   Basler AG, 2021, ACA1300 30GM BASL AC
   Becker M, 2018, IEEE IND ELEC, P4090, DOI 10.1109/IECON.2018.8592842
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Continental AG, 2019, CONT VEH SERV CONN V
   Diemer Jonas, 2012, P WATERS, P46
   Dürr M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358181
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Feiertag Nico, 2009, RTSS 2009
   Forget Julien, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P301, DOI 10.1109/RTAS.2010.26
   Forget Julien, 2010, P ACM S APPL COMPUTI, P527
   Gemlau KB, 2021, P IEEE, V109, P582, DOI 10.1109/JPROC.2020.3035874
   Gemlau KB, 2021, ACM TRANS CYBER-PHYS, V5, DOI 10.1145/3381847
   Girault A, 2018, IEEE T COMPUT AID D, V37, P2578, DOI 10.1109/TCAD.2018.2861016
   Green Car Congress, 2021, REN ADV AUT SOC AD C
   Hagberg A. A., 2008, EXPLORING NETWORK ST, P11, DOI DOI 10.1016/J.JELECTROCARD.2010.09.003
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Hennig Julien, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Proceedings, DOI 10.1109/RTAS.2016.7461355
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Kirsch Christoph M., 2012, P ADV REAL TIM SYST, P103
   Kordon Alix, 2020, P ECRTS 2020, V165
   Kramer S., 2015, 6 INT WORKSH AN TOOL, V130
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   Martinez J, 2018, IEEE T COMPUT AID D, V37, P2244, DOI 10.1109/TCAD.2018.2857398
   Ohl Sebastian, 2017, ATZEXTRA, V22, P18, DOI [10.1007/s35778-017-0029-9, DOI 10.1007/S35778-017-0029-9]
   Pagetti C, 2011, DISCRETE EVENT DYN S, V21, P307, DOI 10.1007/s10626-011-0107-x
   Puffitsch W, 2015, REAL-TIME SYST, V51, P526, DOI 10.1007/s11241-015-9232-1
   Rajeev A. C., 2010, INT C EMB SOFTW EMSO, P129
   Renesas Electronics Corporation, 2021, R CAR H3E H3E 2G HIG
   Schlatow J., 2016, Proceedings of the 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), P1, DOI DOI 10.1109/RTAS.2016.7461359
   Schlichenmaier J., 2018, ARXIV PREPRINT, P1, DOI DOI 10.1109/SIES.2018.8442077
NR 38
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 50
DI 10.1145/3573388
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400011
DA 2024-07-18
ER

PT J
AU Yi, S
   Kim, TW
   Kim, JC
   Dutt, N
AF Yi, Saehanseul
   Kim, Tae-Wook
   Kim, Jong-Chan
   Dutt, Nikil
TI EASYR: Energy-Efficient Adaptive System Reconfiguration for Dynamic
   Deadlines in Autonomous Driving on Multicore Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Directed acyclic graph (DAG); dynamic voltage and frequency scaling
   (DVFS); voltage-frequency island (VFI); earliest deadline first (EDF);
   energy-efficient; real-time
ID SCHEDULING ALGORITHMS; TIME; TASKS
AB The increasing computing demands of autonomous driving applications have driven the adoption of multicore processors in real-time systems, which in turn renders energy optimizations critical for reducing battery capacity and vehicle weight. A typical energy optimization method targeting traditional real-time systems finds a critical speed under a static deadline, resulting in conservative energy savings that are unable to exploit dynamic changes in the system and environment. We capture emerging dynamic deadlines arising from the vehicle's change in velocity and driving context for an additional energy optimization opportunity. In this article, we extend the preliminary work for uniprocessors [66] to multicore processors, which introduces several challenges. We use the state-of-the-art real-time gang scheduling [5] to mitigate some of the challenges. However, it entails an NP-hard combinatorial problem in that tasks need to be grouped into gangs of tasks, gang formation, which could significantly affect the energy saving result. As such, we present EASYR, an adaptive system optimization and reconfiguration approach that generates gangs of tasks from a given directed acyclic graph for multicore processors and dynamically adapts the scheduling parameters and processor speeds to satisfy dynamic deadlines while consuming as little energy as possible. The timing constraints are also satisfied between system reconfigurations through our proposed safe mode change protocol. Our extensive experiments with randomly generated task graphs show that our gang formation heuristic performs 32% better than the state-of-the-art one. Using an autonomous driving task set from Bosch and real-world driving data, our experiments show that EASYR achieves energy reductions of up to 30.3% on average in typical driving scenarios compared with a conventional energy optimizationmethod with the current state-of-the-art gang formation heuristic in real-time systems, demonstrating great potential for dynamic energy optimization gains by exploiting dynamic deadlines.
C1 [Yi, Saehanseul; Dutt, Nikil] Univ Calif Irvine, Irvine, CA 92697 USA.
   [Kim, Tae-Wook; Kim, Jong-Chan] Kookmin Univ, Seoul, South Korea.
C3 University of California System; University of California Irvine;
   Kookmin University
RP Kim, JC (corresponding author), Kookmin Univ, Seoul, South Korea.
EM saehansy@uci.edu; dsd8135@kookmin.ac.kr; jongchank@kookmin.ac.kr;
   dutt@ics.uci.edu
OI Yi, Saehanseul/0000-0002-3856-0113; Kim, Jong-Chan/0000-0002-5785-8732
FU NSF [CCF-1704859]; National Research Foundation of Korea (NRF) - Korean
   government (MSIT) [2022R1A2C1013197]
FX This work was supported partially by NSF grant CCF-1704859 and partially
   by the National Research Foundation of Korea (NRF) grant funded by the
   Korean government (MSIT) (2022R1A2C1013197).
CR Abdelzaher TF, 2004, IEEE T COMPUT, V53, P334, DOI 10.1109/TC.2004.1261839
   Ali W, 2020, Arxiv, DOI arXiv:1912.10959
   Ali W, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P270, DOI 10.23919/DATE51398.2021.9474015
   Ali W, 2019, IEEE REAL TIME, P143, DOI 10.1109/RTAS.2019.00020
   AUTOSAR, SPEC TIM EXT
   Awan MA, 2011, EUROMICRO, P92, DOI 10.1109/ECRTS.2011.17
   Aydin H., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213225
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Bambagini Mario, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P1, DOI 10.1109/SIES.2014.6871179
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Bambagini M, 2011, INT CONF ENERG AWARE
   Basmadjian R, 2012, 2012 THIRD INTERNATIONAL CONFERENCE ON FUTURE ENERGY SYSTEMS: WHERE ENERGY, COMPUTING AND COMMUNICATION MEET (E-ENERGY)
   Bhuiyan A, 2020, IEEE T PARALL DISTR, V31, P2097, DOI 10.1109/TPDS.2020.2985701
   Bhuiyan A, 2020, RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), P123, DOI 10.1145/3356401.3356410
   Bhuiyan A, 2019, REAL TIM SYST SYMP P, P469, DOI 10.1109/RTSS46320.2019.00048
   Bini E, 2005, EUROMICRO, P3, DOI 10.1109/ECRTS.2005.29
   Boyd S, 2007, OPTIM ENG, V8, P67, DOI 10.1007/s11081-007-9001-7
   Chen G, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567935
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen TY, 2018, IEEE REAL TIME, P105, DOI 10.1109/RTAS.2018.00021
   Chwa HS, 2013, EUROMICRO, P25, DOI 10.1109/ECRTS.2013.14
   Comma.ai, COMM DRIV DAT
   Cordeiro D., 2010, P SIMUTOOLS, P60
   Da-Ren C, 2014, J APPL RES TECHNOL, V12, P1025, DOI 10.1016/S1665-6423(14)71663-3
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Davila A., 2011, SARTRE - safe road trains for the environment reducing fuel consumption through lower aerodynamic drag coefficient
   Davis LC, 2012, PHYS LETT A, V376, P2658, DOI 10.1016/j.physleta.2012.07.019
   Devadas Vinay, 2010, 2010 International Conference on Green Computing (Green Comp), P61, DOI 10.1109/GREENCOMP.2010.5598261
   Dong Z, 2019, REAL-TIME SYST, V55, P641, DOI 10.1007/s11241-018-9318-7
   Electric Vehicle Database, Energy consumption of full electric vehicles
   Feiertag Nico, 2009, RTSS 2009
   FEITELSON DG, 1992, J PARALLEL DISTR COM, V16, P306, DOI 10.1016/0743-7315(92)90014-E
   Gawron JH, 2018, ENVIRON SCI TECHNOL, V52, P3249, DOI 10.1021/acs.est.7b04576
   Goossens Joel, 2016, Leibniz transactions on embedded systems, V3, P04
   Grant M., 2008, CVX: MATLAB software for disciplined convex programming, Version 2.1
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Hamann A., 2019, Waters industrial challenge
   Heo S, 2020, IEEE REAL TIME, P174, DOI 10.1109/RTAS48715.2020.000-8
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Hu BA, 2022, IEEE T SERV COMPUT, V15, P2766, DOI 10.1109/TSC.2021.3054754
   Huang K, 2011, REAL-TIME SYST, V47, P163, DOI 10.1007/s11241-011-9115-z
   Huang K, 2009, IEEE DECIS CONTR P, P6224, DOI 10.1109/CDC.2009.5400034
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2005, DES AUT CON, P111
   Kehr S, 2017, IEEE REAL TIME, P343, DOI 10.1109/RTAS.2017.4
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Krawczyk Lukas, 2019, P 10 INT WORKSHOP AN
   Lee S, 2020, IEEE REAL TIME, P15, DOI 10.1109/RTAS48715.2020.00-20
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu SD, 2021, IEEE INTERNET COMPUT, V25, P18, DOI 10.1109/MIC.2021.3066076
   Maity B, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477005
   Pagani S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660490
   Reghenzani F., 2021, P IEEE REAL TIM SYST, P14
   Reid T., 2019, SAE International Journal of Connected and Automated Vehicles, V3, P173, DOI [10.4271/12-02-03-0012, DOI 10.4271/12-02-03-0012]
   Saifullah Abusayeed, 2020, P 32 EUROMICRO C REA
   Sheikh SZ, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3291387
   Sun J, 2019, IEEE ACCESS, V7, P1330, DOI 10.1109/ACCESS.2018.2886562
   Ueter Niklas, 2021, P 33 EUROMICRO C REA, P1
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Xie GQ, 2018, IEEE T IND INFORM, V14, P5447, DOI 10.1109/TII.2018.2854762
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Yi S, 2021, I SYM OBJ-OR R-T D C, P96, DOI 10.1109/ISORC52013.2021.00023
   Zeng G, 2009, IEEE INT CONF EMBED, P383, DOI 10.1109/RTCSA.2009.47
   Zhang Y, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P918
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
NR 67
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 52
DI 10.1145/3570503
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400013
OA Bronze
DA 2024-07-18
ER

PT J
AU Ghasemi, M
   Rakhmatov, D
   Wu, CJ
   Vrudhula, S
AF Ghasemi, Mehdi
   Rakhmatov, Daler
   Wu, Carole-Jean
   Vrudhula, Sarma
TI EdgeWise: Energy-efficient CNN Computation on Edge Devices under
   Stochastic Communication Delays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Internet of Things (IoT); edge computing; energy-efficient
ID CLOUD; INTERNET; THINGS; IOT
AB This article presents a framework to enable the energy-efficient execution of convolutional neural networks (CNNs) on edge devices. The framework consists of a pair of edge devices connected via a wireless network: a performance and energy-constrained device D as the first recipient of data and an energy-unconstrained device N as an accelerator forD. DeviceD decides on-the-fly howto distribute theworkload with the objective of minimizing its energy consumption while accounting for the inherent uncertainty in network delay and the overheads involved in data transfer. These challenges are tackled by adopting the data-driven modeling framework of Markov Decision Processes, whereby an optimal policy is consulted by D in O( 1) time to make layer-by-layer assignment decisions. As a special case, a linear-time dynamic programming algorithm is also presented for finding optimal layer assignment at once, under the assumption that the network delay is constant throughout the execution of the application. The proposed framework is demonstrated on a platform comprised of a Raspberry PI 3 as D and an NVIDIA Jetson TX2 as N. An average improvement of 31% and 23% in energy consumption is achieved compared to the alternatives of executing the CNNs entirely on D and N. Two state-of-the-art methods were also implemented and compared with the proposed methods.
C1 [Ghasemi, Mehdi; Wu, Carole-Jean; Vrudhula, Sarma] Arizona State Univ, Sch Comp & Augmented Intelligence, Tempe, AZ 85281 USA.
   [Rakhmatov, Daler] Univ Victoria, Dept Elect & Comp Engn ECE, Victoria, BC, Canada.
C3 Arizona State University; Arizona State University-Tempe; University of
   Victoria
RP Ghasemi, M (corresponding author), Arizona State Univ, Sch Comp & Augmented Intelligence, Tempe, AZ 85281 USA.
EM mghasem1@asu.edu; daler@ece.uvic.ca; caroleje@asu.edu; vrudhula@asu.edu
RI Vrudhula, Sarma/ADN-6012-2022
OI Vrudhula, Sarma/0000-0001-9278-2959
FU NSF [2008244, CCF-1652132, CCF-1618039]; Center for Embedded Systems,
   NSF [1361926]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [2008244] Funding Source:
   National Science Foundation
FX This research was supported in part by NSF Grant Numbers 2008244,
   CCF-1652132, and CCF-1618039 and by the Center for Embedded Systems, NSF
   Grant 1361926.
CR Adelstein F., 2005, Fundamentals of mobile and pervasive computing, V1
   [Anonymous], 2020, UNIFI AP AC LITE
   [Anonymous], 2020, Raspberry pi 3 model b+
   [Anonymous], 1988, P PAP 25 YEARS EL DE
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], 2020, NVIDIA JETSON TX2
   Badri H, 2020, IEEE T PARALL DISTR, V31, P909, DOI 10.1109/TPDS.2019.2950937
   Bank-Tavakoli E, 2020, IEEE T VLSI SYST, V28, P838, DOI 10.1109/TVLSI.2019.2947639
   BELLMAN R, 1957, J MATH MECH, V6, P679, DOI 10.1512/iumj.1957.6.56038
   Chen TYH, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P155, DOI 10.1145/2809695.2809711
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dolui K, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P19
   Eshratifar AE, 2021, IEEE T MOBILE COMPUT, V20, P565, DOI 10.1109/TMC.2019.2947893
   Molanes RF, 2018, IEEE IND ELECTRON M, V12, P36, DOI 10.1109/MIE.2018.2824843
   Ferrari A, 2016, COMPUT COMMUN, V81, P1, DOI 10.1016/j.comcom.2016.01.006
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao W, 2014, I C NETWORK PROTOCOL, P1, DOI 10.1109/ICNP.2014.22
   Gupta U, 2020, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA47549.2020.00047
   Ha K, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P68, DOI 10.1145/2594368.2594383
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jeong HJ, 2018, INT CON DISTR COMP S, P1492, DOI 10.1109/ICDCS.2018.00154
   Kang YP, 2017, ACM SIGPLAN NOTICES, V52, P615, DOI 10.1145/3093336.3037698
   Kaya M, 2016, J NETW COMPUT APPL, V65, P12, DOI 10.1016/j.jnca.2016.02.013
   Kim YG, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P1082, DOI 10.1109/MICRO50266.2020.00090
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kurniawati H., 2008, ROBOTICS SCI SYSTEMS, V2008, DOI DOI 10.15607/RSS.2008.IV.009
   LeCun Y., 2015, Lenet-5, convolutional neural networks
   Li E, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P31, DOI 10.1145/3229556.3229562
   Li H, 2018, IEEE NETWORK, V32, P96, DOI 10.1109/MNET.2018.1700202
   Ma XQ, 2019, IEEE ACCESS, V7, P181721, DOI 10.1109/ACCESS.2019.2958962
   Mao JC, 2017, DES AUT TEST EUROPE, P1396, DOI 10.23919/DATE.2017.7927211
   Ong S.C., 2009, Robotics: Science and systems, V5, P4
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   Salehinejad H, 2018, Arxiv, DOI arXiv:1801.01078
   Sigaud O., 2010, Markov Decision Processes in Artificial Intelligence, V2nd ed.
   Smolyanskiy N, 2017, IEEE INT C INT ROBOT, P4241, DOI 10.1109/IROS.2017.8206285
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Urgaonkar R, 2015, PERFORM EVALUATION, V91, P205, DOI 10.1016/j.peva.2015.06.013
   Wang S, 2015, 2015 IFIP NETWORKING CONFERENCE (IFIP NETWORKING)
   Wang SQ, 2020, IEEE T COMPUT AID D, V39, P2254, DOI 10.1109/TCAD.2019.2944584
   Wongsuphasawat K, 2018, IEEE T VIS COMPUT GR, V24, P1, DOI 10.1109/TVCG.2017.2744878
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
NR 43
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 66
DI 10.1145/3530908
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200019
DA 2024-07-18
ER

PT J
AU Zhang, L
   Lu, PY
   Kong, FX
   Chen, X
   Sokolsky, O
   Lee, I
AF Zhang, Lin
   Lu, Pengyuan
   Kong, Fanxin
   Chen, Xin
   Sokolsky, Oleg
   Lee, Insup
TI Real-time Attack-recovery for Cyber-physical Systems Using
   Linear-quadratic Regulator
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical system; security; sensor attack; recovery; real-time;
   linear-quadratic regulator
ID NETWORKED CONTROL-SYSTEMS; SECURITY; DESIGN
AB The increasing autonomy and connectivity in cyber-physical systems (CPS) come with new security vulnerabilities that are easily exploitable by malicious attackers to spoof a system to perform dangerous actions. While the vast majority of existing works focus on attack prevention and detection, the key question is "what to do after detecting an attack?". This problem attracts fairly rare attention though its significance is emphasized by the need to mitigate or even eliminate attack impacts on a system. In this article, we study this attack response problem and propose novel real-time recovery for securing CPS. First, this work's core component is a recovery control calculator using a Linear-Quadratic Regulator (LQR) with timing and safety constraints. This component can smoothly steer back a physical system under control to a target state set before a safe deadline and maintain the system state in the set once it is driven to it. We further propose an Alternating Direction Method of Multipliers (ADMM) based algorithm that can fast solve the LQR-based recovery problem. Second, supporting components for the attack recovery computation include a checkpointer, a state reconstructor, and a deadline estimator. To realize these components respectively, we propose (i) a sliding-windowbased checkpointing protocol that governs sufficient trustworthy data, (ii) a state reconstruction approach that uses the checkpointed data to estimate the current system state, and (iii) a reachability-based approach to conservatively estimate a safe deadline. Finally, we implement our approach and demonstrate its effectiveness in dealing with totally 15 experimental scenarios which are designed based on 5 CPS simulators and 3 types of sensor attacks.
C1 [Zhang, Lin; Kong, Fanxin] Syracuse Univ, Syracuse, NY 13244 USA.
   [Lu, Pengyuan; Sokolsky, Oleg; Lee, Insup] Univ Penn, Philadelphia, PA 19104 USA.
   [Chen, Xin] Univ Dayton, Dayton, OH 45469 USA.
C3 Syracuse University; University of Pennsylvania; University System of
   Ohio; University of Dayton
RP Zhang, L (corresponding author), Syracuse Univ, Syracuse, NY 13244 USA.
EM lzhan120@syr.edu; pelu@seas.upenn.edu; fkong03@syr.edu;
   xchen4@udayton.edu; sokolsky@cis.upenn.edu; lee@cis.upenn.edu
OI Zhang, Lin/0000-0003-3708-9056
FU NSF [CCF-2028740]; ONR [N00014-17-1-2012, N00014-20-1-2744]; AFRL
   [FA8650-16-C-2642]
FX This research was supported in part by NSF CCF-2028740, ONR
   N00014-17-1-2012, ONR N00014-20-1-2744, and AFRL under contract number
   FA8650-16-C-2642. Any opinions, findings and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the National Science Foundation
   (NSF), Office of Naval Research (ONR), U.S. Air Force Research
   Laboratory (AFRL), the Department of Defense, or the United States
   Government.
CR Akowuah F, 2021, IEEE REAL TIME, P237, DOI 10.1109/RTAS52030.2021.00027
   Akowuah Francis, 2021, 4 INT C CONN AUT DRI
   Akowuah Francis, 2021, 27 IEEE INT C EMB RE
   Astrom K.J., 2010, FEEDBACK SYSTEMS INT
   Boyd Stephen, 2010, Foundations and Trends in Machine Learning, V3, P1, DOI 10.1561/2200000016
   Branicky MS, 2000, P AMER CONTR CONF, P2352, DOI 10.1109/ACC.2000.878601
   Cardenas Alvaro A., 2008, 2008 28th International Conference on Distributed Computing Systems Workshops (ICDCS Workshops), P495, DOI 10.1109/ICDCS.Workshops.2008.40
   Cardenas A. A., 2011, P 6 ACM S INF COMP C, P355, DOI DOI 10.1145/1966913.1966959
   Chaterji Somali, 2019, ARXIV PREPRINT ARXIV
   Chen X, 2017, REAL TIM SYST SYMP P, P297, DOI 10.1109/RTSS.2017.00035
   Choi H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P801, DOI 10.1145/3243734.3243752
   Choi Hongjun, 2020, P 23 INT S RES ATT I, P349
   Chovancová A, 2014, PROCEDIA ENGINEER, V96, P172, DOI 10.1016/j.proeng.2014.12.139
   Crenshaw TL, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P400, DOI 10.1109/RTSS.2007.34
   Domahidi Alexander, 2013, 2013 European Control Conference (ECC), P3071
   Elnozahy EN, 2002, ACM COMPUT SURV, V34, P375, DOI 10.1145/568522.568525
   Fawzi H, 2014, IEEE T AUTOMAT CONTR, V59, P1454, DOI 10.1109/TAC.2014.2303233
   Fei F, 2020, IEEE INT CONF ROBOT, P7358, DOI [10.1109/icra40945.2020.9196611, 10.1109/ICRA40945.2020.9196611]
   Ganesan Arun., 2017, Exploiting Consistency Among Heterogeneous Sensors for Vehicle Anomaly Detection
   Gao HJ, 2008, IEEE T AUTOMAT CONTR, V53, P2142, DOI 10.1109/TAC.2008.930190
   Giraldo J, 2019, P AMER CONTR CONF, P391, DOI 10.23919/acc.2019.8815274
   Giraldo J, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3203245
   Giraldo J, 2017, IEEE DES TEST, V34, P7, DOI 10.1109/MDAT.2017.2709310
   Green M., 2012, LINEAR ROBUST CONTRO
   He BS, 2012, SIAM J NUMER ANAL, V50, P700, DOI 10.1137/110836936
   He GQ, 2019, REAL TIM SYST SYMP P, P107, DOI 10.1109/RTSS46320.2019.00020
   He TJ, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218557
   Heemels WPMH, 2008, INT J CONTROL, V81, P571, DOI 10.1080/00207170701506919
   Humayed A, 2017, IEEE INTERNET THINGS, V4, P1802, DOI 10.1109/JIOT.2017.2703172
   Hwang I, 2010, IEEE T CONTR SYST T, V18, P636, DOI 10.1109/TCST.2009.2026285
   Ivanov R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2847418
   Kong FX, 2018, ACM IEEE INT CONF CY, P22, DOI 10.1109/ICCPS.2018.00011
   Kwakernaak H., 1972, LINEAR OPTIMAL CONTR
   Liu Y, 2011, ACM T INFORM SYST SE, V14, DOI 10.1145/1952982.1952995
   Lu B., 2005, Linear Parameter-Varying Control of an F-16 Aircraft at High Angle of Attack
   Lu PY, 2018, IEEE INT C INTELL TR, P3955, DOI 10.1109/ITSC.2018.8569578
   Ma Rui, 2021, IEEE T IND APPL
   Ma Rui., 2020, 2020 IEEE TEXAS POWE, P1
   Mitchell R, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2542049
   Mo YL, 2010, IEEE DECIS CONTR P, P5967, DOI 10.1109/CDC.2010.5718158
   Mohan Sibin, 2012, ARXIV PREPRINT ARXIV
   Pajic M, 2017, IEEE CONTR SYST MAG, V37, P66, DOI 10.1109/MCS.2016.2643239
   Pajic M, 2014, ACM IEEE INT CONF CY, P163, DOI 10.1109/ICCPS.2014.6843720
   Petit J., 2015, BLACK HAT EUR, V11, P2015
   Quinonez R, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P895
   RuixuanWang Fanxin Kong, 27 IEEE REAL TIM EMB
   Rutkin AvivaHope., 2013, MIT TECHNOL REV
   Sabatino F., 2015, Quadrotor control: modeling, nonlinearcontrol design, and simulation
   Sandee JH, 2005, P AMER CONTR CONF, P1776, DOI 10.1109/ACC.2005.1470225
   Shoukry Y, 2013, LECT NOTES COMPUT SC, V8086, P55, DOI 10.1007/978-3-642-40349-1_4
   Stellato B, 2020, MATH PROGRAM COMPUT, V12, P637, DOI 10.1007/s12532-020-00179-2
   Tan KC, 2001, ENG APPL ARTIF INTEL, V14, P473, DOI 10.1016/S0952-1976(01)00023-9
   Urbina D. I., 2016, P ACM SIGSAC C COMP, P1092
   Wang XF, 2013, ACM IEEE INT CONF CY, P41, DOI 10.1109/ICCPS.2013.6603998
   Welch G., 1995, An introduction to the kalman filter
   Wolf M, 2018, P IEEE, V106, P9, DOI 10.1109/JPROC.2017.2781198
   Yan C, 2020, P IEEE S SECUR PRIV, P233, DOI 10.1109/SP40000.2020.00026
   Zhang Lin, 2020, 41 IEEE REAL TIM SYS
   Zhou Kemin., 1998, Essentials of Robust Control, P81
NR 59
TC 8
Z9 9
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 79
DI 10.1145/3477010
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600030
DA 2024-07-18
ER

PT J
AU García, AA
   May, D
   Nutting, E
AF Garcia, Andres Amaya
   May, David
   Nutting, Ed
TI Integrated Hardware Garbage Collection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Garbage collection; memory management; memory; real-time; reliability;
   static analysis
ID PERFORMANCE
AB Garbage collected programming languages, such as Python and C#, have accelerated software development. These modern languages increase productivity and software reliability as they provide high-level data representation and control structures. Modern languages are widely used in software development for mobile, desktop, and server devices, but their adoption is limited in real-time embedded systems.
   There is clear interest in supporting modern languages in embedded devices as emerging markets, like the Internet of Things, demand ever smarter and more reliable products. Multiple commercial and open-source projects, such as Zerynth and MicroPython, are attempting to provide support. But these projects rely on software garbage collectors that impose high overheads and introduce unpredictable pauses, preventing their use in many embedded applications. These limitations arise from the unsuitability of conventional processors for performing efficient, predictable garbage collection.
   We propose the Integrated Hardware Garbage Collector (IHGC); a garbage collector tightly coupled with the processor that runs continuously in the background. Further, we introduce a static analysis technique to guarantee that real-time programs are never paused by the collector. Our design allocates a memory cycle to the collector when the processor is not using the memory. The IHGC achieves this by careful division of collection work into single-memory-access steps that are interleaved with the processor's memory accesses. As a result, our collector eliminates run-time overheads and enables real-time program analysis.
   The principles behind the IHGC can be used in conjunction with existing architectures. For example, we simulated the IHGC alongside the ARMv6-M architecture. Compared to a conventional processor, our experiments indicate that the IHGC offers 1.5-7 times better performance for programs that rely on garbage collection. The IHGC delivers the benefits of garbage-collected languages with real-time performance but without the complexity and overheads inherent in software collectors.
C1 [Garcia, Andres Amaya; May, David; Nutting, Ed] Univ Bristol, 75 Woodland Rd, Bristol BS8 1UB, Avon, England.
C3 University of Bristol
RP García, AA (corresponding author), Univ Bristol, 75 Woodland Rd, Bristol BS8 1UB, Avon, England.
EM andres.amayagarcia@bristol.ac.uk; david.may@bristol.ac.uk;
   ed.nutting@bristol.ac.uk
FU EPSRC [1939273] Funding Source: UKRI
CR [Anonymous], STM32 32 BIT ARM COR
   ARM Limited, 2009, CORT M0 TECHN REF MA
   ARM Limited, 2019, mbed TLS
   Bacon DF, 2003, ACM SIGPLAN NOTICES, V38, P81, DOI 10.1145/780731.780744
   Bacon DF, 2003, ACM SIGPLAN NOTICES, V38, P285, DOI 10.1145/640128.604155
   Bennett J., 2013, ARXIV PREPRINT ARXIV
   BERKELAAR M, 2005, LP SOLVE VERSION 5 5
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bosch R., 2005, Search Methodologies
   Cao T, 2012, CONF PROC INT SYMP C, P225
   Carlson T. E., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and AnalysisSC '11, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
   Cass S, 2019, TOP PROGRAMMING LANG
   Chang Yang, 2007, THESIS U YORK THESIS U YORK
   Cheng P, 2001, ACM SIGPLAN NOTICES, V36, P125, DOI 10.1145/381694.378823
   Click Cliff, 2005, P 1 ACMUSENIX INT C, P46, DOI [DOI 10.1145/1064979.1064988EVENT-PLACE:CHICAGO,IL,USA, 10.1145/1064979.1064988, DOI 10.1145/1064979.1064988]
   Detlefs D, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P23, DOI 10.1109/ISORC.2004.1300325
   Dunkels Adam, 2019, LIGHTWEIGHT IP
   Falk Heiko, 2016, OPENACCESS SERIES IN
   Gabor Kiss-Vamosi, 2019, LITTLEVGL
   Gaynor Alex, 2018, PYTHON BENCHMARK SUI
   Gog I., 2015, P 15 WORKSH HOT TOP, P1
   Grech N., 2015, P 18 INT WORKSHOP SO, P12
   Grossman D, 2002, ACM SIGPLAN NOTICES, V37, P282, DOI 10.1145/543552.512563
   Gruian F, 2005, LECT NOTES COMPUT SC, V3740, P281
   Gustafsson Jan, 2010, P 10 INT WORST CAS E P 10 INT WORST CAS E
   Guthaus MR, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980098
   HENRIKSSON R, 1998, THESIS LUND U
   JerryScript, 2019, JAVASCRIPT ENG INT T JAVASCRIPT ENG INT T
   Joao JA, 2009, CONF PROC INT SYMP C, P418, DOI 10.1145/1555815.1555806
   Johnstone Mark Stuart, 1997, THESIS U TEXAS AUSTI THESIS U TEXAS AUSTI
   Kim T, 2001, J SYST SOFTWARE, V58, P247, DOI 10.1016/S0164-1212(01)00042-5
   Kwon Albert, 2013, P 2013 ACM SIGSAC C, P721, DOI 10.1145
   Lea Doug., 2000, A memory allocator
   Li YTS, 1995, IEEE REAL TIME, P298, DOI 10.1109/REAL.1995.495219
   Lim Sung-Soo, 2009, SNU REAL TIME BENCHM
   Locke Douglass, 2018, JSR302 JSR302
   Maas M, 2018, CONF PROC INT SYMP C, P138, DOI 10.1109/ISCA.2018.00022
   Mann T, 2005, ACM SIGPLAN NOTICES, V40, P193, DOI 10.1145/1070891.1065938
   Meyer M, 2005, 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, Proceedings, P517, DOI 10.1109/RTCSA.2005.25
   Meyer M., 2006, PARENTING TWINS TRIP, P3, DOI DOI 10.1145/1133956.1133959
   micropython.org, 2018, MICR PROJ MICR PROJ
   Nagarakatte S, 2009, ACM SIGPLAN NOTICES, V44, P245, DOI 10.1145/1543135.1542504
   NILSEN K, 1994, COMPUT SYST, V7, P467
   Puaut I, 2002, EUROMICRO, P41, DOI 10.1109/EMRTS.2002.1019184
   Puffitsch W, 2010, LECT NOTES COMPUT SC, V6416, P464, DOI 10.1007/978-3-642-16561-0_42
   Regehr John, 2006, P 3 WORKSH PROGR LAN P 3 WORKSH PROGR LAN, P6
   Robertz SG, 2003, ACM SIGPLAN NOTICES, V38, P93, DOI 10.1145/780731.780745
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
   SCHMIDT WJ, 1994, SIGPLAN NOTICES, V29, P76, DOI 10.1145/195470.195504
   Schoeberl M., 2010, P 8 INT WORKSH JAV T, P120, DOI DOI 10.1145/1850771.1850789
   Schoeberl M, 2006, Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, Proceedings, P424, DOI 10.1109/ISORC.2006.66
   Schoeberl M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814545
   Schoeberl Martin., 2008, Proceedings of the 6th International Workshop on Java Technologies for Real-Time and Embedded Systems. JTRES'08, P77, DOI DOI 10.1145/1434790.1434802
   Shahriyar R, 2014, ACM SIGPLAN NOTICES, V49, P121, DOI [10.1145/2660193.2660198, 10.1145/2714064.2660198]
   Stack Overflow, 2019, 2019 CIT MOB SURV RE
   Stanchina S, 2007, ISMM'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P173
   Sullivan M., 1991, Digest of Papers. Fault-Tolerant Computing: Twenty-First International Symposium (Cat. No.91CH2985-0), P2, DOI 10.1109/FTCS.1991.146625
   Thomas Gavin, 2019, A proactive approach to more secure code
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Williams I., 1989, IEE Colloquium on `VLSI and Architectures for Symbolic Processing' (Digest No.37), p4/1
   WILSON PR, 1992, LECT NOTES COMPUT SC, V637, P1
   Woodruff J, 2014, CONF PROC INT SYMP C, P457, DOI 10.1109/ISCA.2014.6853201
   Zerynth, 2019, ZER VIRT MACH ZER VIRT MACH
   ZORN B, 1993, SOFTWARE PRACT EXPER, V23, P733, DOI 10.1002/spe.4380230704
NR 64
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 40
DI 10.1145/3450147
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100003
DA 2024-07-18
ER

PT J
AU Dharmaraj, C
   Vasudevan, V
   Chandrachoodan, N
AF Dharmaraj, Celia
   Vasudevan, Vinita
   Chandrachoodan, Nitin
TI Optimization of Signal Processing Applications Using Parameterized Error
   Models for Approximate Adders
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; error model; static probability; optimization;
   noise power
ID DESIGN
AB Approximate circuit design has gained significance in recent years targeting error-tolerant applications. In the literature, there have been several attempts at optimizing the number of approximate bits of each approximate adder in a system for a given accuracy constraint. For computational efficiency, the errormodels used in these routines are simple expressions obtained using regression or by assuming inputs or the error is uniformly distributed. In this article, we first demonstrate that for many approximate adders, these assumptions lead to an inaccurate prediction of error statistics for multi-level circuits. We show that mean error and mean square error can be computed accurately if static probabilities of adders at all stages are taken into account. Therefore, in a system with a certain type of approximate adder, any optimization framework needs to take into account not just the functionality of the adder but also its position in the circuit, functionality of its parents, and the number of approximate bits in the parent blocks. We propose a method to derive parameterized error models for various types of approximate adders. We incorporate these models within an optimization framework and demonstrate that the noise power is computed accurately.
C1 [Dharmaraj, Celia; Vasudevan, Vinita; Chandrachoodan, Nitin] Indian Inst Technol Madras, Madras, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Dharmaraj, C (corresponding author), Indian Inst Technol Madras, Madras, Tamil Nadu, India.
EM ee13d003@ee.iitm.ac.in; vinita@ee.iitm.ac.in; nitin@ee.iitm.ac.in
RI Chandrachoodan, Nitin/ABG-6714-2021
OI Chandrachoodan, Nitin/0000-0002-9258-7317; Dharmaraj,
   Celia/0000-0002-7272-2112; Vasudevan, Vinita/0000-0001-7039-3821
CR Abdelaziz AF, 2015, IEEE CONF WIREL MOB, P15, DOI 10.1109/WiMOB.2015.7347935
   Almurib H. A. F., 2016, P C DES AUT TEST EUR
   Almurib HAF, 2018, IEEE T COMPUT, V67, P149, DOI 10.1109/TC.2017.2731770
   [Anonymous], 2009, 2009 INT C MICR ICM
   [Anonymous], 2017, ACM J EMERG TECH COM, DOI DOI 10.1145/3094124
   Ayub MK, 2017, DES AUT CON, DOI 10.1145/3061639.3062319
   Castro-Godínez J, 2018, DES AUT TEST EUROPE, P1027, DOI 10.23919/DATE.2018.8342163
   Celia D, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351273
   Celia D, 2018, DES AUT TEST EUROPE, P1488, DOI 10.23919/DATE.2018.8342248
   Chan WTJ, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P47, DOI 10.1109/ICCD.2013.6657024
   Chandrasekharan A, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967003
   Gupta V., 2013, IEEE T COMPUT AID D, V32, P1
   Hasan O., 2020, P DES AUT C DAC 20, DOI [10.1145/2744769.2744778, DOI 10.1145/2744769.2744778]
   Huang JW, 2012, DES AUT CON, P504
   Jiang H., 2015, P GREAT LAK S VLSI G
   Jiawei Huang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P579, DOI 10.1109/ASPDAC.2011.5722256
   Johnson D. B., 1975, SIAM Journal on Computing, V4, P77, DOI 10.1137/0204007
   Kadiyala SP, 2019, J LOW POWER ELECTRON, V15, P129, DOI 10.1166/jolpe.2019.1610
   Kahng Andrew B., 2012, P DES AUT C DAC 12
   Lee S, 2016, INT SYM QUAL ELECT, P163, DOI 10.1109/ISQED.2016.7479194
   Li L., 2014, P INT C COMP AID DES, DOI [10.1109/ICCAD.2014.7001399, DOI 10.1109/ICCAD.2014.7001399]
   Liang J., 2013, IEEE T COMPUT, V62
   Liu C, 2015, IEEE T COMPUT, V64, P1268, DOI 10.1109/TC.2014.2317180
   Mahdiani HR, 2010, IEEE T CIRCUITS-I, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Mason S.J., 1960, ELECT CIRCUITS SIGNA
   Mazahir S, 2017, IEEE T COMPUT, V66, P515, DOI 10.1109/TC.2016.2605382
   Menard D, 2012, J ELECTR COMPUT ENG, V2012, DOI 10.1155/2012/906350
   Menard D, 2008, IEEE T CIRCUITS-I, V55, P3197, DOI 10.1109/TCSI.2008.923279
   Mohapatra Debabrata, 2011, P 2011 DES AUT TEST
   Ning Zhu, 2010, Proceedings 2010 International SoC Design Conference (ISOCC 2010), P323, DOI 10.1109/SOCDC.2010.5682905
   Paltrinieri A, 2019, J LOW POWER ELECTRON, V15, P40, DOI 10.1166/jolpe.2019.1592
   Pashaeifar M, 2019, IEEE T CIRCUITS-I, V66, P327, DOI 10.1109/TCSI.2018.2856757
   Qureshi A, 2019, IEEE T COMPUT AID D, V38, P177, DOI 10.1109/TCAD.2018.2803622
   Sengupta D, 2017, DES AUT CON, DOI 10.1145/3061639.3062314
   Sengupta D, 2019, IEEE T COMPUT AID D, V38, P70, DOI 10.1109/TCAD.2018.2803626
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Snigdha FS, 2016, DES AUT CON, DOI 10.1145/2897937.2898057
   SRIPAD AB, 1977, IEEE T ACOUST SPEECH, V25, P442, DOI 10.1109/TASSP.1977.1162977
   Vasicek Zdenek., 2017, Design, Automation Test in Europe Conference Exhibition, DATE 2017, Lausanne, Switzerland, March 27-31, 2017, P1576, DOI [DOI 10.23919/DATE.2017.7927241, 10.23919/DATE.2017.7927241]
   Xu WB, 2018, IEEE T VLSI SYST, V26, P1112, DOI 10.1109/TVLSI.2018.2803081
   Yang ZX, 2013, 2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), P690, DOI 10.1109/NANO.2013.6720793
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Zhu N., 2010, IEEE T VLSI, V18
NR 43
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 12
DI 10.1145/3430509
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100004
DA 2024-07-18
ER

PT J
AU Han, JJ
   Gong, SL
   Wang, ZJ
   Cai, W
   Zhu, DK
   Yang, LT
AF Han, Jian-Jun
   Gong, Sunlu
   Wang, Zhenjiang
   Cai, Wen
   Zhu, Dakai
   Yang, Laurence T.
TI Blocking-Aware Partitioned Real-Time Scheduling for Uniform
   Heterogeneous Multicore Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Heterogeneous multicore platforms; resource sharing; partitioned
   scheduling; utilization bound
ID SYNCHRONIZATION
AB Heterogeneous multicore processors have recently become de facto computing engines for state-of-the-art embedded applications. Nonetheless, very little research focuses on the scheduling of periodic (implicit-deadline) real-time tasks upon heterogeneous multicores under the requirements of task synchronization, which is stemmed from resource access conflicts and can greatly affect the schedulability of tasks. In view of partitioned Earliest Deadline First and Multiprocessor Stack Resource Policy, we first discuss the blocking-aware utilization bound for uniform heterogeneous multicores and then illustrate its non-monotonicity, where the bound may decrease with more deployed cores. Following the insights obtained from the bound analysis, taking the system heterogeneity into consideration, we propose a Synchronization-Aware Task Partitioning Algorithm for Heterogeneous Multicores (SA-TPA-HM)). Several resource-guided and heterogeneity-oriented mapping heuristics are incorporated to reduce the negative impacts of blocking interferences for better schedulability performance of tasks and balanced workload distribution across cores. The extensive simulation results show that SA-TPA-HM can obtain the schedulability ratios approximate to an Integer Non-Linear Programming-based solution, and much higher (e.g., 60% more) in contrast to the existing partitioning algorithms targeted at homogeneous multicores. The measurement results in Linux kernel further reveal the practical viability of SA-TPA-HM that can experience lower runtime overhead (e.g., 15% less) when compared to other mapping schemes.
C1 [Han, Jian-Jun; Gong, Sunlu; Wang, Zhenjiang; Cai, Wen; Yang, Laurence T.] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
C3 Huazhong University of Science & Technology; University of Texas System;
   University of Texas at San Antonio (UTSA)
RP Gong, SL; Wang, ZJ (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China.
EM jasonhan@hust.edu.cn; gsl@hust.edu.cn; wangzhenjiang@hust.edu.cn;
   caiwen@hust.edu.cn; dzhu@cs.utsa.edu; ltyang@stfx.ca
RI Zhu, Dakai/L-8034-2015; cai, wen/JWP-4797-2024; Han, Jian/ABZ-1060-2022;
   Li, Binxu/KDO-3273-2024; Laurence T. Yang, FCAE/AAA-1898-2019; sun,
   yuan/KBD-3926-2024
OI Han, Jian/0000-0002-0647-4050; Laurence T. Yang,
   FCAE/0000-0002-7986-4244; 
FU National Natural Science Foundation of China (NSFC) [61872411, 61472150]
FX This work was supported in part by the National Natural Science
   Foundation of China (NSFC) under awards 61872411 and 61472150.
CR Al-bayati Z, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P172, DOI 10.1109/RTAS.2015.7108440
   Ali H, 2018, IEEE ACCESS, V6, P75110, DOI 10.1109/ACCESS.2018.2882941
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Biondi A, 2018, REAL-TIME SYST, V54, P800, DOI 10.1007/s11241-018-9301-3
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Brandenburg BB, 2010, REAL TIM SYST SYMP P, P49, DOI 10.1109/RTSS.2010.17
   Brandenburg BB, 2008, LECT NOTES COMPUT SC, V5401, P105, DOI 10.1007/978-3-540-92221-6_9
   Brandenburg BB, 2014, REAL TIM SYST SYMP P, P196, DOI 10.1109/RTSS.2014.37
   Burns A, 2013, EUROMICRO, P282, DOI 10.1109/ECRTS.2013.37
   Chen YS, 2013, IEEE T PARALL DISTR, V24, P118, DOI 10.1109/TPDS.2012.114
   Chitlur Nagabhushan., 2012, HIGH PERFORMANCE COM, P1
   Chwa HS, 2015, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2015.19
   Funk S, 2005, EUROMICRO, P219, DOI 10.1109/ECRTS.2005.31
   Gai P, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P189
   Gracioli G, 2013, REAL-TIME SYST, V49, P669, DOI 10.1007/s11241-013-9183-3
   Greenhalgh P., 2011, EE TIMES
   Hammond M, 2015, 2015 NINTH INTERNATIONAL CONFERENCE ON FRONTIER OF COMPUTER SCIENCE AND TECHNOLOGY FCST 2015, P172, DOI 10.1109/FCST.2015.69
   Han JJ, 2012, IEEE T COMPUT, V61, P1682, DOI 10.1109/TC.2012.136
   Han Jian-Jun, 2017, IEEE T PARALL DISTR, V28, P3626
   Happe M, 2013, J REAL-TIME IMAGE PR, V8, P95, DOI 10.1007/s11554-011-0212-y
   Huang WH, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P111, DOI [10.1109/RTSS.2016.020, 10.1109/RTSS.2016.8]
   Indrusiak LS, 2015, EUROMICRO, P47, DOI 10.1109/ECRTS.2015.12
   Karimiafshar A, 2013, 2013 5TH CONFERENCE ON INFORMATION AND KNOWLEDGE TECHNOLOGY (IKT), P394, DOI 10.1109/IKT.2013.6620099
   Kollig P, 2009, DES AUT TEST EUROPE, P1254
   Lakshmanan K, 2009, REAL TIM SYST SYMP P, P469, DOI 10.1109/RTSS.2009.51
   Liu D, 2016, IEEE INT CONF EMBED, P149, DOI 10.1109/RTCSA.2016.40
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Nemati F, 2010, LECT NOTES COMPUT SC, V6490, P253, DOI 10.1007/978-3-642-17653-1_20
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   Raravi G, 2012, REAL TIM SYST SYMP P, P117, DOI 10.1109/RTSS.2012.64
   Ras J, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P13, DOI 10.1109/RTAS.2009.10
   Richardson JG, 2017, ROU RES SPEC ED NEED, P1
   Saad E. M., 2014, INT J COMPUTER APPL, V75, P35
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Tong GM, 2016, IEEE T PARALL DISTR, V27, P2740, DOI 10.1109/TPDS.2015.2503278
   Tsai TH, 2016, IEEE T COMPUT, V65, P1297, DOI 10.1109/TC.2015.2441704
   Valentin Eduardo, 2017, P C COMP SYST ENG, P128
   Wang X., 2016, 2016 IEEE 35 INT PER, P1
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Yao T., 2017, P IEEE MSST, P1
   Zoubek C., 2017, P INT C ARCH COMP SY, P1
NR 42
TC 4
Z9 6
U1 1
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 1
DI 10.1145/3366683
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500001
DA 2024-07-18
ER

PT J
AU Neshatpour, K
   Homayoun, H
   Sasan, A
AF Neshatpour, Katayoun
   Homayoun, Houman
   Sasan, Avesta
TI ICNN: The Iterative Convolutional Neural Network
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy-efficiency; Convolutional Neural Networks; wavelets
AB Modern and recent architectures of vision-based Convolutional Neural Networks (CNN) have improved detection and prediction accuracy significantly. However, these algorithms are extremely computationally intensive. To break the power and performance wall of CNN computation, we reformulate the CNN computation into an iterative process, where each iteration processes a sub-sample of input features with smaller network and ingests additional features to improve the prediction accuracy. Each smaller network could either classify based on its input set or feed computed and extracted features to the next network to enhance the accuracy. The proposed approach allows early-termination upon reaching acceptable confidence. Moreover, each iteration provides a contextual awareness that allows an intelligent resource allocation and optimization for the proceeding iterations. In this article, we propose various policies to reduce the computational complexity of CNN through the proposed iterative approach. We illustrate how the proposed policies construct a dynamic architecture suitable for a wide range of applications with varied accuracy requirements, resources, and time-budget, without further need for network re-training. Furthermore, we carry out a visualization of the detected features in each iteration through deconvolution network to gain more insight into the successive traversal of the ICNN.
C1 [Neshatpour, Katayoun; Homayoun, Houman; Sasan, Avesta] George Mason Univ, Elect & Comp Engn Dept, Fairfax, VA 22030 USA.
C3 George Mason University
RP Neshatpour, K (corresponding author), George Mason Univ, Elect & Comp Engn Dept, Fairfax, VA 22030 USA.
EM kneshatp@gmu.edu; hhomayou@gmu.edu; asasan@gmu.edu
FU National Science Foundation (NSF) [1718538]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1718538]
   Funding Source: National Science Foundation
FX This research has been supported by National Science Foundation (NSF)
   Award No. 1718538.
CR Abdelouahab K., 2018, ARXIV180601683
   Aggarwal Charu C, 2012, A survey of text clustering algorithms, P163, DOI [10.1007/978-1-4614-3223-4, DOI 10.1007/978-1-4614-3223-46]
   [Anonymous], 2016, ARXIV160202830
   [Anonymous], 2015, IEEE I CONF COMP VIS, DOI DOI 10.1109/ICCV.2015.123
   Anwar S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3005348
   Arvin AM, 2009, LIVE VARIOLA VIRUS: CONSIDERATIONS FOR CONTINUING RESEARCH, P9
   Bishop C. M., 1995, NEURAL NETWORKS PATT
   Burrus C. S., 2015, Introduction to wavelets and wavelet transforms. A primer
   Chen M, 2017, IEEE ACCESS, V5, P8869, DOI 10.1109/ACCESS.2017.2694446
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Courbariaux Matthieu, 2014, ABS141270244 CORR
   Dosovitskiy A, 2015, IEEE I CONF COMP VIS, P2758, DOI 10.1109/ICCV.2015.316
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Elamaran V, 2012, INT C EMERG TRENDS E, P16, DOI 10.1109/ICETEEEM.2012.6494436
   Firdausi I., 2010, 2010 Proceedings of Second International Conference on Advances in Computing, Control and Telecommunication Technologies (ACT 2010), P201, DOI 10.1109/ACT.2010.33
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   Han  S., 2015, ARXIV151000149
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He K., 2016, PROC CVPR IEEE, P770, DOI [10.1109/CVPR.2016.90, DOI 10.1109/CVPR.2016.90]
   He KM, 2014, LECT NOTES COMPUT SC, V8691, P346, DOI [arXiv:1406.4729, 10.1007/978-3-319-10578-9_23]
   Hosseini M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317873
   Hosseini Morteza, 2019, P 20 INT S QUAL EL D
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Jaderberg M., 2014, CORR
   Jafari A, 2019, IEEE T CIRCUITS-I, V66, P274, DOI 10.1109/TCSI.2018.2848647
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   KIM JH, 1995, IEEE T NEURAL NETWOR, V6, P237, DOI 10.1109/72.363432
   Kingma D.P., 2016, ADV NEURAL INFORM PR, P4107
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lebedev V., 2014, INT C LEARNING REPRE
   LeCun Y, 1989, NEURAL COMPUT, V1, P541, DOI 10.1162/neco.1989.1.4.541
   Lee K, 2010, SIGIR 2010: PROCEEDINGS OF THE 33RD ANNUAL INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH DEVELOPMENT IN INFORMATION RETRIEVAL, P435, DOI 10.1145/1835449.1835522
   Li Deng, 2012, IEEE Signal Processing Magazine, V29, P141, DOI [10.1109/MSP.2012.2211477, DOI 10.1109/MSP.2012.2211477]
   Lin D, 2016, INT C MACH LEARN, P2849, DOI DOI 10.5555/3045390.3045690
   Liu MC, 2017, IEEE T VIS COMPUT GR, V23, P91, DOI 10.1109/TVCG.2016.2598831
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Lu HY, 2015, PROC CVPR IEEE, P806, DOI 10.1109/CVPR.2015.7298681
   Makrani HM, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P727, DOI 10.1145/3287624.3288756
   Mallat S., 1998, WAVELET TOUR SIGNAL
   Nemirovsky D, 2017, INT SYM COMP ARCHIT, P121, DOI 10.1109/SBAC-PAD.2017.23
   Neshatpour K., 2016, 2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P1
   Neshatpour K, 2018, 2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII), P89, DOI 10.1145/3229631.3229639
   Neshatpour K, 2019, INT SYM QUAL ELECT, P265, DOI 10.1109/ISQED.2019.8697497
   Neshatpour K, 2018, ANN IEEE SYM FIELD P, P221, DOI 10.1109/FCCM.2018.00055
   Neshatpour K, 2016, IEEE INT SYMP CIRC S, P1134, DOI 10.1109/ISCAS.2016.7527445
   Neshatpour Katayoun, 2018, P DES AUT TEST EUR
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Pascanu R., 2013, INT C MACH LEARN, P1310
   Prakash Bharat, 2019, P 29 ED GREAT LAK S
   Radford A., 2015, ARXIV
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ripley BD, 1996, PATTERN RECOGNITION
   Rusk N, 2016, NAT METHODS, V13, P35, DOI 10.1038/nmeth.3707
   Saadati M, 2020, ADV INTELL SYST COMP, V953, P209, DOI 10.1007/978-3-030-20473-0_21
   Saadati M, 2020, ADV INTELL SYST COMP, V953, P221, DOI 10.1007/978-3-030-20473-0_22
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Santos I, 2013, ADV INTELL SYST COMP, V189, P271
   Sayadi H, 2019, DES AUT TEST EUROPE, P728, DOI [10.23919/date.2019.8715080, 10.23919/DATE.2019.8715080]
   Sayadi H, 2017, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD.2017.28
   Sepe Jr Raymond, 2005, U.S. Patent, Patent No. [6,895,380, 6895380]
   Shi W., 2016, ARXIV PREPRINT ARXIV
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Szegedy Christian, 2016, P IEEE C COMP VIS PA, DOI DOI 10.1109/CVPR.2016.308
   Talukder K., 2010, IAENG Int J Appl Math, V36
   Tann H, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968458
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Yu SM, 2016, INT EL DEVICES MEET
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zeiler MD, 2011, IEEE I CONF COMP VIS, P2018, DOI 10.1109/ICCV.2011.6126474
   Zhang C, 2016, I SYMPOS LOW POWER E, P326, DOI 10.1145/2934583.2934644
   Zhou B., 2016, P IEEE C COMP VIS PA, DOI DOI 10.1109/CVPR.2016.319
   Zhou Shuchang, 2016, ARXIV160606160
NR 76
TC 4
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 119
DI 10.1145/3355553
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500008
OA Bronze
DA 2024-07-18
ER

PT J
AU Mendis, HR
   Hsiu, PC
AF Mendis, Hashan Roshantha
   Hsiu, Pi-Cheng
TI Accumulative Display Updating for Intermittent Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Accumulative updating; data freshness; electrophoretic displays;
   intermittent systems
AB Electrophoretic displays are ideal for self-powered systems, but currently require an uninterrupted power supply to carry out the full display update cycle. Although sensible for battery-powered devices, when directly applied to intermittently-powered systems, guaranteeing display update atomicity usually results in repeated execution until completion or can incur high hardware/software overheads, heavy programmer intervention and large energy buffering requirements to provide sufficient display update energy. This paper introduces the concept, design and implementation of accumulative display updating, which relaxes the atomicity constraints of display updating, such that the display update process can be accumulatively completed across power cycles, without the need for sufficient energy for the entire display update. To allow for process logical continuity, we track the update progress during execution and facilitate a safe display shutdown procedure to overcome physical and operability issues related to abrupt power failure. Additionally, a context-aware updating policy is proposed to handle data freshness issues, where the delay in addressing new update requests can cause the display contents to be in conflict with new data available. Experimental results on a Texas Instruments device with an integrated electrophoretic display show that, compared to atomic display updating, our design can significantly increase accurate forward progress, decrease the average response time of display updating and reduce time and energy wastage when displaying fresh data.
C1 [Mendis, Hashan Roshantha; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.
   [Hsiu, Pi-Cheng] Natl Chi Nan Univ, Dept Comp Sci & Informat Engn CSIE, Puli Township, Taiwan.
C3 Academia Sinica - Taiwan; National Chi Nan University
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Chi Nan Univ, Dept Comp Sci & Informat Engn CSIE, Puli Township, Taiwan.
EM rosh.mendis@citi.sinica.edu.tw; pchsiu@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/GSJ-1102-2022; Hsiu, Pi-Cheng/ABC-3210-2020
OI Hsiu, Pi-Cheng/0000-0001-8035-4033
FU Ministry of Science and Technology, Taiwan [107-2628-E-001-001-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology, Taiwan, under grant 107-2628-E-001-001-MY3.
CR [Anonymous], P INT C HARDW SOFTW
   [Anonymous], P IEEE ACM DAC
   [Anonymous], P IEEE ACM ISLPED
   [Anonymous], 1987, Concurrency Control and Recovery in Database Systems
   [Anonymous], P 2014 IEEE NONV MEM
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Bai PF, 2014, PROG ELECTROMAGN RES, V147, P95, DOI 10.2528/PIER13120405
   BALSAMO D, 2016, IEEE T COMPUT AID D, V35, P12, DOI DOI 10.5258/S0T0N/389749
   Berthou G., 2018, IEEE T COMPUT, P1
   Bogdan P., 2016, Proceedings of the IEEE International Conference on Compliers, Architectures and Synthesis of Embedded Systems (CASES), P1
   Boshita T, 2018, IEEE INT C INTELL TR, P933, DOI 10.1109/ITSC.2018.8569920
   Chen W.-M., 2019, P IEEE ACM DAC
   Chen W.-M., 2019, P IEEE ACM ICCAD
   Chen WM, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P247, DOI [10.1109/RTSS.2016.032, 10.1109/RTSS.2016.19]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Dementyev A, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P383, DOI 10.1145/2493432.2493516
   Dierk C., 2018, P ACM CHI
   Fernández-Caramés TM, 2018, IEEE ACCESS, V6, P25939, DOI 10.1109/ACCESS.2018.2833501
   Grosse-Puppendahl T, 2016, UIST 2016: PROCEEDINGS OF THE 29TH ANNUAL SYMPOSIUM ON USER INTERFACE SOFTWARE AND TECHNOLOGY, P41, DOI 10.1145/2984511.2984513
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Kao WC, 2009, IEEE T CONSUM ELECTR, V55, P1, DOI 10.1109/TCE.2009.4814406
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Magno M, 2016, SUSTAIN COMPUT-INFOR, V11, P38, DOI 10.1016/j.suscom.2016.05.003
   Nehani J., 2015, P 2015 WORKSH WEAR S, P1
   Pervasive Displays, 2015, EPD G2 AUR MB COG DR
   Pervasive Displays, 2018, EPD EXT KIT GEN2 EXT
   Pervasive Displays, 2018, 1 44 INCH TFT EPD PA
   Ransford B., 2011, P 16 INT C ARCH SUPP, P159, DOI [DOI 10.1145/1961296.1950386, 10.1145/1950365.1950386, DOI 10.1145/1950365.1950386]
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Sheng X, 2013, DES AUT TEST EUROPE, P865
   Su F, 2017, DES AUT TEST EUROPE, P966, DOI 10.23919/DATE.2017.7927131
   Texas Instruments, MSP ENERGYTRACE TECH
   Texas Instruments, 2016, MSP EXP430FR5994 LAU
   Thirumala SK, 2018, I SYMPOS LOW POWER E, P176, DOI 10.1145/3218603.3218653
NR 36
TC 12
Z9 12
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 72
DI 10.1145/3358190
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700028
DA 2024-07-18
ER

PT J
AU Strobel, M
   Radetzki, M
AF Strobel, Manuel
   Radetzki, Martin
TI Power-mode-aware Memory Subsystem Optimization for Low-power
   System-on-Chip Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded system design; System-on-Chip; embedded memory sub-system;
   SRAM; memory low-power modes; software-controlled power management;
   static optimization; HW/SW codesign; system design automation
ID ENERGY-CONSUMPTION; MINIMIZATION; COMPILER; LEAKAGE
AB The memory subsystem is increasingly subject to an intensive energy minimization effort in embedded and System-on-Chip development. While the main focus is typically put on energy consumption reduction, there are other optimization aspects that become more and more relevant as well, e.g., peak power constraints or time budgets. In this regard, the present article makes the following contributions. Taking industrial-grade information into account, different Static Random-Access Memory (SRAM) power modes and their characteristics are presented at first. Using this information, a comprehensive optimization model with the main intention of energy minimization is defined. It is based on memory access statistics that represent the embedded software of interest, which allows for application-tailored improvements. Further, it considers different power states of the memory subsystem and enables the definition of peak power and time corridor constraints. The presented two-stage implementation of this optimization model allows the handling of large design spaces. Clearly defined interfaces facilitate the exchange of individual workflow parts in a plug-and-play fashion and further enable a neat integration of our optimization method with existing hardware/software (HW/SW) codesign synthesis flows. A general evaluation for different technology nodes yields that the optimization potential of memory low-power modes increases with advancing miniaturization but also depends on the data footprint of the embedded software. Experimental results for a set of benchmark applications confirm these findings and provide energy savings of up to 90% and over 60% on average compared to a monolithic memory layout without low-power modes.
C1 [Strobel, Manuel; Radetzki, Martin] Univ Stuttgart, Pfaffenwaldring 5b, D-70569 Stuttgart, Germany.
C3 University of Stuttgart
RP Strobel, M (corresponding author), Univ Stuttgart, Pfaffenwaldring 5b, D-70569 Stuttgart, Germany.
EM strobeml@informatik.uni-stuttgart.de;
   radetzki@informatik.uni-stuttgart.de
FU CONFIRM project within the research program ICT 2020 by the German
   Federal Ministry of Education and Research (BMBF) [16ES0569]; Infineon
   Technologies AG; Robert Bosch GmbH; Intel Deutschland GmbH; Mentor
   Graphics GmbH
FX This contribution is funded as part of the CONFIRM project (project
   label 16ES0569) within the research program ICT 2020 by the German
   Federal Ministry of Education and Research (BMBF) and supported by the
   industrial partners Infineon Technologies AG, Robert Bosch GmbH, Intel
   Deutschland GmbH, and Mentor Graphics GmbH.
CR Angiolini F, 2005, IEEE T COMPUT AID D, V24, P1660, DOI 10.1109/TCAD.2005.852299
   [Anonymous], [No title captured]
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Benini L, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1109/LPE.2000.876761
   De la Luz V, 2006, IEEE T COMPUT AID D, V25, P1855, DOI 10.1109/TCAD.2005.859521
   De La Luz V, 2002, DES AUT CON, P213, DOI 10.1109/DAC.2002.1012622
   Flake G. W., 2004, Internet Mathematics, V1, P385, DOI DOI 10.1080/15427951.2004.10129093
   Gorke R., 2010, THESIS
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hu JT, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560019
   Hu TC, 2017, LINEAR INTEGER PROGR, DOI [10.1007/978-3-319-24001-5, DOI 10.1007/978-3-319-24001-5]
   ITRS, 2015, MOR MOOR
   Kandemir M, 2005, IEEE T VLSI SYST, V13, P1136, DOI 10.1109/TVLSI.2005.859478
   Lafond S, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P43, DOI 10.1109/ICSAMOS.2006.300807
   Lin W.C., 2004, IEEE AS PAC C CIRC S, V2, P869
   Loghi M, 2010, IEEE T COMPUT, V59, P891, DOI 10.1109/TC.2010.43
   Mathur A., 2009, MEMORY POWER REDUCTI
   Menichelli F, 2009, IEEE T VLSI SYST, V17, P161, DOI 10.1109/TVLSI.2008.2001940
   Minwell L., 2011, ADV POWER MANAGEMENT
   Mohanty SP, 2006, ACM T DES AUTOMAT EL, V11, P186, DOI 10.1145/1124713.1124725
   Muralimanohar N., 2009, Rep. HPL- 2009-85, V27, P28
   Newman MEJ, 2004, PHYS REV E, V69, DOI 10.1103/PhysRevE.69.026113
   Srinivasan S, 2005, IEEE INT SOC CONF, P125
   Steinfeld L., 2013, LOW POWER PROCESSORS, P73, DOI [10.1007/978-3-642-38853-8_7, DOI 10.1007/978-3-642-38853-8_7]
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Strobel Manuel, 2017, 2017 13th Workshop on Intelligent Solutions in Embedded Systems (WISES), P23, DOI 10.1109/WISES.2017.7986927
   Strobel M, 2016, EURASIP J EMBED SYST, DOI 10.1186/s13639-016-0039-5
   Zhang LJ, 2012, MICRO NANO LETT, V7, P171, DOI 10.1049/mnl.2011.0680
NR 28
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
AR 43
DI 10.1145/3356583
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JU2BT
UT WOS:000501481200004
DA 2024-07-18
ER

PT J
AU Zhang, J
   Raj, P
   Zarar, S
   Ambardekar, A
   Garg, S
AF Zhang, Jeff (Jun)
   Raj, Parul
   Zarar, Shuayb
   Ambardekar, Amol
   Garg, Siddharth
TI CompAct: On-chip Compression of Activations for Low Power Systolic Array
   Based CNN Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Deep neural networks; systolic arrays; low-power design
ID COPROCESSOR
AB This paper addresses the design of systolic array (SA) based convolutional neural network (CNN) accelerators for mobile and embedded domains. On- and off-chip memory accesses to the large activation inputs (sometimes called feature maps) of CNN layers contribute significantly to total energy consumption for such accelerators; while prior has proposed off-chip compression, activations are still stored on-chip in uncompressed form, requiring either large on-chip activation buffers or slow and energy-hungry off-chip accesses. In this paper, we propose CompAct, a new architecture that enables on-chip compression of activations for SA based CNN accelerators. CompAct is built around several key ideas. First, CompAct identifies an SA schedule that has nearly regular access patterns, enabling the use of a modified run-length coding scheme (RLC). Second, CompAct improves compression ratio of the RLC scheme using Sparse-RLC in later CNN layers and Lossy-RLC in earlier layers. Finally, CompAct proposes look-ahead snoozing that operates synergistically with RLC to reduce the leakage energy of activation buffers. Based on detailed synthesis results, we show that CompAct enables up to 62% reduction in activation buffer energy, and 34% reduction in total chip energy.
C1 [Zhang, Jeff (Jun); Raj, Parul; Garg, Siddharth] NYU, 370 Jay St, Brooklyn, NY 11201 USA.
   [Zarar, Shuayb; Ambardekar, Amol] Microsoft, 1 Microsoft Way, Redmond, WA 98052 USA.
C3 New York University; Microsoft
RP Zhang, J (corresponding author), NYU, 370 Jay St, Brooklyn, NY 11201 USA.
EM jeffjunzhang@nyu.edu; pr1498@nyu.edu; shuayb@microsoft.com;
   amolamb@microsoft.com; sg175@nyu.edu
FU National Science Foundation CAREER Award
FX This work is performed when the first author interned at Microsoft
   Research, and is supported in part by an National Science Foundation
   CAREER Award. The authors would like to thank the anonymous reviewers
   for their time, suggestions, and valuable feedback.
CR Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], 2017, P 44 ANN INT S COMPU
   [Anonymous], [No title captured]
   [Anonymous], TANGRAM OPTIMIZED CO
   [Anonymous], ARXIV170808917
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], IEEE DESIGN TEST
   [Anonymous], ACM 55 DAC
   [Anonymous], 2016, MICRO
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], 2016, P 24 ACM INT C MULTI
   [Anonymous], 2018, VLSI Test Symposium (VTS), 2018 IEEE
   [Anonymous], 2017, P IEEE C COMP VIS PA
   [Anonymous], DNN ACCELERATOR ARCH
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Han, 2015, LEARNING BOTH WEIGHT
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hanif MA, 2018, J LOW POWER ELECTRON, V14, P520, DOI 10.1166/jolpe.2018.1575
   Jiang WW, 2018, IEEE T COMPUT AID D, V37, P2542, DOI 10.1109/TCAD.2018.2857098
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Krizhevsky A., 2014, ARXIV
   Kung HT, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P821, DOI 10.1145/3297858.3304028
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Liu Z., 2018, INT C LEARN REPR
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Parashar Angshuman, 2017, ACM SIGARCH computer architecture news, V45, P2
   Park SW, 2015, INFORMATION, COMMUNICATION AND ENVIRONMENT: MARINE NAVIGATION AND SAFETY OF SEA TRANSPORTATION, P93
   Rahman A, 2016, DES AUT TEST EUROPE, P1393
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Sarwar SS, 2018, IEEE J EM SEL TOP C, V8, P796, DOI 10.1109/JETCAS.2018.2835809
   Schmidhuber J, 2015, NEURAL NETWORKS, V61, P85, DOI 10.1016/j.neunet.2014.09.003
   Simonyan K., 2014, 14091556 ARXIV
   Vasudevan A, 2017, IEEE INT CONF ASAP, P19, DOI 10.1109/ASAP.2017.7995254
   Vatajelu EI, 2011, IEEE INT SYMP DESIGN, P365, DOI 10.1109/DDECS.2011.5783112
   Wen Wei, 2016, ADV NEURAL INFORM PR
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 41
TC 12
Z9 14
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 47
DI 10.1145/3358178
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700003
OA Bronze
DA 2024-07-18
ER

PT J
AU Belson, B
   Holdsworth, J
   Xiang, W
   Philippa, B
AF Belson, Bruce
   Holdsworth, Jason
   Xiang, Wei
   Philippa, Bronson
TI A Survey of Asynchronous Programming Using Coroutines in the Internet of
   Things and Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded; resource-constrained; asynchronous; direct style; scheduling
ID LIGHTWEIGHT; LANGUAGE; PRIVACY; SUPPORT; IOT
AB Many Internet of Things and embedded projects are event driven, and therefore require asynchronous and concurrent programming. Current proposals for C++20 suggest that coroutines will have native language support. It is timely to survey the current use of coroutines in embedded systems development. This article investigates existing research which uses or describes coroutines on resource-constrained platforms. The existing research is analysed with regard to: software platform, hardware platform, and capacity; use cases and intended benefits; and the application programming interface design used for coroutines. A systematic mapping study was performed, to select studies published between 2007 and 2018 which contained original research into the application of coroutines on resource-constrained platforms. An initial set of 566 candidate papers, collated from on-line databases, were reduced to only 35 after filters were applied, revealing the following taxonomy. The C & C++ programming languages were used by 22 studies out of 35. As regards hardware, 16 studies used 8- or 16-bit processors while 13 used 32-bit processors. The four most common use cases were concurrency (17 papers), network communication (15), sensor readings (9), and data flow (7). The leading intended benefits were code style and simplicity (12 papers), scheduling (9), and efficiency (8). A wide variety of techniques have been used to implement coroutines, including native macros, additional tool chain steps, new language features, and non-portable assembly language. We conclude that there is widespread demand for coroutines on resource-constrained devices. Our findings suggest that there is significant demand for a formalised, stable, well-supported implementation of coroutines in C++, designed with consideration of the special needs of resource-constrained devices, and further that such an implementation would bring benefits specific to such devices.
C1 [Belson, Bruce; Holdsworth, Jason; Xiang, Wei; Philippa, Bronson] James Cook Univ, Coll Sci & Engn, 14-88 McGregor Rd, Cairns, Qld 4878, Australia.
C3 James Cook University
RP Xiang, W; Philippa, B (corresponding author), James Cook Univ, Coll Sci & Engn, 14-88 McGregor Rd, Cairns, Qld 4878, Australia.
EM bruce.belson@my.jcu.edu.au; jason.holdsworth@jcu.edu.au;
   wei.xiang@jcu.edu.au; bronson.philippa@jcu.edu.au
RI Philippa, Bronson/J-1364-2014; Belson, Bruce/IUQ-0127-2023; Xiang,
   Wei/AAF-9780-2019; Holdsworth, Jason/KUF-0398-2024
OI Philippa, Bronson/0000-0002-5736-0336; Xiang, Wei/0000-0002-0608-065X;
   Holdsworth, Jason/0000-0001-9349-772X; Belson, Bruce/0000-0003-2904-1650
FU Australian Government Research Training Program (RTP) Scholarship
FX The first author was supported by an Australian Government Research
   Training Program (RTP) Scholarship.
CR Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Andalam S, 2014, IEEE T COMPUT, V63, P1600, DOI 10.1109/TC.2013.28
   Andersen MP, 2017, J NETW COMPUT APPL, V81, P96, DOI 10.1016/j.jnca.2016.10.017
   Andersen MP, 2016, PROCEEDINGS 2016 IEEE FIRST INTERNATIONAL CONFERENCE ON INTERNET-OF-THINGS DESIGN AND IMPLEMENTATION IOTDI 2016, P1, DOI 10.1109/IoTDI.2015.45
   [Anonymous], PEP 342 COROUTINES V
   [Anonymous], 2017 EMB MARK STUD
   [Anonymous], SMALL INEXPENSIVE SI
   [Anonymous], MODERN C EMBEDDED 1
   [Anonymous], 1997, ART COMPUTER PROGRAM
   [Anonymous], 2018, FREERTOS KERNEL
   [Anonymous], 9 CLASS PYTH 3 6 4 D
   [Anonymous], 2007, GUIDELINES PERFORMIN
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], USENIX ANN TECHN C M
   [Anonymous], 2004, TRSE0401 U KEEL NAT
   [Anonymous], DOWNL LLVM REL
   [Anonymous], PROTOTHREADS
   [Anonymous], PICOBIT COMPACT SCHE
   [Anonymous], P ACM PROGRAMMING LA
   [Anonymous], 2011, 2011 IEEE 16 C EM TE, DOI DOI 10.1109/ETFA.2011.6059016
   [Anonymous], OPENACCESS SERIES IN
   [Anonymous], LAT SUPP VIS C DOWNL
   [Anonymous], STACKLESS
   [Anonymous], GEN INFORM ESP8266 P
   [Anonymous], COROUTINES VISUAL ST
   [Anonymous], SIP 22 ASYNC SCALA D
   [Anonymous], ASPECT AWARE DESIGN
   [Anonymous], N4680 PROGR LANG C E
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   [Anonymous], 2015, P0073R0 UNIFYING COR
   [Anonymous], 2017 INT C COMP NETW
   [Anonymous], 8 INT PYTH C 2000
   [Anonymous], 7 INT C INF SYST INF
   [Anonymous], P1063R0 CORE COROUTI
   [Anonymous], 2010 WORLD AUT C
   [Anonymous], 2012, J COMPUTING SCI COLL
   [Anonymous], 18015 ISOIEC PDTR
   [Anonymous], 2007 IEEE INT PAR DI
   [Anonymous], ECMASCRIPT LAT DRAFT
   [Anonymous], CELLULAR PROGRAMMING
   [Anonymous], 2014, TECHNICAL REPORT
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bergel A, 2011, IEEE T SOFTWARE ENG, V37, P526, DOI 10.1109/TSE.2010.66
   Bierman G, 2012, LECT NOTES COMPUT SC, V7313, P233, DOI 10.1007/978-3-642-31057-7_12
   Boers NM, 2010, TELECOMMUN SYST, V45, P165, DOI 10.1007/s11235-009-9246-x
   Brereton P, 2007, J SYST SOFTWARE, V80, P571, DOI 10.1016/j.jss.2006.07.009
   Brodu E., 2015, P 1 WORKSHOP ALL WEB, P1
   Clark DL, 2009, IEEE AUTOTESTCON, P99
   CONWAY ME, 1963, COMMUN ACM, V6, P396, DOI 10.1145/366663.366704
   de Moura AL, 2004, J UNIVERS COMPUT SCI, V10, P910
   Duff T., 1988, On Duff's device
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Dunkels Adam, 2006, Proceedings of the 4th International Conference on Embedded Networked Sensor Systems. SenSys'06, P29, DOI DOI 10.1145/1182807.1182811
   Edwards Jonathan, 2009, P 24 ACM SIGPLAN C C, P925, DOI DOI 10.1145/1639950.1640058
   Elsts A, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P95
   Evers L, 2007, IEEE INT C EMERG, P448
   Fan G, 2008, ICCSE 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, P7
   Gartner, 2017, WILL BE US 2017 31 P
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   George Damien., 2014, Micropython-python for microcontrollers
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Gupta R. K., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P225, DOI 10.1109/DAC.1992.227832
   Hempel R., 2008, LUA PROGRAMMING GEMS
   Jääskeläinen P, 2008, EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 2, WORKSHOPS, P461, DOI 10.1109/EUC.2008.181
   Jahier Erwan, 2016, P 19 INT WORKSH SOFT, P116
   Kambona Kennedy., P 7 WORKSHOP DYNAMIC, DOI DOI 10.1145/2489798.2489802
   Karpinski M, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P610, DOI 10.1109/SAHCN.2007.4292873
   Khezri M, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, P993, DOI 10.1109/ISPA.2008.138
   Kitchenham BA, 2011, INFORM SOFTWARE TECH, V53, P638, DOI 10.1016/j.infsof.2010.12.011
   Kugler P, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON BODY SENSOR NETWORKS (BSN)
   Kumar NJ, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210270
   Levis P, 2002, ACM SIGPLAN NOTICES, V37, P85, DOI 10.1145/605432.605407
   Levis P., 2005, Ambient Intelligence, P115, DOI [DOI 10.1007/3-540-27139-2_7, 10.1007/3-540-27139-27]
   LISKOV B, 1988, SIGPLAN NOTICES, V23, P260
   Liu W., 2011, INTRUSION DETECTION, P1, DOI [DOI 10.1155/2011/267218, 10.1109/ISGT.2011.5759170, DOI 10.1109/ISGT.2011.5759170]
   Manyika J., 2015, The Internet of Things: Mapping the value beyond the hype Report
   Meijer E, 2010, STRATEGIC ALLIANCES, MERGERS AND ACQUISITIONS: THE INFL UENCE OF CULTURE ON SUCCESSFUL CORPORATION, P1
   Motika C, 2015, COMPUTING, V97, P281, DOI 10.1007/s00607-014-0416-7
   Noman UA, 2017, CONSUM COMM NETWORK, P486, DOI 10.1109/CCNC.2017.7983156
   Okur S, 2014, 36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2014), P1117, DOI 10.1145/2568225.2568309
   Oldewurtel F, 2009, 2009 3RD INTERNATIONAL CONFERENCE ON SENSOR TECHNOLOGIES AND APPLICATIONS (SENSORCOMM 2009), P109, DOI 10.1109/SENSORCOMM.2009.26
   Paisley J, 2006, IEEE IFIP NETW OPER, P66, DOI 10.1109/NOMS.2006.1687539
   Park S, 2015, PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, P44, DOI 10.1109/EUC.2015.21
   Petersen K., 2007, Systematic Mapping Studies in Software Engineering, P1
   Petersen K, 2015, INFORM SOFTWARE TECH, V64, P1, DOI 10.1016/j.infsof.2015.03.007
   Riedel T., 2010, 2010 Internet of Things (IOT), P1, DOI DOI 10.1109/IOT.2010.5678449
   Rossetto J., 2006, INT C DISTR COMP SYS, P91, DOI [10.1109/ICDCSW.2006.5, DOI 10.1109/ICDCSW.2006.5]
   Sicari S, 2015, COMPUT NETW, V76, P146, DOI 10.1016/j.comnet.2014.11.008
   STROUSTRUP B, 1986, SIGPLAN NOTICES, V21, P7, DOI 10.1145/323648.323736
   Strube Moritz, 2010, 2010 IEEE 7th International Conference on Mobile Ad-Hoc and Sensor Systems (MASS 2010), P748, DOI 10.1109/MASS.2010.5663821
   Susilo E, 2009, SENSOR ACTUAT A-PHYS, V156, P49, DOI 10.1016/j.sna.2009.03.036
   Syme D, 2011, LECT NOTES COMPUT SC, V6539, P175, DOI 10.1007/978-3-642-18378-2_15
   Tatham S., 2000, Coroutines in C
   Weber RH, 2015, COMPUT LAW SECUR REV, V31, P618, DOI 10.1016/j.clsr.2015.07.002
NR 94
TC 7
Z9 10
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 21
DI 10.1145/3319618
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sun, H
   Huang, JZ
   Qin, X
   Xie, CS
AF Sun, Hui
   Huang, Jianzhong
   Qin, Xiao
   Xie, Changsheng
TI DLSpace: Optimizing SSD Lifetime via An Efficient Distributed Log Space
   Allocation Strategy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Distributed log space; traditional log space; lifetime; write
   amplification; solid state disk
ID WRITE AMPLIFICATION; IMPROVING PERFORMANCE; FLASH
AB Due to limited numbers of program/erase cycles (i.e., P/Es) of NAND Flash, excessive out-of-place update and erase-before-write operations wear out these P/Es during garbage collections, which adversely shorten solid state disk (i.e., SSD) lifetime. The log space in NAND Flash space of an SSD performs as an updated page's buffer, which lowers garbage-collection frequency while reducing consumption of P/Es to extend SSD lifetime. In this article, we propose DLSpace, a novel distributed log space allocation strategy named distributed log space, which divides log space into block-level log space and page-level log space to significantly optimize SSD lifetime. DLSpace's log page space is dedicated to data pages in a data block. Such log page space only buffers page-update operations in this data block; thereby the use of log blocks for postponing garbage collection delays. DLSpace is conducive to fully utilizing pages in data and log blocks to avoid erasures of blocks with free pages. Consequently, DLSpace decreases write amplification by reducing excessive valid page-rewrite arid block-erase operations under random-write-intensive workloads. We carried out quantitative research on the extension of SSD lifetime by virtue of three metrics (i.e., write amplification, the number of block-erase operations, and the delay time before the first garbage collection occurring). Experimental results reveal that compared with the existing traditional allocation strategy for log space (i.e., TLSpace), DLSpace reduces write amplification and the number of erase operations by up to 55.2% and 64.1% to the most extent, respectively. DLSpace also extends TLSpace's delay time of garbage collections by 73.3% to optimize SSD lifetime.
C1 [Sun, Hui] Anhui Univ, 111 Jiulong RD, Hefei 230601, Anhui, Peoples R China.
   [Huang, Jianzhong; Xie, Changsheng] Huazhong Univ Sci & Technol, 1037 Luoyu RD, Wuhan, Hubei, Peoples R China.
   [Qin, Xiao] Auburn Univ, Auburn, AL 36849 USA.
C3 Anhui University; Huazhong University of Science & Technology; Auburn
   University System; Auburn University
RP Huang, JZ (corresponding author), Huazhong Univ Sci & Technol, 1037 Luoyu RD, Wuhan, Hubei, Peoples R China.
EM sunhui@ahu.edu.cn; hjzh@hust.edu.cn; xqin@auburn.edu; cs-Xie@hust.edu.cn
RI Huang, Jianzhong/KEI-1516-2024
FU National Natural Science Foundation of China [61702004, 61572209]; U.S.
   National Science Foundation [IIS-1618669, CCF-0845257, CNS-0917137]; 111
   Project [B07038]; Anhui University Funding for Doctoral Research
   [J01003214]; Natural Science Foundation of Anhui Province
   [1708085QF160]; Key Technology R&D Program of Anhui Province
   [1704d0802193]; 2017 Opening Foundation of Key Laboratory of Intelligent
   Computing & Signal Processing, Ministry of Education (Anhui University)
FX We thank our anonymous reviewers for their valuable feedback and advice.
   This work is sponsored in part by the National Natural Science
   Foundation of China under Grant No 61702004 and No. 61572209. Xiao Qin's
   work is supported by the U.S. National Science Foundation under Grants
   IIS-1618669, CCF-0845257 (CAREER), CNS-0917137, and the 111 Project
   under Grant No. B07038. This work is also supported in part by the Anhui
   University Funding for Doctoral Research (J01003214), the Natural
   Science Foundation of Anhui Province (1708085QF160), and Key Technology
   R&D Program of Anhui Province (1704d0802193), and 2017 Opening
   Foundation of Key Laboratory of Intelligent Computing & Signal
   Processing, Ministry of Education (Anhui University).
CR Agarwal R, 2010, IEEE GLOBE WORK, P1846, DOI 10.1109/GLOCOMW.2010.5700261
   [Anonymous], 2015, FAST
   [Anonymous], 2012, P 7 ACM EUR C COMP S
   [Anonymous], 2012, P 10 USENIX C FIL ST
   [Anonymous], 2011, ACM 11 P INT C SUPER
   Axboe J., 2007, blktrace user guide
   Bates K., 2007, I O SEARCH ENGINE I
   Chang YH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146426
   Chen F, 2009, PERF E R SI, V37, P181
   Chen Feng, 2011, P 9 USENIX C FIL STO
   Frank T, 2011, PROCEEDINGS OF SENSORDEVICES 2011: THE SECOND INTERNATIONAL CONFERENCE ON SENSOR DEVICE TECHNOLOGIES AND APPLICATIONS, P1
   Frankie T., 2012, P 50 ANN SE REG C NE, P59
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Guan Y, 2017, IEEE T COMPUT, V66, P1464, DOI 10.1109/TC.2017.2679180
   Guo JY, 2017, INT PARALL DISTRIB P, P1184, DOI 10.1109/IPDPS.2017.55
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Ha K., 2011, P 7 INT WORKSH STOR, P1
   Hsieh J.W., 2005, P 2005 ACM S APPL CO, P838
   Hu J, 2010, IEEE INT SYMP CIRC S, P85, DOI 10.1109/ISCAS.2010.5537028
   Hu X., 2009, P SYSTOR 2009, DOI DOI 10.1145/1534530.1534544
   Hu Xiao-Yu, 2010, TECHNICAL REPORT
   Huang SM, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815622
   Ilias I., 2010, TECHNICAL REPORT
   Jagmohan A., 2010, Mass Storage Systems and Technologies (MSST), 2010 IEEE 26th Symposium on, P1
   Jian Guo, 2017, Microsystem Technologies, V23, P1999, DOI 10.1007/s00542-016-2961-9
   Jian Hu, 2012, 2012 IEEE 7th International Conference on Networking, Architecture, and Storage (NAS), P134, DOI 10.1109/NAS.2012.22
   Jimenez X., 2014, PROC USENIX C FILE S, P47
   Jung Dawoon., 2007, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, P160, DOI DOI 10.1145/1289881
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kim HJ, 2017, INT J ANAL CHEM, V2017, DOI 10.1155/2017/6753481
   Kim Hyeong-Jun, 2016, 8 USENIX WORKSH HOT, P41
   Kim HJ, 2008, BMC PLANT BIOL, V8, DOI 10.1186/1471-2229-8-101
   Kim J, 2012, J POWER ELECTRON, V12, P1, DOI 10.6113/JPE.2012.12.1.1
   Kyrnin Mark, 2017, M 2 SSD IS GOING MAK
   Lee E, 2017, ACM T STORAGE, V13, DOI 10.1145/3060146
   Lee JD, 2002, IEEE ELECTR DEVICE L, V23, P264, DOI 10.1109/55.998871
   Lee J, 2016, MITOCHONDRIAL DNA B, V1, P4, DOI 10.1080/23802359.2015.1137793
   Lee S., 2012, P NDSS, V12, P1, DOI DOI 10.1016/J.JLP.2012.12.001
   Lee S., 2009, USENIX ANN TECHNICAL, P1
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee S, 2011, IEEE T CONSUM ELECTR, V57, P1732, DOI 10.1109/TCE.2011.6131148
   LENZLINGER M, 1969, J APPL PHYS, V40, P278, DOI 10.1063/1.1657043
   Liu D, 2017, IEEE T PARALL DISTR, V28, P475, DOI 10.1109/TPDS.2016.2586059
   Liu X, 2016, INT C PAR DISTRIB SY, P569, DOI [10.1109/ICPADS.2016.0081, 10.1109/ICPADS.2016.79]
   Lu Youyou., 2013, FAST, P257
   Margaglia F, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P95
   Microsoft, 2007, MICR ENT TRAC
   Min Changwoo, 2012, FAST, V12, P1
   Mohan V., 2010, P 2 USENIX C HOT TOP, P1
   Moon S., 2012, 012 IEEE 28th Symposium on Mass Storage Systems and Technologies (MSST), P1
   Ouyang XY, 2011, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2011.5749738
   Park Dongchul, 2011, P IEEE 27 S MASS STO, P1
   Park H, 2016, IEEE T PARALL DISTR, V27, P2422, DOI 10.1109/TPDS.2015.2493524
   Park SJ., 2012, P 20 IMEKO WORLD C M, P1, DOI DOI 10.2514/6.2012-4757
   Pirovano Agostino, 2017, PHYS TECHNOLOGY EMER, P27
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
   Sang-Phil Lim, 2010, Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os (SNAPI 2010), P3, DOI 10.1109/SNAPI.2010.9
   Schroeder B, 2017, P IEEE, V105, P1751, DOI 10.1109/JPROC.2017.2735969
   Smith K., 2012, P FLASH MEM SUMM C, P1
   SNIA, 2012, SOL STAT STOR SSS PE
   Soundararajan Gokul., 2010, Proceedings of the 8th USENIX conference on File and storage technologies, FAST'10, P8
   Sun H, 2015, IEEE T COMPUT, V64, P1133, DOI 10.1109/TC.2014.2308207
   Sun H, 2013, I S MOD ANAL SIM COM, P212, DOI 10.1109/MASCOTS.2013.29
   Wang H., 2013, P IEEE 29 S MASS STO, P5
   Wang WN, 2012, ADV MATER RES-SWITZ, V383-390, P2156, DOI 10.4028/www.scientific.net/AMR.383-390.2156
   Wang Y, 2012, DES AUT TEST EUROPE, P1307
   Wei DB, 2016, IEEE T VLSI SYST, V24, P1749, DOI 10.1109/TVLSI.2015.2479250
   Wei Q., 2011, P 27 S MASS STOR SYS, P1
   Wu GY, 2012, ACM T STORAGE, V8, DOI 10.1145/2093139.2093140
   Wu SZ, 2017, IEEE T PARALL DISTR, V28, P2852, DOI 10.1109/TPDS.2017.2692757
   Xiang Luojie, 2012, 2012 International Conference on Computing, Networking and Communications (ICNC), P497, DOI 10.1109/ICCNC.2012.6167472
   Xu Q., 2015, EVOL BIOL, P1
   Zhang JC, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P87
   Zhou Keren, 2017, P IEEE SENSORS, P1, DOI DOI 10.1109/ICSENS.2017.8233921
NR 74
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 92
DI 10.1145/3284749
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500002
DA 2024-07-18
ER

PT J
AU Harrison, DC
   Seah, WKG
   Rayudu, R
AF Harrison, David C.
   Seah, Winston K. G.
   Rayudu, Ramesh
TI Coverage Preservation with Rapid Forwarding in Energy-Harvesting
   Wireless Sensor Networks for Critical Rare Events
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Reliability; Wireless sensor networks;
   rare events; duty cycling; energy harvesting
ID AD-HOC; POWER MANAGEMENT; AREA
AB Wireless sensor networks for rarely occurring critical events must maintain sensing coverage and low-latency network connectivity to ensure event detection and subsequent rapid propagation of notification messages. Few algorithms have been proposed that address both coverage and forwarding and those that do are either unconcerned with rapid propagation or are not optimised to handle the constant changes in topology observed in duty-cycled networks. This article proposes an algorithm for Coverage Preservation with Rapid Forwarding (CPRF). The algorithm is shown to deliver perfect coverage maintenance and low-latency guaranteed message propagation whilst allowing stored-charge conservation via collaborative duty cycling in energy-harvesting networks. Favourable comparisons are made against established and recently proposed algorithms in both sparse planned and dense random distributions. Further, an implementation for commercially available wireless sensing devices is evaluated for detection and notification of damage to highway light poles caused by vortex shedding.
C1 [Harrison, David C.; Seah, Winston K. G.; Rayudu, Ramesh] Victoria Univ Wellington, Sch Engn & Comp Sci, POB 600, Wellington 6140, New Zealand.
C3 Victoria University Wellington
RP Harrison, DC (corresponding author), Victoria Univ Wellington, Sch Engn & Comp Sci, POB 600, Wellington 6140, New Zealand.
RI Rayudu, Ramesh K/K-4600-2015
OI Seah, Winston/0000-0001-7147-5167
CR Al-Karaki JN, 2004, IEEE WIREL COMMUN, V11, P6, DOI 10.1109/MWC.2004.1368893
   Alippi C, 2008, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON SENSING TECHNOLOGY, P1, DOI 10.1109/ICSENST.2008.4757063
   Ammari HM, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2822894
   [Anonymous], IEEE SYSTEMS J
   [Anonymous], 2007, ACM SIGCOMM COMPUTER
   [Anonymous], P 40 ANN IEEE C LOC
   [Anonymous], ELECT LETT
   [Anonymous], M62 LIGHTING COLUMNS
   [Anonymous], SOLAR CELLS
   [Anonymous], DUR STAYCH NIMH AA R
   [Anonymous], 2002, P 1 ACM INT WORKSH W, DOI DOI 10.1145/570738.570744
   [Anonymous], 2005, P 4 INT S INF PROC S
   [Anonymous], 2002, ACM SIGMOBILE MOB CO
   [Anonymous], QUALNET COMM SIM PLA
   [Anonymous], P 4 INT S INF PROC S
   [Anonymous], P 3 INT S INF PROC S
   [Anonymous], 2012, IEEE T MOBILE COMPUT, DOI DOI 10.1109/TMC.2012.161
   [Anonymous], P 41 ANN IEEE C LOC
   [Anonymous], MTM CM5000 MSP
   [Anonymous], ACM T SENSOR NETWORK
   [Anonymous], SOL
   [Anonymous], P 1 INT WORKSH EN NE
   Basu Prithwish., 2008, Proceedings of the Third ACM Workshop on Challenged Networks, CHANTS '08, P19
   Biswas S, 2005, ACM SIGCOMM COMP COM, V35, P133, DOI 10.1145/1090191.1080108
   Boukerche A., 2006, Proceedings of the 3rd ACM international workshop Conclusions 124 on Performance evaluation of wireless ad hoc, sensor and ubiquitous networks, P58
   Cadger F, 2013, IEEE COMMUN SURV TUT, V15, P621, DOI 10.1109/SURV.2012.062612.00109
   Cai YL, 2007, AD HOC SENS WIREL NE, V3, P77
   Cao Q, 2005, LECT NOTES COMPUT SC, V3560, P276
   Cardei M, 2006, COMPUT COMMUN, V29, P413, DOI 10.1016/j.comcom.2004.12.025
   Castagnetti A, 2014, IEEE T IND INFORM, V10, P928, DOI 10.1109/TII.2014.2306327
   Chen BJ, 2002, WIREL NETW, V8, P481, DOI 10.1023/A:1016542229220
   Chen DZ, 2007, IEEE T VEH TECHNOL, V56, P3111, DOI 10.1109/TVT.2007.900371
   Derr K, 2015, IEEE T IND INFORM, V11, P752, DOI 10.1109/TII.2015.2396007
   Fei Xin, 2009, P IEEE GLOBAL TELECO, P1
   Fler Holger., 2003, AD HOC NETW, V1, P351, DOI DOI 10.1016/S1570-8705(03)00038-6
   Gaudette B, 2014, ACM T SENSOR NETWORK, V10, DOI 10.1145/2594792
   Ghadimi E., 2012, 2012 9th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks (SECON), P335, DOI 10.1109/SECON.2012.6275795
   Harrison DC, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2885508
   Khosropour N, 2012, ELECTRON LETT, V48, P338, DOI 10.1049/el.2012.0315
   Ko YB, 2000, WIREL NETW, V6, P307, DOI 10.1023/A:1019106118419
   Lee T., 2008, Proceeding of SAS Global Forum, V2008, P1
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Liu C, 2006, IEEE T PARALL DISTR, V17, P562, DOI 10.1109/TPDS.2006.77
   Magno M, 2014, IEEE T IND INFORM, V10, P946, DOI 10.1109/TII.2013.2295198
   Mauve M, 2001, IEEE NETWORK, V15, P30, DOI 10.1109/65.967595
   Sanchez Juan, 2007, P IEEE INT C MOBILE, P1
   Sanchez JA, 2009, IEEE COMMUN MAG, V47, P85, DOI 10.1109/MCOM.2009.5181897
   Schurgers C, 2001, 2001 MILCOM, VOLS 1 AND 2, PROCEEDINGS, P357, DOI 10.1109/MILCOM.2001.985819
   Stojmenovic Ivan., 2004, AD HOC WIRELESS NETW, P103
   Sun YJ, 2008, MOBIHOC'08: PROCEEDINGS OF THE NINTH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P53, DOI 10.1145/1374618.1374627
   Sun YJ, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1, DOI 10.1145/1460412.1460414
   Wang Xiaorui., 2003, SENSYS 03, P28, DOI DOI 10.1145/958491.958496
   Wightman PM, 2011, 2011 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), P522, DOI 10.1109/WCNC.2011.5779187
   Xiaobo Zhang, 2014, 2014 IEEE PES General Meeting: Conference & Exposition, DOI 10.1109/PESGM.2014.6938845
   Yang CL, 2014, IEEE ICC, P361, DOI 10.1109/ICC.2014.6883345
   Yang CL, 2014, IEEE COMMUN LETT, V18, P118, DOI 10.1109/LCOMM.2013.111513.132436
   Yang J., 2010, P 19 INT C COMPUTER, P1
   Yao Y., 2003, Cidr, P233
   Ye W, 2004, IEEE ACM T NETWORK, V12, P493, DOI 10.1109/TNET.2004.828953
   Yeager DJ, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON RFID, P320, DOI 10.1109/RFID.2008.4519381
   Zorzi M, 2003, IEEE T MOBILE COMPUT, V2, P349, DOI 10.1109/TMC.2003.1255650
NR 61
TC 2
Z9 2
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 43
DI 10.1145/3140961
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500015
DA 2024-07-18
ER

PT J
AU Kim, H
   Rajkumar, R
AF Kim, Hyoseung
   Rajkumar, Ragunathan (Raj)
TI Predictable Shared Cache Management for Multi-Core Real-Time
   Virtualization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cache management; shared cache; multi-core architectures;
   virtualization; real-time systems; cyber-physical systems
AB Real-time virtualization has gained much attention for the consolidation of multiple real-time systems onto a single hardware platform while ensuring timing predictability. However, a shared last-level cache (LLC) on modern multi-core platforms can easily hamper the timing predictability of real-time virtualization due to the resulting temporal interference among consolidated workloads. Since such interference caused by the LLC is highly variable and may have not even existed in legacy systems to be consolidated, it poses a significant challenge for real-time virtualization. In this article, we propose a predictable shared cache management framework for multi-core real-time virtualization. Our framework introduces two hypervisor-level techniques, vLLC and vColoring, that enable the cache allocation of individual tasks running in a virtual machine (VM), which is not achievable by the current state of the art. Our framework also provides a cache management scheme that determines cache allocation to tasks, designs VMs in a cache-aware manner, and minimizes the aggregated utilization of VMs to be consolidated. As a proof of concept, we implemented vLLC and vColoring in the KVM hypervisor running on x86 and ARM multi-core platforms. Experimental results with three different guest OSs (i.e., Linux/RK, vanilla Linux, and MS Windows Embedded) show that our techniques can effectively control the cache allocation of tasks in VMs. Our cache management scheme yields a significant utilization benefit compared to other approaches while satisfying timing constraints.
C1 [Kim, Hyoseung] Univ Calif Riverside, Dept Elect & Comp Engn, 900 Univ Ave, Riverside, CA 92521 USA.
   [Rajkumar, Ragunathan (Raj)] Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 University of California System; University of California Riverside;
   Carnegie Mellon University
RP Kim, H (corresponding author), Univ Calif Riverside, Dept Elect & Comp Engn, 900 Univ Ave, Riverside, CA 92521 USA.
OI Kim, Hyoseung/0000-0002-8553-732X
CR Altmeyer Sebastian, 2014, EUR C REAL TIM SYST
   [Anonymous], ACM INT C EMB SOFTW
   [Anonymous], IEEE REAL TIM SYST S
   [Anonymous], 2008, INT C PAR ARCH COMP
   [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], EUR C REAL TIM SYST
   ARM, 2016, ARM CORT A15 REF MAN
   Basumallick Swagato, 1994, ACM WORKSH LANG COMP
   Bellard Fabrice, 2005, USENIX ANN TECHN C U
   Bernat Guillem, 1999, IEEE REAL TIM SYST S
   Bhargava R, 2008, ACM SIGPLAN NOTICES, V43, P26, DOI 10.1145/1353536.1346286
   Bui Bach D., 2008, IEEE C EMB REAL TIM
   Busquets-Mataix Jose V., 1997, EUR WORKSH REAL TIM
   Cucinotta Tommaso, 2009, IEEE INT COMP SOFTW
   General Dynamics, 2016, OKL4 MICR
   Hammarlund Per, 2013, HOT CHIPS S HIGH PER
   Hardkernel, 2016, ODROID
   Intel, 2016, INT 64 IA 32 DEV MAN
   Jin Xinxin, 2009, IEEE S PAR DISTR PRO
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Jung DH, 2014, IEEE INT 3D SYST
   Kim D, 2014, IEEE COMPUT ARCHIT L, V13, P109, DOI 10.1109/L-CA.2013.20
   Kim H., 2013, EUR C REAL TIM SYST
   Kim H, 2016, REAL-TIME SYST, V52, P356, DOI 10.1007/s11241-016-9248-1
   Kim H, 2014, J SYST ARCHITECT, V60, P165, DOI 10.1016/j.sysarc.2013.07.002
   Kim Hyoseung, 2015, IEEE C EMB REAL TIM
   Kim Hyoseung, 2012, IEEE C EMB REAL TIM
   Kim Hyoseung, 2016, ACM INT C EMB SOFTW
   Kiszka Jan, 2009, REAL TIM LIN WORKSH
   Kivity A., 2007, P LIN S DTTAW DNTOR, V1, P225
   Lakshmanan K., 2009, IEEE REAL TIM SYST S
   Lempel Oded, 2011, HOT CHIPS S HIGH PER
   Leontyev H, 2009, REAL-TIME SYST, V43, P60, DOI 10.1007/s11241-009-9076-7
   Li Ye, 2014, ACM C VIRT EX ENV VE
   Liedtke Jochen, 1997, IEEE REAL TIM TECHN
   Lin Jiang, 2008, IEEE S HIGH PERF COM
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lui Sha, 1986, IEEE REAL TIM SYST S
   Lunniss Will, 2014, INT C REAL TIM NETW
   Ma RH, 2013, J SYST ARCHITECT, V59, P1405, DOI 10.1016/j.sysarc.2013.07.004
   Mancuso R., 2013, IEEE REAL TIM TECHN
   Oikawa Shuichi, 1998, P 19 IEEE REAL TIM S
   Paolieri Marco, 2011, IEEE REAL TIM TECHN
   QNX, 2017, QNX HYP
   SAEWONG S, 2002, EUR C REAL TIM SYST
   Sebek Filip, 2001, TECHNICAL REPORT
   Shi Jicheng, 2011, DEP SYST NETW WORKSH
   Shin I., 2008, EUR C REAL TIM SYST
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   Steinberg Udo, 2010, ACM EUR C COMP SYST
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Suzuki N., 2013, IEEE INT C EMB SOFTW
   Thiebaut Dominique, 1992, IEEE T COMPUTERS, V41
   Wang XL, 2011, ACM SIGPLAN NOTICES, V46, P217, DOI 10.1145/2007477.1952710
   Wind River, 2016, VXWORKS
   Xi S., 2011, ACM INT C EMB SOFTW
   Xu Meng, 2013, IEEE REAL TIM SYST S
   Xu Meng, 2017, IEEE REAL TIM TECHN
   Yang J., 2011, SIGBED REV, V8, P30, DOI DOI 10.1145/1967021.1967025
   Ye Y, 2014, INT CONFER PARA, P381, DOI 10.1145/2628071.2628104
   Yun Heechul, 2014, IEEE REAL TIM TECHN
NR 62
TC 24
Z9 26
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 22
DI 10.1145/3092946
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100022
DA 2024-07-18
ER

PT J
AU Fezzardi, P
   Lattuada, M
   Ferrandi, F
AF Fezzardi, Pietro
   Lattuada, Marco
   Ferrandi, Fabrizio
TI Using Efficient Path Profiling to Optimize Memory Consumption of On-Chip
   Debugging for High-Level Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE High-Level Synthesis; on-chip debugging; automated bug detection; memory
   optimization; Efficient Path Profiling
AB High-Level Synthesis (HLS) for FPGAs is attracting popularity and is increasingly used to handle complex systems with multiple integrated components. To increase performance and efficiency, HLS flows now adopt several advanced optimization techniques. Aggressive optimizations and system level integration can cause the introduction of bugs that are only observable on-chip. Debugging support for circuits generated with HLS is receiving a considerable attention. Among the data that can be collected on chip for debugging, one of the most important is the state of the Finite State Machines (FSM) controlling the components of the circuit. However, this usually requires a large amount of memory to trace the behavior during the execution. This work proposes an approach that takes advantage of the HLS information and of the structure of the FSM to compress control flow traces and to integrate optimized components for on-chip debugging. The generated checkers analyze the FSM execution on-fly, automatically notifying when a bug is detected, localizing it and providing data about its cause. The traces are compressed using a software profiling technique, called Efficient Path Profiling (EPP), adapted for the debugging of hardware accelerators generated with HLS. With this technique, the size of the memory used to store control flow traces can be reduced up to 2 orders of magnitude, compared to state-of-the-art.
C1 [Fezzardi, Pietro; Lattuada, Marco; Ferrandi, Fabrizio] Politecn Milan, Milan, Italy.
C3 Polytechnic University of Milan
RP Fezzardi, P (corresponding author), Politecn Milan, Milan, Italy.
EM pietro.fezzardi@polimi.it; marco.lattuada@polimi.it;
   fabrizio.ferrandi@polimi.it
RI Ferrandi, Fabrizio/K-7645-2015; Lattuada, Marco/K-3425-2017
OI Ferrandi, Fabrizio/0000-0003-0301-4419; Lattuada,
   Marco/0000-0003-0062-6049
CR Aho Alfred V., 1986, COMPILERS PRINCIPLES
   Altera Corporation (now Intel FPGA), 2016, STRAT DEV HDB
   [Anonymous], 2009, JIP
   BALL T, 1996, P 29 ANN IEEE ACM IN
   Ben Hammouda M, 2014, IEEE INT SYMP CIRC S, P165, DOI 10.1109/ISCAS.2014.6865091
   Calagar Nazanin, 2014, 24 INT C FIELD PROGR
   Campbell K, 2016, DES AUT CON, DOI 10.1145/2897937.2898002
   Campbell Keith A., 2015, P 52 ANN DES AUT C S
   Curreri John, 2010, 24 IEEE INT S PAR DI
   Fezzardi P, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577369
   Fezzardi Pietro, 2015, 33 IEEE INT C COMP D
   Foster Harry D., 2015, P 52 ANN DES AUT C S
   Goeders J., 2014, 24 INT C FIELD PROGR
   Goeders J, 2017, IEEE T COMPUT AID D, V36, P83, DOI 10.1109/TCAD.2016.2565204
   Goeders J, 2015, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2015.25
   Howe Helen, 1997, P 1997 IEEE INT VER
   Iskander Y, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567662
   Mentor Graphics, 2017, CAT C HIGH LEV SYNTH
   MILLS D, 1999, SNUG SYN US GROUP 19
   Monson Joshua S., 2015, INT C RECONFIGURABLE
   Monson Joshua S., 2015, P 2015 ACM SIGDA INT
   Monson Joshua S., 2014, 24 INT C FIELD PROGR
   NEC, 2016, CYBERWORKBENCH NECS
   Politecnico di Milano, 2017, MOB B2C STRAT
   Ribon Aurelien, 2011, 2011 FOR SPEC DES LA
   Selyunin K, 2016, LECT NOTES COMPUT SC, V10012, P462, DOI 10.1007/978-3-319-46982-9_30
   Sreedhar VC, 1996, ACM T PROGR LANG SYS, V18, P649, DOI 10.1145/236114.236115
   Takach A, 2016, IEEE DES TEST, V33, P116, DOI 10.1109/MDAT.2016.2544850
   Yang LW, 2016, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2016.38
   Yang Liwei, 2015, 2015 INT C FIELD PRO
NR 30
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 149
DI 10.1145/3126564
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800032
OA Green Published
DA 2024-07-18
ER

PT J
AU Park, J
   Joshi, H
   Lee, HG
   Kiaei, S
   Ogras, UY
AF Park, Jaehyun
   Joshi, Hitesh
   Lee, Hyung Gyu
   Kiaei, Sayfe
   Ogras, Umit Y.
TI Flexible PV-cell Modeling for Energy Harvesting in Wearable IoT
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Flexible hybrid electronics (FHE); wearable IoT devices; PV-cell model;
   power estimation; MPPT
ID MPPT ALGORITHM; CIRCUIT
AB Wearable devices with sensing, processing and communication capabilities have become feasible with the advances in internet-of-things (IoT) and low power design technologies. Energy harvesting is extremely important for wearable IoT devices due to size and weight limitations of batteries. One of the most widely used energy harvesting sources is photovoltaic cell (PV-cell) owing to its simplicity and high output power. In particular, flexible PV-cells offer great potential for wearable applications. This paper models, for the first time, how bending a PV-cell significantly impacts the harvested energy. Furthermore, we derive an analytical model to quantify the harvested energy as a function of the radius of curvature. We validate the proposed model empirically using a commercial PV-cell under a wide range of bending scenarios, light intensities and elevation angles. Finally, we show that the proposed model can accelerate maximum power point tracking algorithms and increase the harvested energy by up to 25.0%.
C1 [Park, Jaehyun; Joshi, Hitesh; Kiaei, Sayfe; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Lee, Hyung Gyu] Daegu Univ, Sch Comp & Commun Engn, Gyongsan 38453, South Korea.
C3 Arizona State University; Arizona State University-Tempe; Daegu
   University
RP Park, J (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM jpark244@asu.edu; hjoshi5@asu.edu; hglee@daegu.ac.kr; sayfe@asu.edu;
   umit@asu.edu
RI Ogras, Umit/JQX-1586-2023; Park, Jaehyun/JXN-7813-2024
OI Ogras, Umit/0000-0002-5045-5535; Park, Jaehyun/0000-0002-2276-4998
FU NSF CAREER award [CNS-1651624]; Basic Science Research Program through
   National Research Foundation of Korea (NRF) - Ministry of Education
   [NRF-2017R1D1A1B03032382]
FX This work was supported by NSF CAREER award CNS-1651624 and in part by
   the Basic Science Research Program through the National Research
   Foundation of Korea (NRF), funded by the Ministry of Education
   (NRF-2017R1D1A1B03032382).
CR [Anonymous], FLEX SENS
   [Anonymous], CC2650
   [Anonymous], ARBITRARY ORIENTATIO
   [Anonymous], 2010, P 25 EUR PHOT SOL EN
   [Anonymous], TES1333
   [Anonymous], PXIE 4080
   [Anonymous], BQ25504
   [Anonymous], P INT C COMP AID DES
   Brunelli D, 2008, DES AUT TEST EUROPE, P102
   De Soto W, 2006, SOL ENERGY, V80, P78, DOI 10.1016/j.solener.2005.06.010
   Elgendy MA, 2012, IEEE T SUSTAIN ENERG, V3, P21, DOI 10.1109/TSTE.2011.2168245
   Gupta U, 2017, IEEE T MULTI-SCALE C, V3, P36, DOI 10.1109/TMSCS.2016.2637345
   Kang PG, 2014, RSC ADV, V4, P29799, DOI 10.1039/c4ra02921f
   Kim SJ, 2014, ENERG ENVIRON SCI, V7, P1959, DOI 10.1039/c4ee00242c
   King D, 2004, PHOTOVOLTAIC ARRAY P
   Kollimalla SK, 2014, IEEE T ENERGY CONVER, V29, P602, DOI 10.1109/TEC.2014.2320930
   Konstantopoulos C, 2014, IEEE T POWER ELECTR, V29, P2817, DOI 10.1109/TPEL.2013.2275947
   Lu C, 2011, IEEE J EM SEL TOP C, V1, P254, DOI 10.1109/JETCAS.2011.2162161
   Merten J, 1998, IEEE T ELECTRON DEV, V45, P423, DOI 10.1109/16.658676
   National Instruments, 2017, PXIE 4081
   Paradiso JA, 2005, IEEE PERVAS COMPUT, V4, P18, DOI 10.1109/MPRV.2005.9
   Safari A, 2011, IEEE T IND ELECTRON, V58, P1154, DOI 10.1109/TIE.2010.2048834
   Sera D, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, P2392, DOI 10.1109/ISIE.2007.4374981
   Sharma P, 2012, IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012)
   Sharma P, 2014, IEEE T IND APPL, V50, P4142, DOI 10.1109/TIA.2014.2322136
   Sher HA, 2015, IEEE T SUSTAIN ENERG, V6, P1426, DOI 10.1109/TSTE.2015.2438781
   Shin D, 2015, I SYMPOS LOW POWER E, P273, DOI 10.1109/ISLPED.2015.7273526
   Söderström T, 2008, J APPL PHYS, V103, DOI 10.1063/1.2938839
   Wang YJ, 2010, IET RENEW POWER GEN, V4, P272, DOI 10.1049/iet-rpg.2009.0157
NR 29
TC 34
Z9 39
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 156
DI 10.1145/3126568
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800039
DA 2024-07-18
ER

PT J
AU Pan, C
   Xie, MM
   Yang, CM
   Chen, YR
   Hu, JT
AF Pan, Chen
   Xie, Mimi
   Yang, Chengmo
   Chen, Yiran
   Hu, Jingtong
TI Exploiting Multiple Write Modes of Nonvolatile Main Memory in Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Nonvolatile memory; multilevel cell (MLC); multiwrite modes; wear
   leveling
ID PHASE-CHANGE MEMORY; CHAIN FERAM
AB Existing Nonvolatile Memories (NVMs) have many attractive features to be the main memory of embedded systems. These features include low power, high density, and better scalability. Recently, Multilevel Cell (MLC) NVM has gained more and more popularity as it can provide a higher density than the traditional Single-Level Cell (SLC) NVM. However, there are also drawbacks in MLC NVM, namely, limited write endurance and expensive write operation. These two drawbacks have to be overcome before MLC NVM can be practically adopted as the main memory. In MLC Nonvolatile Main Memory (NVMM), two different types of write operations with very diverse data retention times are allowed. The first type maintains data for years but takes a longer time to write and is detrimental to the endurance. The second type maintains data for a short period but takes a shorter time to write. By observing that much of the data written to main memory is temporary and does not need to last long during the execution of a program, in this article, we propose novel task scheduling and write operation selection algorithms to improve MLC NVMM endurance and program efficiency. An Integer Linear Programming (ILP) formulation is first proposed to obtain optimal results. Since ILP takes exponential time to solve, we also propose the Multiwrite Mode-Aware Scheduling (MMAS) algorithm to achieve a near-optimal solution in polynomial time. Additionally, the Dynamical Memory Block Screening (DMS) algorithm is proposed to achieve wear leveling. The experimental results demonstrate that the proposed techniques can greatly improve the lifetime of the MLC NVMM as well as the efficiency of the program.
C1 [Pan, Chen; Xie, Mimi; Hu, Jingtong] Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74078 USA.
   [Yang, Chengmo] Univ Delaware, Dept Elect & Comp Engn, Newark, DE 19716 USA.
   [Chen, Yiran] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Oklahoma State University System; Oklahoma State University -
   Stillwater; University of Delaware; Duke University
RP Pan, C (corresponding author), Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74078 USA.
EM chen.pan@okstate.edu; mimix@okstate.edu; chengmo@udel.edu;
   yiran.chen@duke.edu; jthu@okstate.edu
RI Chen, Yiran/L-4812-2017
OI Chen, Yiran/0000-0002-1486-8412; Hu, Jingtong/0000-0003-4029-4034
FU National Science Foundation [CNS-1464429, CNS-1253424, CCF-1527506,
   CCF-1527464]
FX This work is supported by the National Science Foundation under grants
   CNS-1464429, CNS-1253424, CCF-1527506, and CCF-1527464.
CR [Anonymous], 2009, P 42 ANN IEEE ACM IN, DOI DOI 10.1145/1669112.1669118
   [Anonymous], GNU COMP COLL
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2012, ADAPTIVE PAGE GROUPI
   [Anonymous], INT C SIGN PROC TECH
   [Anonymous], LINGO SYSTEM
   Awasthi Manu, 2012, 2012 IEEE 18 INT S H, P1
   Bai K, 2013, DES AUT TEST EUROPE, P593
   Chen F, 2009, PERF E R SI, V37, P181
   Dhiman G, 2009, DES AUT CON, P664
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   GRAHAM RL, 1966, AT&T TECH J, V45, P1563, DOI 10.1002/j.1538-7305.1966.tb01709.x
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hoya K, 2010, IEEE T VLSI SYST, V18, P1745, DOI 10.1109/TVLSI.2009.2034380
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Jiang L, 2012, INT SYMP MICROARCH, P1, DOI 10.1109/MICRO.2012.10
   Jog A, 2012, DES AUT CON, P243
   Joshi M, 2011, INT S HIGH PERF COMP, P345, DOI 10.1109/HPCA.2011.5749742
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li JH, 2013, DES AUT TEST EUROPE, P1247
   Li JH, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534393
   Li Q., 2012, Proceedings of the ACM/IEEE international symposium on Low power electronics and design, P351
   Li QG, 2015, IEEE T COMPUT, V64, P2169, DOI 10.1109/TC.2014.2360527
   Li QG, 2013, ACM SIGPLAN NOTICES, V48, P101, DOI 10.1145/2499369.2465564
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Pan C, 2016, IEEE T MULTI-SCALE C, V2, P129, DOI 10.1109/TMSCS.2016.2525999
   Pan C, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P197, DOI 10.1109/EMSOFT.2015.7318275
   Pan Chen, 2014 IEEE 20 INT C E, P1
   Pan CT, 2014, MATH PROBL ENG, V2014, DOI 10.1155/2014/535703
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Redaelli A, 2008, 2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, P39, DOI 10.1109/NVSMW.2008.17
   Russo U, 2007, IEEE T ELECTRON DEV, V54, P2769, DOI 10.1109/TED.2007.904976
   Shiga H, 2010, IEEE J SOLID-ST CIRC, V45, P142, DOI 10.1109/JSSC.2009.2034414
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Xie M., 2014, 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, P1
   Xie MM, 2015, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2015.7059024
   Xu CM, 2013, 2013 INTERNATIONAL CONFERENCE ON MATERIALS FOR RENEWABLE ENERGY AND ENVIRONMENT (ICMREE), VOLS 1-3, P1, DOI 10.1109/ICMREE.2013.6893602
   Zhang H, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL I, P262, DOI 10.1109/CINC.2009.108
   Zhang WY, 2011, I C DEPEND SYS NETWO, P197, DOI 10.1109/DSN.2011.5958219
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 41
TC 11
Z9 14
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 110
DI 10.1145/3063130
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000020
DA 2024-07-18
ER

PT J
AU Gai, KK
   Qiu, LF
   Chen, M
   Zhao, H
   Qiu, MK
AF Gai, Keke
   Qiu, Longfei
   Chen, Min
   Zhao, Hui
   Qiu, Meikang
TI SA-EAST: Security-Aware Efficient Data Transmission for ITS in Mobile
   Heterogeneous Cloud Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Theory; Security-aware; efficient data sharing and
   transferring; mobile heterogeneous cloud computing; intelligent
   transportation system; cyber-physical systems
ID SOFTWARE-DEFINED NETWORKING; VIDEO TRANSMISSION; WIRELESS NETWORKS;
   SYSTEMS; CHALLENGES; MODEL
AB The expected advanced network explorations and the growing demand for mobile data sharing and transferring have driven numerous novel applications in Cyber-Physical Systems (CPSs), such as Intelligent Transportation Systems (ITSs). However, current ITS implementations are restricted by the conflicts between security and communication efficiency. Focusing on this issue, this article proposes a Security-Aware Efficient Data Sharing and Transferring (SA-EAST) model, which is designed for securing cloud-based ITS implementations. In applying this approach, we aim to obtain secure real-time multimedia data sharing and transferring. Our experimental evaluation has shown that our proposed model provides an effective performance in securing communications for ITS.
C1 [Gai, Keke; Qiu, Meikang] Pace Univ, Dept Comp Sci, New York, NY 10038 USA.
   [Qiu, Longfei] Nanjing Foreign Language Sch, Nanjing, Jiangsu, Peoples R China.
   [Chen, Min] Huazhong Univ Sci & Technol, Wuhan, Peoples R China.
   [Chen, Min] Sch Comp Sci & Technol, Wuhan, Peoples R China.
   [Zhao, Hui] Henan Univ, Software Sch, Kaifeng 475000, Henan, Peoples R China.
C3 Pace University; Huazhong University of Science & Technology; Henan
   University
RP Qiu, MK (corresponding author), Pace Univ, Dept Comp Sci, New York, NY 10038 USA.
EM kg71231w@pace.edu; longfeiqiu2012@gmail.com; minchen2012@hust.edu.cn;
   zhh@henu.edu.cn; mqiu@pace.edu
RI Chen, Min/N-9350-2015; Hui, Zhao/HOF-5837-2023; Gai, Keke/H-7138-2019
OI Chen, Min/0000-0002-0960-4447; Hui, Zhao/0000-0003-3205-3820; Gai,
   Keke/0000-0001-6784-0221
FU National Science Foundation [NSF CNS-1457506, NSF CNS-1359557]
FX This work is supported by the National Science Foundation, under grant
   NSF CNS-1457506 and NSF CNS-1359557.
CR Abbas H, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465797
   Abou-zeid H, 2014, IEEE T VEH TECHNOL, V63, P2013, DOI 10.1109/TVT.2014.2314646
   Akyildiz IF, 2015, COMPUT NETW, V85, P1, DOI 10.1016/j.comnet.2015.05.007
   Bae S, 2012, IEEE T SMART GRID, V3, P394, DOI 10.1109/TSG.2011.2159278
   Balani R, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544386
   Batistatos MC, 2012, J NETW COMPUT APPL, V35, P1140, DOI 10.1016/j.jnca.2012.01.003
   Boban M, 2011, IEEE J SEL AREA COMM, V29, P15, DOI 10.1109/JSAC.2011.110103
   Calandriello G, 2011, IEEE T DEPEND SECURE, V8, P898, DOI 10.1109/TDSC.2010.58
   Carpi F, 2011, IEEE T BIO-MED ENG, V58, P231, DOI 10.1109/TBME.2010.2087332
   Chan KY, 2012, IEEE T INTELL TRANSP, V13, P644, DOI 10.1109/TITS.2011.2174051
   Cicalò S, 2014, IEEE T MULTIMEDIA, V16, P848, DOI 10.1109/TMM.2014.2300442
   Dai LL, 2013, IEEE J SEL AREA COMM, V31, P460, DOI 10.1109/JSAC.2013.SUP.0513041
   Dua A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2629338
   Gai K., 2016, The IEEE International Conference on Smart Cloud 2016, P1
   Gai K., 2015, Security and Communication Networks, P1, DOI DOI 10.1109/CSCLOUD.2015.73
   Gai KK, 2016, J NETW COMPUT APPL, V59, P46, DOI 10.1016/j.jnca.2015.05.016
   Gai KK, 2012, INT C MULTIMED INFO, P142, DOI 10.1109/MINES.2012.240
   Gebotys CH, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783441
   Huang XY, 2011, IEEE T PARALL DISTR, V22, P1390, DOI 10.1109/TPDS.2010.206
   Jafari A., 2012 8 INT S COMMUNI, DOI DOI 10.1109/CSNDSP.2012.6292712
   Jain R, 2013, IEEE COMMUN MAG, V51, P24, DOI 10.1109/MCOM.2013.6658648
   Karagiannis G, 2011, IEEE COMMUN SURV TUT, V13, P584, DOI 10.1109/SURV.2011.061411.00019
   Lakshmanan K, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362350
   Li JY, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423642
   Li JY, 2012, J PARALLEL DISTR COM, V72, P666, DOI 10.1016/j.jpdc.2012.02.002
   Malik A, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362344
   Ortega-Vazquez MA, 2013, IEEE T POWER SYST, V28, P1806, DOI 10.1109/TPWRS.2012.2221750
   Pande A, 2013, IEEE MULTIMEDIA, V20, P50, DOI 10.1109/MMUL.2012.29
   Pang L, 2014, INT CONF SIGN PROCES, P399, DOI 10.1109/ICOSP.2014.7015036
   Pereira PR, 2012, IEEE COMMUN SURV TUT, V14, P1166, DOI 10.1109/SURV.2011.081611.00102
   Qiu MK, 2017, IEEE SYST J, V11, P813, DOI 10.1109/JSYST.2014.2345733
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Qiu MK, 2011, IEEE T SMART GRID, V2, P715, DOI 10.1109/TSG.2011.2160298
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Sedjelmaci H, 2014, IEEE INTERNET THINGS, V1, P570, DOI 10.1109/JIOT.2014.2366120
   Serpanos DN, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435262
   Song W, 2012, IEEE T WIREL COMMUN, V11, P1554, DOI 10.1109/TWC.2012.021512.111397
   Tang QH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331167
   Wang B, 2015, COMPUT NETW, V81, P308, DOI 10.1016/j.comnet.2015.02.026
   Wang LY, 2012, IEEE DECIS CONTR P, P4057, DOI 10.1109/CDC.2012.6427034
   Wang M, 2012, IEEE T MULTIMEDIA, V14, P975, DOI 10.1109/TMM.2012.2185041
   Wang Y, 2014, IEEE T PARALL DISTR, V25, P2932, DOI 10.1109/TPDS.2013.307
   Wu CY, 2012, IEEE T SMART GRID, V3, P434, DOI 10.1109/TSG.2011.2166414
   Xiang Y, 2011, IEEE T INF FOREN SEC, V6, P426, DOI 10.1109/TIFS.2011.2107320
NR 44
TC 80
Z9 81
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 60
DI 10.1145/2979677
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900033
DA 2024-07-18
ER

PT J
AU Hu, B
   Huang, K
   Chen, G
   Cheng, L
   Knoll, A
AF Hu, Biao
   Huang, Kai
   Chen, Gang
   Cheng, Long
   Knoll, Alois
TI Evaluation and Improvements of Runtime Monitoring Methods for Real-Time
   Event Streams
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Evaluation; Improvements; Runtime monitoring; event stream model;
   dynamic counters; l-repetitive function
AB Runtime monitoring is of great importance as a safeguard to guarantee the correctness of system runtime behaviors. Two state-of-the-art methods, dynamic counters and l-repetitive function, were recently developed to tackle the runtime monitoring for real-time systems. While both are reported to be efficient in monitoring arbitrary events, the monitoring performance between them has not yet been evaluated. This article evaluates both methods in depth, to identify their strengths and weaknesses. New methods are proposed to efficiently monitor the many-to-one connections that are abstracted as AND and OR components on multiple inputs. Representative scenarios are used as our case studies to quantitatively demonstrate the evaluations. Both methods are implemented in hardware FPGA. The timing overhead and resource usages of implementing the two methods are evaluated.
C1 [Hu, Biao; Huang, Kai; Chen, Gang; Cheng, Long; Knoll, Alois] Tech Univ Munich, Boltzmannstrae 3, D-85748 Garching, Germany.
   [Huang, Kai] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
C3 Technical University of Munich; Sun Yat Sen University
RP Huang, K (corresponding author), Tech Univ Munich, Boltzmannstrae 3, D-85748 Garching, Germany.; Huang, K (corresponding author), Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
EM huangk36@mail.sys.edu.cn
RI Knoll, Alois/AAN-8417-2021; Huang, kaixuan/GYR-0156-2022; Huang,
   Kai/JVO-5066-2024
OI Knoll, Alois/0000-0003-4840-076X; Huang, kaixuan/0000-0001-8845-2770; 
FU China Scholarship Council; German BMBF project ECU [13N11936]; China
   SYSU "the Fundamental Research Funds for the Central Universities"
   [15lgjc32]
FX This work has been partly funded by the China Scholarship Council,
   German BMBF project ECU (grant number: 13N11936), and China SYSU "the
   Fundamental Research Funds for the Central Universities" (grant number:
   15lgjc32).
CR [Anonymous], 2001, NETWORK CALCULUS THE
   Bonakdarpour Borzoo, 2011, FM 2011: Formal Methods. Proceedings 17th International Symposium on Formal Methods, P88, DOI 10.1007/978-3-642-21437-0_9
   Bonakdarpour B, 2013, FORM METHOD SYST DES, V43, P29, DOI 10.1007/s10703-012-0182-0
   Haid W., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P173
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Huang K, 2012, DES AUT CON, P430
   Jersak M, 2003, DES AUT CON, P454
   Jersak M., 2005, THESIS
   Lampka K., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P267
   Lampka K., 2009, P 7 ACM INT C EMBEDD, P107, DOI DOI 10.1145/1629335.1629351.9
   Lampka K, 2010, DES AUTOM EMBED SYST, V14, P193, DOI 10.1007/s10617-010-9055-1
   Medhat R, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2744196
   Medhat R, 2014, ACM IEEE INT CONF CY, P115, DOI 10.1109/ICCPS.2014.6843716
   Neukirchner M, 2013, REAL TIM SYST SYMP P, P88, DOI 10.1109/RTSS.2013.17
   Neukirchner M, 2012, REAL TIM SYST SYMP P, P293, DOI 10.1109/RTSS.2012.80
   Neukirchner Moritz., 2013, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ ISSS), P1
   Perathoner S, 2009, DES AUTOM EMBED SYST, V13, P27, DOI 10.1007/s10617-008-9015-1
   Phan LTX, 2013, IEEE REAL TIME, P217, DOI 10.1109/RTAS.2013.6531094
   Richter K, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P236, DOI 10.1109/REAL.2003.1253270
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Wandeler E, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146418
   Wandeler Ernesto, 2006, THESIS
NR 24
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 56
DI 10.1145/2890503
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700017
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kim, EJ
   Kwon, JH
   Choi, K
   Shon, T
AF Kim, Eui-Jik
   Kwon, Jung-Hyok
   Choi, Ken
   Shon, Taeshik
TI Unified Medium Access Control Architecture for Resource-Constrained
   Machine-to-Machine Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Unified architecture; machine-to-machine communications; capillary
   machine-to-machine; medium access control; carrier sense multiple
   access; time division multiple access
ID EFFICIENT MAC-PROTOCOL
AB In capillary machine-to-machine (M2M) communications, which is being considered as a feasible network solution for M2M applications, because of physical resource constraints and deployment conditions, an energy-efficient and scalable medium access control (MAC) protocol is crucial for numerous M2M devices to concurrently access wireless channels. Therefore, this paper presents a unified MAC layer architecture for resource-constrained M2M devices in capillary M2M networks [named as resource-constrained MAC architecture (RCMA)], which has a unified (monolithic) framework consisting of essential functional components to support MAC-related operations of M2M devices: multi-channel hybrid MAC (McHM), logical link control (LLC), time synchronizer (TS), and device on-off scheduler (DO2S). McHM provides a baseline MAC protocol for an entire capillary M2M system that combines the benefit of both contention-based carrier sense multiple access and schedule-based time division multiple access schemes, whereas the other three components help in the McHM operations. To demonstrate the effectiveness of the RCMA, we implement the whole stack using the QualNet simulator. Experimental results show that the RCMA outperforms the conventional ZigBee stack in terms of energy efficiency and scalability, even under heavy traffic conditions.
C1 [Kim, Eui-Jik; Kwon, Jung-Hyok] Hallym Univ, Dept Convergence Software, 1 Hallymdaehak Gil, Chuncheon Si 24252, Gangwon Do, South Korea.
   [Choi, Ken] IIT, Dept ECE, Chicago, IL USA.
   [Shon, Taeshik] Ajou Univ, Div Informat & Comp Engn, 206 Worldcup Ro, Suwon 16499, Gyeonggi Do, South Korea.
C3 Hallym University; Illinois Institute of Technology; Ajou University
RP Shon, T (corresponding author), Ajou Univ, Div Informat & Comp Engn, 206 Worldcup Ro, Suwon 16499, Gyeonggi Do, South Korea.
EM ejkim32@hallym.ac.kr; jhkwon@hallym.ac.kr; kchoi@ece.iit.edu;
   tsshon@ajou.ac.kr
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [NRF-2014R1A1A2057641]; Hallym
   University Research Fund [HRF-G-2015-1]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education (NRF-2014R1A1A2057641). This research was also supported by
   Hallym University Research Fund, 2015 (HRF-G-2015-1).
CR [Anonymous], 802154 IEEE COMP SOC
   [Anonymous], 2012, P 1 WORKSH URB NETW
   Beaudaux Julien, 2013, NETW SCI, V3, P1
   Buettner M., 2006, SenSys ?06, P307, DOI [DOI 10.1145/1182807.1182838, 10.1145/1182807.1182838]
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   El-Hoiydi A, 2004, LECT NOTES COMPUT SC, V3121, P18
   Ergen SC, 2006, IEEE T MOBILE COMPUT, V5, P920, DOI 10.1109/TMC.2006.100
   Halkes GP, 2007, LECT NOTES COMPUT SC, V4373, P228
   Hill JL, 2002, IEEE MICRO, V22, P12, DOI 10.1109/MM.2002.1134340
   Hu WY, 2009, PROCEEDINGS OF 2009 CONFERENCE ON SYSTEMS SCIENCE, MANAGEMENT SCIENCE & SYSTEM DYNAMICS, VOL 3, P1
   Kim DH, 2014, MULTIMED TOOLS APPL, V69, P643, DOI 10.1007/s11042-012-1113-1
   Kim Eui-Jik, 2011, IEICE T COMMUN E, VE94-B
   Kwon JH, 2015, MULTIMED TOOLS APPL, V74, P1593, DOI 10.1007/s11042-013-1752-x
   Loke SW, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2656214
   McLellan C., 2013, M2M and the Internet of Things: A Guide
   Misic VB, 2012, LECT NOTES COMPUT SC, V7363, P413, DOI 10.1007/978-3-642-31638-8_31
   Munir A, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680538
   Pandit S, 2015, MULTIMED TOOLS APPL, V74, P5353, DOI 10.1007/s11042-014-1999-x
   Paul A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632158
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   SCALABLE Network Technologies, 2015, QUALNET VERS 5 0
   van Hoesel L.F.W., 2004, 1 INT WORKSHOP NETWO, P205
   Villaverde Berta Carballido, 2014, IEEE COMMUN SURVEYS, V16
   Weyrich Michael, 2014, IEEE SOFTW, V31
   Ye W, 2002, IEEE INFOCOM SER, P1567, DOI 10.1109/INFCOM.2002.1019408
   Yuan Y, 2014, BIORESOURCE TECHNOL, V174, P1, DOI 10.1016/j.biortech.2014.07.104
NR 26
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 40
DI 10.1145/2876958
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500021
DA 2024-07-18
ER

PT J
AU Oneto, L
   Ridella, S
   Anguita, D
AF Oneto, Luca
   Ridella, Sandro
   Anguita, Davide
TI Learning Hardware-Friendly Classifiers Through Algorithmic Stability
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Support vector machines; hardware-friendly classifiers; bit-based
   classifiers; generalization performances; algorithmic stability;
   rademacher complexity
ID SUPPORT VECTOR MACHINES; MODEL SELECTION; ERROR; CONSISTENCY
AB Most state-of-the-art machine-learning (ML) algorithms do not consider the computational constraints of implementing the learned model on embedded devices. These constraints are, for example, the limited depth of the arithmetic unit, the memory availability, or the battery capacity. We propose a new learning framework, the Algorithmic Risk Minimization (ARM), which relies on Algorithmic-Stability, and includes these constraints inside the learning process itself. ARM allows one to train advanced resource-sparing ML models and to efficiently deploy them on smart embedded systems. Finally, we show the advantages of our proposal on a smartphone-based Human Activity Recognition application by comparing it to a conventional ML approach.
C1 [Oneto, Luca; Ridella, Sandro] Univ Genoa, DITEN, Via Opera Pia 11A, I-16145 Genoa, Italy.
   [Anguita, Davide] Univ Genoa, DIBRIS, Via Opera Pia 13, I-16145 Genoa, Italy.
C3 University of Genoa; University of Genoa
RP Oneto, L (corresponding author), Univ Genoa, DITEN, Via Opera Pia 11A, I-16145 Genoa, Italy.
EM luca.oneto@unige.it; sandro.ridella@unige.it; davide.anguita@unige.it
RI Oneto, Luca/V-2595-2019
OI Oneto, Luca/0000-0002-8445-395X; Anguita, Davide/0000-0001-7523-5291;
   Ridella, Sandro/0000-0003-0612-8219
CR Abdullah bin., 2012, International Journal of Computer and Information Engineering, V6, P77
   Alba E., 2008, IEEE INT JOINT C NEU
   Allen FR, 2006, PHYSIOL MEAS, V27, P935, DOI 10.1088/0967-3334/27/10/001
   Anguita D, 2003, IEEE T NEURAL NETWOR, V14, P993, DOI 10.1109/TNN.2003.816033
   Anguita D., 2013, INT JOINT C NEUR NET
   Anguita D., 2011, IEEE INT JOINT C NEU
   Anguita D., 2014, INT JOINT C NEUR NET
   Anguita D, 2013, J UNIVERS COMPUT SCI, V19, P1295
   Anguita D, 2012, IEEE T NEUR NET LEAR, V23, P1390, DOI 10.1109/TNNLS.2012.2202401
   Angulta D, 2008, NEUROCOMPUTING, V72, P480, DOI 10.1016/j.neucom.2007.12.006
   [Anonymous], 2001, COMPUTATIONAL LEARNI
   [Anonymous], 2009, Computer Arithmetic: Algorithms and Hardware Designs
   [Anonymous], 1998, STAT LEARNING THEORY
   [Anonymous], ARTIFICIAL INTELLIGE
   [Anonymous], UNCERTAINTY GEOMETRI
   Bache K, 2013, UCI machine learning repository
   Bartlett P., 2002, COMPUTATIONAL LEARNI
   Bartlett P. L., 2003, Journal of Machine Learning Research, V3, P463, DOI 10.1162/153244303321897690
   Bartlett PL, 2005, ANN STAT, V33, P1497, DOI 10.1214/009053605000000282
   Bartlett PL, 2002, MACH LEARN, V48, P85, DOI 10.1023/A:1013999503812
   Belkin M, 2003, NEURAL COMPUT, V15, P1373, DOI 10.1162/089976603321780317
   Bergstra J, 2012, J MACH LEARN RES, V13, P281
   Bousquet O, 2002, J MACH LEARN RES, V2, P499, DOI 10.1162/153244302760200704
   Boyd S., 2009, CONVEX OPTIMIZATION
   Casella G., 2002, STAT INFERENCE
   CATONI O., 2007, ARXIV07120248
   Chin A, 2013, ACM T INTEL SYST TEC, V4, DOI 10.1145/2483669.2483683
   Cook DJ, 2012, PERVASIVE MOB COMPUT, V8, P22, DOI 10.1016/j.pmcj.2011.10.004
   Dantzig G., 2016, LINEAR PROGRAMMING E
   De Vito E, 2005, J MACH LEARN RES, V6, P883
   Devroye L., 1996, A probabilistic theory of pattern recognition
   Dietrich R, 1999, PHYS REV LETT, V82, P2975, DOI 10.1103/PhysRevLett.82.2975
   Dinuzzo F, 2007, J MACH LEARN RES, V8, P2467
   Dinuzzo Francesco., 2012, Advances in Neural Information Processing Systems
   Epitropakis MG, 2010, APPL SOFT COMPUT, V10, P398, DOI 10.1016/j.asoc.2009.08.010
   Fan RE, 2008, J MACH LEARN RES, V9, P1871
   FUKUNAGA K, 1989, IEEE T PATTERN ANAL, V11, P421, DOI 10.1109/34.19039
   Ghio A., 2007, RES MICR EL C PRIME
   Grunwald Peter, 2005, Advances in Minimum Description Length
   Hanson MA, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331160
   HOEFFDING W, 1963, J AM STAT ASSOC, V58, P13, DOI 10.2307/2282952
   IBM, 2014, US MAN CPLEX 12 6
   Irick K., 2008, INT S FIELD PROGR CU
   Ivanov VV., 1976, THEORY APPROXIMATE M
   Joachims T., 1999, TECHNICAL REPORT
   John G.H., 1994, INT C MACH LEARN
   Klesk P, 2011, PATTERN RECOGN LETT, V32, P1882, DOI 10.1016/j.patrec.2011.07.012
   Koltchinskii V, 2001, IEEE T INFORM THEORY, V47, P1902, DOI 10.1109/18.930926
   Koltchinskii V, 2011, LECT NOTES MATH, V2033, P1, DOI 10.1007/978-3-642-22147-7
   Larsen E. S., 2001, ACM IEEE C SUP
   Lee MMS, 2004, IEEE T NEURAL NETWOR, V15, P750, DOI 10.1109/TNN.2004.824266
   Lee S., 2003, AUDIO VIDEO BASED BI
   Lesser B, 2011, PROCEDIA COMPUT SCI, V4, P508, DOI 10.1016/j.procs.2011.04.053
   Lever G., 2010, ALGORITHMIC LEARNING
   Li Ming., 2009, An introduction to Kolmogorov complexity and its applications
   Liu ZQ, 2010, IEEE ACM T COMPUT BI, V7, P100, DOI 10.1109/TCBB.2008.17
   Luo T., 2005, IEEE INT C DAT MIN
   Manikandan J., 2009, IEEE INT C VLSI DES
   McDiarmid Colin, 1989, SURVEYS COMBINATORIC, P148, DOI DOI 10.1017/CBO9781107359949.008
   Meinshausen N, 2010, J ROY STAT SOC B, V72, P417, DOI 10.1111/j.1467-9868.2010.00740.x
   Mercer J, 1909, PHILOS T R SOC LOND, V209, P415, DOI 10.1098/rsta.1909.0016
   Milenova B.L., 2005, P 31 INT C VER LARG
   Morozov V., 1984, Methods for solving incorrectly posed problems
   Mukherjee S, 2003, J COMPUT BIOL, V10, P119, DOI 10.1089/106652703321825928
   Mukherjee S, 2006, ADV COMPUT MATH, V25, P161, DOI 10.1007/s10444-004-7634-z
   Nemhauser G., 1988, INTEGER COMBINATORIA, DOI DOI 10.1002/9781118627372
   Noshadi H, 2013, ACM T SENSOR NETWORK, V9, DOI 10.1145/2422966.2422969
   Oneto L., 2014, IEEE INT C DAT MIN I
   Oneto L, 2015, IEEE T CYBERNETICS, V45, P1913, DOI 10.1109/TCYB.2014.2361857
   OPPER M, 1990, J PHYS A-MATH GEN, V23, pL581, DOI 10.1088/0305-4470/23/11/012
   Opper M., 1995, The Handbook of Brain Theory and Neural Networks, P922
   Orsenigo C, 2004, COMPUT STAT DATA AN, V47, P311, DOI 10.1016/j.csda.2003.11.005
   Papadimitriou C.H., 1998, COMBINATORIAL OPTIMI
   Parrado-Hernández E, 2012, J MACH LEARN RES, V13, P3507
   Pina-Ramfrez O., 2006, IEEE INT C REC COMP
   Plagianakos V. P., 2002, Natural Computing, V1, P307, DOI 10.1023/A:1016545907026
   Poggio T, 2004, NATURE, V428, P419, DOI 10.1038/nature02341
   Qingzheng Li, 2011, Journal of Low Power Electronics and Applications, V1, P45, DOI 10.3390/jlpea1010045
   Rosasco L, 2004, NEURAL COMPUT, V16, P1063, DOI 10.1162/089976604773135104
   Roweis ST, 2000, SCIENCE, V290, P2323, DOI 10.1126/science.290.5500.2323
   Scholkopf Bernhard., 2001, Advances in neural information processing systems
   Schrijver A., 2003, COMBINATORIAL OPTIMI
   Shalev-Shwartz S, 2010, J MACH LEARN RES, V11, P2635
   Shawe-Taylor J, 1998, IEEE T INFORM THEORY, V44, P1926, DOI 10.1109/18.705570
   Shawe-Taylor J., 2004, KERNEL METHODS PATTE
   Steinwart I, 2005, IEEE T INFORM THEORY, V51, P128, DOI 10.1109/TIT.2004.839514
   Tang B, 2013, ACM T SENSOR NETWORK, V9, DOI 10.1145/2422966.2422968
   Tarantola A., 2005, INVERSE PROBLEM THEO
   Thatte G, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331158
   Tikhonov A., 1977, Solution of Ill-Posed Problems
   Vapnik VN, 1999, IEEE T NEURAL NETWOR, V10, P988, DOI 10.1109/72.788640
   Zappi P, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2345770.2345781
   Zheng Y., 2014, ACM T INTEL SYST TEC, V6, P58
   Zhu Ji., 2004, ADV NEURAL INFORM PR
   Zou H, 2005, J R STAT SOC B, V67, P301, DOI 10.1111/j.1467-9868.2005.00503.x
   Zou H, 2007, ANN STAT, V35, P2173, DOI 10.1214/009053607000000127
NR 96
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 23
DI 10.1145/2836165
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500004
DA 2024-07-18
ER

PT J
AU Emeretlis, A
   Theodoridis, G
   Alefragis, P
   Voros, N
AF Emeretlis, Andreas
   Theodoridis, George
   Alefragis, Panayiotis
   Voros, Nikolaos
TI A Logic-Based Benders Decomposition Approach for Mapping Applications on
   Heterogeneous Multicore Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Algorithms; Task scheduling; multicore embedded platforms;
   integer linear programming; constraint programming; Benders
   decomposition
ID CONSTRAINTS; AWARE
AB The development of efficient methods for mapping applications on heterogeneous multicore platforms is a key issue in the field of embedded systems. In this article, a novel approach based on the Logic-Based Benders decomposition principle is introduced for mapping complex applications on these platforms, aiming at optimizing their execution time. To provide optimal solutions for this problem in a short time, a new hybrid model that combines Integer Linear Programming (ILP) and Constraint Programming (CP) models is introduced. Also, to reduce the complexity of the model and its solution time, a set of novel techniques for generating additional constraints called Benders cuts is proposed. An extensive set of experiments has been performed in which synthetic applications described by Directed Acyclic Graphs (DAGs) were mapped to a number of heterogeneous multicore platforms. Moreover, experiments with DAGs that correspond to two real-life applications have also been performed. Based on the experimental results, it is proven that the proposed approach outperforms the pure ILP model in terms of the solution time and quality of the solution. Specifically, the proposed approach is able to find an optimal solution within a time limit of 2 hours in the vast majority of performed experiments, while the pure ILP model fails. Also, for the cases where both methods fail to find an optimal solution within the time limit, the solution of the proposed approach is systematically better than the solution of the ILP model.
C1 [Emeretlis, Andreas; Theodoridis, George] Univ Patras, Elect & Comp Engn Dept, GR-26110 Patras, Greece.
   [Alefragis, Panayiotis; Voros, Nikolaos] Technol Educ Inst Western Greece, Embedded Syst Design & Applicat Lab, Comp & Informat Engn Dept, Patras, Greece.
C3 University of Patras; Western Greece University of Applied Sciences (TEI
   of Western Greece)
RP Emeretlis, A; Theodoridis, G (corresponding author), Univ Patras, Elect & Comp Engn Dept, GR-26110 Patras, Greece.; Alefragis, P; Voros, N (corresponding author), Technol Educ Inst Western Greece, Embedded Syst Design & Applicat Lab, Comp & Informat Engn Dept, Patras, Greece.
EM emeretlis@ece.upatras.gr; theodor@ece.upatras.gr; alefrag@teimes.gr;
   voros@teimes.gr
RI Alefragis, Panayiotis/AAO-5092-2021; Alefragis, Panayiotis/AAM-8281-2021
OI Alefragis, Panayiotis/0000-0002-1313-1750; Voros,
   Nikolaos/0000-0003-2410-5205
FU European Union [ICT-287733]
FX This work is cofunded by the European Union under the 7th Framework
   Program under grant agreement ICT-287733, project "Architecture Oriented
   Parallelization for High Performance Embedded Multicore Systems Using
   ScilAb (ALMA)".
CR Ahmad I, 1998, IEEE T PARALL DISTR, V9, P872, DOI 10.1109/71.722221
   [Anonymous], 2013, 2013 INT C COMP ARCH, DOI DOI 10.1109/CASES.2013.6662508
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 2012, INTEGRATED METHODS O
   Benini L, 2011, ANN OPER RES, V184, P51, DOI 10.1007/s10479-010-0718-x
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Cambazard H, 2004, LECT NOTES COMPUT SC, V3258, P153
   Canon LC, 2008, GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, P73, DOI 10.1007/978-0-387-09457-1_7
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Choi J, 2012, DES AUT CON, P664
   Coll PE, 2006, DISCRETE APPL MATH, V154, P770, DOI 10.1016/j.dam.2004.07.009
   Emeretlis A, 2014, PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P176, DOI 10.1109/IPDPSW.2014.24
   Fair Isaac Corporation FICO&reg;, 2013, FICP XPRESS OPT SUIT
   GIRKAR M, 1994, INT J PARALLEL PROG, V22, P519, DOI 10.1007/BF02577777
   Gupta Sachi, 2010, Proceedings of the 2nd International Conference on Machine Learning and Computing (ICMLC 2010), P267, DOI 10.1109/ICMLC.2010.50
   Hooker JN, 2007, OPER RES, V55, P588, DOI 10.1287/opre.1060.0371
   Hooker JN, 2003, MATH PROGRAM, V96, P33, DOI 10.1007/s10107-003-0375-9
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Jovanovic O, 2012, IEEE INT C COMPUT, P413, DOI 10.1109/ICCSE.2012.64
   Kuchcinski K, 2003, ACM T DES AUTOMAT EL, V8, P355, DOI 10.1145/785411.785416
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Maravelias CT, 2006, COMPUT CHEM ENG, V30, P407, DOI 10.1016/j.compchemeng.2005.09.011
   Martin K, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2209285.2209289
   Milano Michela, 2010, HYBRID OPTIMIZATION
   Ranaweera S., 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P445, DOI 10.1109/IPDPS.2000.846020
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   Ruggiero M, 2008, INT J PARALLEL PROG, V36, P3, DOI 10.1007/s10766-007-0032-7
   Sadykov R, 2006, INFORMS J COMPUT, V18, P209, DOI 10.1287/ijoc.1040.0110
   Sathappan O. L., 2011, International Journal of Information Technology, Communications and Convergence, V1, P146, DOI 10.1504/IJITCC.2011.039282
   Satish N, 2007, DES AUT TEST EUROPE, P57
   Sinnen Oliver., 2007, TASK SCHEDULING PARA
   Stripf T, 2013, MICROPROCESS MICROSY, V37, P1033, DOI 10.1016/j.micpro.2013.07.004
   Stripf T, 2012, DES AUT TEST EUROPE, P21
   TECS DAGs, 2015, DAT SETS DIR AC GRAP
   Theodoridis G, 2009, IET COMPUT DIGIT TEC, V3, P33, DOI 10.1049/iet-cdt:20080003
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Wolsey L.A., 1999, WIL INT S D
NR 38
TC 14
Z9 14
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 19
DI 10.1145/2838733
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000019
DA 2024-07-18
ER

PT J
AU Huang, K
   Yu, M
   Yan, RJ
   Zhang, XM
   Yan, XL
   Brisolara, L
   Jerraya, AA
   Feng, JO
AF Huang, Kai
   Yu, Min
   Yan, Rongjie
   Zhang, Xiaomeng
   Yan, Xiaolang
   Brisolara, Lisane
   Jerraya, Ahmed Amine
   Feng, Jiong
TI Communication Optimizations for Multithreaded Code Generation from
   Simulink Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Simulink; communication optimization;
   co-design; multiprocessor system-on-chip; specification; code generation
ID MULTIPROCESSOR SOC; DESIGN FLOW
AB Communication frequency is increasing with the growing complexity of emerging embedded applications and the number of processors in the implemented multiprocessor SoC architectures. In this article, we consider the issue of communication cost reduction during multithreaded code generation from partitioned Simulink models to help designers in code optimization to improve system performance. We first propose a technique combining message aggregation and communication pipeline methods, which groups communications with the same destinations and sources and parallelizes communication and computation tasks. We also present a method to apply static analysis and dynamic emulation for efficient communication buffer allocation to further reduce synchronization cost and increase processor utilization. The existing cyclic dependency in the mapped model may hinder the effectiveness of the two techniques. We further propose a set of optimizations involving repartition with strongly connected threads to maximize the degree of communication reduction and preprocessing strategies with available delays in the model to reduce the number of communication channels that cannot be optimized. Experimental results demonstrate the advantages of the proposed optimizations with 11-143% throughput improvement.
C1 [Huang, Kai; Yu, Min; Zhang, Xiaomeng; Yan, Xiaolang] Zhejiang Univ, Inst VLSI Design, Hangzhou 310027, Zhejiang, Peoples R China.
   [Yan, Rongjie] Inst Software, State Key Lab Comp Sci, Beijing 100190, Peoples R China.
   [Brisolara, Lisane] Univ Fed Pelotas, BR-96010610 Pelotas, Brazil.
   [Jerraya, Ahmed Amine] CEA, LETI, Grenoble, France.
   [Feng, Jiong] C SKY Microsyst Co Ltd, Hangzhou 310012, Zhejiang, Peoples R China.
C3 Zhejiang University; Chinese Academy of Sciences; Universidade Federal
   de Pelotas; CEA
RP Yan, RJ (corresponding author), Inst Software, State Key Lab Comp Sci, Beijing 100190, Peoples R China.
EM huangk@vlsi.zju.edu.cn; yumin@vlsi.zju.edu.cn; yrj@ios.ac.cn;
   zhangxm@vlsi.zju.edu.cn; yan@vlsi.zju.edu.cn; lisane@inf.ufpel.edu.br;
   ahmed.jerraya@cea.fr; jiong_feng@c-sky.com
RI Sun, Peng/KDO-4243-2024; Huang, Kai/JVO-5066-2024; De Brisolara, Lisane
   Brisolara/G-9124-2012; Jerraya, Ahmed/R-2556-2019
OI De Brisolara, Lisane Brisolara/0000-0003-3552-4456; 
FU National Science Foundation of China [61100074]; National Science and
   Technology Major Project of China [2012ZX01039-004]; Fundamental
   Research Funds for the Central Universities [2013QNA5008]
FX This work is supported in part by National Science Foundation of China
   under Grant No. 61100074, National Science and Technology Major Project
   of China under Grant No. 2012ZX01039-004 and Fundamental Research Funds
   for the Central Universities under Grant No. 2013QNA5008.
CR [Anonymous], REAL TIM WORKSH MATH
   [Anonymous], P 49 ANN DES AUT C
   [Anonymous], V6 TAI LOG MOD
   [Anonymous], 2003, The Spin Model Checker: Primer and Reference Manual
   BANERJEE P, 1995, COMPUTER, V28, P37, DOI 10.1109/2.467577
   BRISOLARA L, 2007, P 10 INT WORKSH SOFT, P81
   Castrillon J, 2013, IEEE T IND INFORM, V9, P527, DOI 10.1109/TII.2011.2173941
   Chadwick Gregory A., 2013, UCAMCLTR832
   Cheung E, 2007, INT HIGH LEVEL DESIG, P37, DOI 10.1109/HLDVT.2007.4392782
   Cong J, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P99
   Eyerman S, 2010, CONF PROC INT SYMP C, P362, DOI 10.1145/1816038.1816011
   Han SI, 2007, DES AUTOM EMBED SYST, V11, P249, DOI 10.1007/s10617-007-9009-4
   Han SI, 2006, DES AUT CON, P689, DOI 10.1109/DAC.2006.229315
   Han SI, 2006, ASIA S PACIF DES AUT, P935
   Han SI, 2009, INTEGRATION, V42, P227, DOI 10.1016/j.vlsi.2008.08.003
   Han SI, 2004, DES AUT CON, P250
   Hartel Pieter H., 2008, P 2008 INT C FORM ME
   Huang K, 2007, DES AUT CON, P39, DOI 10.1109/DAC.2007.375049
   Huang K, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146425
   Kahn Gilles, 1976, P WORLD COMP C IFIP, P993
   Lee Edward A., 2001, READINGS HARDWARE SO, P59
   Liu Weichen., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, P61
   Moore S, 2008, SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P81
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Tae-ho Shin, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P165, DOI 10.1109/ASPDAC.2011.5722178
   Tarjan R., 1971, P 12 ANN S SWITCH AU, P114, DOI DOI 10.1109/SWAT.1971.10
   Yu J, 2007, DES AUT CON, P805, DOI 10.1109/DAC.2007.375275
NR 27
TC 4
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 59
DI 10.1145/2644811
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800021
DA 2024-07-18
ER

PT J
AU Van Hulst, AC
   Reniers, MA
   Fokkink, WJ
AF Van Hulst, A. C.
   Reniers, M. A.
   Fokkink, W. J.
TI Maximal Synthesis for Hennessy-Milner Logic
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Controller Synthesis; Supervisory control; Hennessy-Milner Logic;
   maximal permissiveness
ID SUPERVISORY CONTROL
AB This article concerns the maximal synthesis for Hennessy-Milner Logic on Kripke structures with labeled transitions. We formally define, and prove the validity of, a theoretical framework that modifies a Kripke model to the least possible extent in order to satisfy a given HML formula. Applications of this work can be found in the field of controller synthesis and supervisory control for discrete-event systems. Synthesis is realized technically by first projecting the given Kripke model onto a bisimulation-equivalent partial tree representation, thereby unfolding up to the depth of the synthesized formula. Operational rules then define the required adaptations upon this structure in order to achieve validity of the synthesized formula. Synthesis might result in multiple valid adaptations, which are all related to the original model via simulation. Each simulant of the original Kripke model, which satisfies the synthesized formula, is also related to one of the synthesis results via simulation. This indicates maximality, or maximal permissiveness, in the context of supervisory control. In addition to the formal construction of synthesis as presented in this article, we present it in algorithmic form and analyze its computational complexity. Computer-verified proofs for two important theorems in this article have been created using the Coq proof assistant.
C1 [Van Hulst, A. C.; Reniers, M. A.] Eindhoven Univ Technol, Dept Mech Engn, Syst Engn Grp, NL-5600 MB Eindhoven, Netherlands.
   [Fokkink, W. J.] Vrije Univ Amsterdam, Dept Comp Sci, Sect Theoret Comp Sci, NL-1081 HV Amsterdam, Netherlands.
C3 Eindhoven University of Technology; Vrije Universiteit Amsterdam
RP Van Hulst, AC (corresponding author), Eindhoven Univ Technol, Dept Mech Engn, Syst Engn Grp, Dolech 2, NL-5600 MB Eindhoven, Netherlands.
EM ahulst@tue.nl; m.a.reniers@tue.nl; w.j.fokkink@vu.nl
RI Reniers, Michel/AAC-6719-2019
OI Reniers, Michel/0000-0002-9283-4074; Fokkink, Wan/0000-0001-7443-8978
FU EU FP7 Programme [295261]
FX This work is supported by the EU FP7 Programme under grant agreement no.
   295261 (MEALS).
CR Aminof B, 2014, SCI COMPUT PROGRAM, V83, P56, DOI 10.1016/j.scico.2013.07.001
   [Anonymous], 1989, C RECORD 16 ANN ACM, DOI DOI 10.1145/75277.75293
   [Anonymous], 1993, LECT NOTES COMPUTER, DOI DOI 10.1007/3-540-57208-26
   Antoniotti M., 1995, THESIS NEW YORK U
   Antoniotti M., 1995, TECHNICAL REPORT
   Baeten J, 2011, ELECTRON P THEOR COM, P36, DOI 10.4204/EPTCS.60.3
   Barras B., 1997, TECHNICAL REPORT
   Bull R., 1994, HDB PHILOS LOGIC, P1
   Cassandras C. G., 2009, Introduction to Discrete Event Systems
   Clarke EM, 2008, LECT NOTES COMPUT SC, V5000, P196
   CLEAVELAND R, 1993, FORM METHOD SYST DES, V2, P121, DOI 10.1007/BF01383878
   D'Ippolito N, 2013, ACM T SOFTW ENG METH, V22, DOI 10.1145/2430536.2430543
   Deshpande A, 1996, IEEE DECIS CONTR P, P2243, DOI 10.1109/CDC.1996.572984
   DIppolito N. R, 2010, P INT S FOUND SOFW E, P77
   HENNESSY M, 1985, J ACM, V32, P137, DOI 10.1145/2455.2460
   Jiang SB, 2006, SIAM J CONTROL OPTIM, V44, P2079, DOI 10.1137/S0363012902409982
   Kupferman O, 2001, INFORM COMPUT, V164, P322, DOI 10.1006/inco.2000.2893
   Kupferman O, 2000, Lecture notes in computer science, V1893, P497, DOI [10.1007/3-540-44612-5_45, DOI 10.1007/3-540-44612-5_45]
   Lüttgen G, 2011, THEOR COMPUT SCI, V412, P3337, DOI 10.1016/j.tcs.2011.03.015
   Lustig Yoad, 2013, International Journal on Software Tools for Technology Transfer, V15, P603, DOI 10.1007/s10009-012-0236-z
   MANNA Z, 1984, ACM T PROGR LANG SYS, V6, P68, DOI 10.1145/357233.357237
   RAMADGE PJ, 1987, SIAM J CONTROL OPTIM, V25, P206, DOI 10.1137/0325013
   Reniers M., 2014, WORKSH DISCR EV SYST, P278
   Sokolsky O. V., 1994, Computer Aided Verification. 6th International Conference, CAV '94. Proceedings, P351
   van Hulst A., 2013, COQ V8 3 FORMALIZATI
   van Hulst AC, 2013, INT CONF APPL CONCUR, P1, DOI 10.1109/ACSD.2013.4
   van Hulst AC, 2015, LECT NOTES COMPUT SC, V8939, P230, DOI 10.1007/978-3-662-46078-8_19
   Vardi M. Y., 1996, Logics for Concurrency. Structure versus Automata, P238
   Ziller R., 2005, ACM T EMBED COMPUT S, V4, P331
NR 29
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 10
DI 10.1145/2680540
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200010
DA 2024-07-18
ER

PT J
AU Kang, CK
   Cai, YJ
   Wu, CH
   Hsiu, PC
AF Kang, Chih-Kai
   Cai, Yu-Jhang
   Wu, Chin-Hsien
   Hsiu, Pi-Cheng
TI A Hybrid Storage Access Framework for High-Performance Virtual Machines
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Virtual machines; solid-state drives;
   hybrid storage systems
AB In recent years, advances in virtualization technology have enabled multiple virtual machines to run on a physical machine, such that each virtual machine can perform independently with its own operating system. The IT industry has adopted virtualization technology because of its ability to improve hardware resource utilization, achieve low-power consumption, support concurrent applications, simplify device management, and reduce maintenance costs. However, because of the hardware limitation of storage devices, the I/O capacity could cause performance bottlenecks. To address the problem, we propose a hybrid storage access framework that exploits solid-state drives (SSDs) to improve the I/O performance in a virtualization environment.
C1 [Kang, Chih-Kai; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan.
   [Cai, Yu-Jhang; Wu, Chin-Hsien] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, Taipei, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan University of Science &
   Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, Taipei, Taiwan.
EM chwu@mail.ntust.edu.tw
RI Hsiu, Pi-Cheng/GSJ-1102-2022; Hsiu, Pi-Cheng/ABC-3210-2020
OI Hsiu, Pi-Cheng/0000-0001-8035-4033
FU National Science Council [NSC 100-2628-E-011-014-MY3, NSC
   100-2628-E-001-003-MY2]
FX This work was partially supported in part by a research grant from the
   National Science Council under Grant NSC 100-2628-E-011-014-MY3 and NSC
   100-2628-E-001-003-MY2.
CR AbdElminaam Diaa Salama, 2013, 2013 9th International Computer Engineering Conference (ICENCO), P134, DOI 10.1109/ICENCO.2013.6736489
   [Anonymous], 2010, PSYCHOPHARMACOLOGY
   [Anonymous], 2010, P 8 USENIX C FIL STO
   [Anonymous], 2010, PROC INT JOINT C NEU, DOI 10.1109/IJCNN.2010.5596474
   Cai Y. J., 2014, ACM SIGBED REV, V11, P2
   Canim M, 2009, PROC VLDB ENDOW, V2, P1318, DOI 10.14778/1687553.1687557
   Chen F., 2011, Proc. of ACM Int. Conf. on Supercomputing, P22
   Chen F, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P412, DOI 10.1109/LPE.2006.4271878
   Clark, 2005, P USENIX NSDI, P273
   Hsiao SF, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P80, DOI 10.1109/ISORC.2009.8
   Khan AUR, 2014, IEEE COMMUN SURV TUT, V16, P393, DOI 10.1109/SURV.2013.062613.00160
   Kim Y., IEEE INT WORKSHOP MO
   Lei Yang, 2012, 2012 IEEE 5th International Conference on Cloud Computing (CLOUD), P794, DOI 10.1109/CLOUD.2012.97
   Li-Pin Chang, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P428
   Liu FM, 2013, IEEE WIREL COMMUN, V20, P14
   Luo YW, 2008, IEEE INT C CL COMP, P99, DOI 10.1109/CLUSTR.2008.4663760
   Mao B, 2012, ACM T STORAGE, V8, DOI 10.1145/2093139.2093143
   Matthews Jeanna, 2008, ACM Transaction on Storage, V4, DOI 10.1145/1367829.1367830
   Payer H., 2009, P WISH
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
NR 20
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 157
DI 10.1145/2660493
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300013
DA 2024-07-18
ER

PT J
AU Liu, HC
   Hui, P
   Xie, ZH
   Li, JY
   Siu, D
   Zhou, G
   Huang, LS
   Stankovic, JA
AF Liu, Hengchang
   Hui, Pan
   Xie, Zhiheng
   Li, Jingyuan
   Siu, David
   Zhou, Gang
   Huang, Liusheng
   Stankovic, John A.
TI Providing Reliable and Real-Time Delivery in the Presence of Body
   Shadowing in Breadcrumb Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Breadcrumb systems; body shadowing
   effects; packet delivery; real-time performance
AB The primary goal of breadcrumb trail sensor networks is to transmit in real-time users' physiological parameters that measure life-critical functions to an incident commander through reliable multihop communication. In applications using breadcrumb solutions, there are often many users working together, and this creates a well-known body shadowing effect (BSE). In this article, we first measure the characteristics of body shadowing for 2.4GHz sensor nodes. Our empirical results show that the body shadowing effect leads to severe packet loss and consequently very poor real-time performance. Then we develop a novel Intentional Forwarding solution. This solution accurately detects the shadowing mode and enables selected neighbors to forward data packets. Experimental results from a fully implemented testbed demonstrate that Intentional Forwarding is able to improve the end-to-end average packet delivery ratio (PDR) from 58% to 93% and worst-case PDR from 45% to 85%, and is able to meet soft real-time requirements even under severe body shadowing problems.
C1 [Liu, Hengchang; Huang, Liusheng] Univ Sci & Technol China, Dept Comp Sci, Beijing, Peoples R China.
   [Hui, Pan] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China.
   [Hui, Pan] Aalto Univ, Espoo, Finland.
   [Xie, Zhiheng; Li, Jingyuan; Stankovic, John A.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
   [Zhou, Gang] Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23187 USA.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Hong Kong University of Science & Technology; Aalto
   University; University of Virginia; William & Mary
RP Liu, HC (corresponding author), Univ Sci & Technol China, Dept Comp Sci, Beijing, Peoples R China.
EM liu.heng.chang@gmail.com
RI Hui, Pan/AAK-6660-2020; Zhou, Gang/T-7901-2017
OI Hui, Pan/0000-0001-6026-1083; Zhou, Gang/0000-0002-4425-9837
FU Science and Technology Directorate of the Department of Homeland
   Security; NSF [NSFC-U1301256, EECS-0901686, CSR-0720640]
FX This work was performed on a Phase II SBIR on Wireless Body Area
   Networks funded by the Science and Technology Directorate of the
   Department of Homeland Security. This work was also supported, in part,
   by NSF grants NSFC-U1301256, EECS-0901686, and CSR-0720640.
CR [Anonymous], P IEEE C SENS AD HOC
   [Anonymous], 2010, P ACM SENSYS
   Fall K., 2003, P ACM C APPL ARCH PR
   Ghaddar M., 2007, IEEE T ANTENN PROPAG, V55, P11
   Halder S., 2011, IEEE T SYST MAN CYBE
   Krishnamurthy L., 2005, P ACM SENSYS
   Levis P, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE FIRST SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI'04), P15
   Liang C. M., 2010, P 6 WORKSH HOT TOP E
   Liu H., 2010, P IEEE INSS
   Liu H., 2010, MOBISYS
   Liu H., 2011, P IEEE PIMRC
   Liu H., 2011, THESIS U VIRGINIA
   Miluzzo E., 2008, P EWSN
   Oliveira C., 2008, P IEEE NTMS
   Quwaider M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814553
   Refaei M., 2008, P IEEE MCN
   SELAVO L, 2007, P 5 ACM C EMB NETW S
   Sha K., 2006, P IEEE C EL INF TECH
   Silva B., 2009, P 6 INT WORKSH WEAR
   Souryal M. R., 2007, P ACM MOBSYS
   Wapf A., 2009, P ICCC
   Xie Z., 2011, P MSWIM
   Yang L., 2010, P ACM 16 ANN INT C M
   Zhang R., 2009, IEEE T WIREL COMMUN
   Zhang R., 2009, PHYS COMMUNICATIONS, V2, P237
   Zhou G., 2006, P 25 IEEE C COMP COM
NR 26
TC 2
Z9 2
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 94
DI 10.1145/2557633
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200021
DA 2024-07-18
ER

PT J
AU Rodrigues, R
   Annamalai, A
   Kundu, S
AF Rodrigues, Range
   Annamalai, Arunachalam
   Kundu, Sandip
TI A Low-Power Instruction Replay Mechanism for Design of Resilient
   Microprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Online error detection; functional
   unit test; energy and performance efficient test; out-of-order (OOO);
   Re-execute on Issue (REI); Re-execute on Retire (RER); Out of Order
   Reliable Superscalar (O3RS); dual use of superscalar datapath (DUAL);
   SHared REsource Checker (SHREC); selfimposed redundancy (SELF); using
   underutilized CPU resources for reliability (UCPU); Inter Core Queue
   (ICQ)
AB There is a growing concern about the increasing rate of defects in computing substrates. Traditional redundancy solutions prove to be too expensive for commodity microprocessor systems. Modern microprocessors feature multiple execution units to take advantage of instruction level parallelism. However, most workloads do not exhibit the level of instruction level parallelism that a typical microprocessor is resourced for. This offers an opportunity to reexecute instructions using idle execution units. But, relying solely on idle resources will not provide full instruction coverage and there is a need to explore other alternatives. To that end, we propose and evaluate two instruction replay schemes within the same core for online testing of the execution units. One scheme (RER) reexecutes only the retired instructions, while the other (REI) reexecutes all the issued instructions. The complete proposed solution requires a comparator and minor modifications to control logic, resulting in negligible hardware overhead. Both soft and hard error detection are considered and the performance and energy impact of both schemes are evaluated and compared against previously proposed redundant execution schemes. Results show that even though the proposed schemes result in a small performance penalty when compared to previous work, the energy overhead is significantly reduced.
C1 [Rodrigues, Range; Annamalai, Arunachalam; Kundu, Sandip] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Rodrigues, R (corresponding author), Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
EM rance.rodrigues@gmail.com
OI Kundu, Sandip/0000-0001-8221-3824
FU Semiconductor Research Corporation
FX This work was supported in part by a grant from Semiconductor Research
   Corporation.
CR [Anonymous], 1982, IEEE T COMPUT, DOI DOI 10.1109/TC.1982.1676055
   [Anonymous], P 38 ANN IEEE ACM IN
   [Anonymous], IEEE MICRO
   AUSTIN TM, 1999, P 32 ANN INT S MICR
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Hana H., 1986, P IEEE SE 86 REG C
   MENDELSON A, 2000, P INT C DEP SYST NET
   Mizan E., 2007, P 19 INT S COMP ARCH
   Ray J., 2001, P 34 ACM IEEE INT S
   Reinhardt SK, 2000, P 27 ANN INT S COMP
   Renau Jose., 2005, SESC SUPERESCALAR SI
   Rodrigues R, 2011, ASIAN TEST SYMPOSIUM, P161, DOI 10.1109/ATS.2011.82
   Rotenberg Eric., 1999, P 29 ANN INT S FAULT
   Rusu S., 2006, SOL STAT CIRC C 2006, P315
   Shyam Smitha, 2006, P 12 INT C ARCH SUPP
   Siewiorek DanielP., 1998, RELIABLE COMPUTER SY, V3rd
   Smolens JC, 2004, INT SYMP MICROARCH, P257
   SORIN DJ, 2002, P 29 ANN INT S COMP
   Timor A., 2010, IEEE T DEPEND SECURE
   Vasudevan D., 2005, P 20 IEEE INT S DEF
   Yilmaz M., 2006, P IEEE INT TEST C
   Yilmaz M., 2007, P 22 IEEE INT S DEF
NR 22
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 85
DI 10.1145/2560034
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200012
DA 2024-07-18
ER

PT J
AU Lee, J
   Easwaran, A
   Shin, I
AF Lee, Jinkyu
   Easwaran, Arvind
   Shin, Insik
TI Contention-Free Executions for Real-Time Multiprocessor Scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Contention-free slot; contention-free
   policy; multiprocessor scheduling; schedulability analysis; real-time
   embedded systems
ID PERIODIC TASK SYSTEMS; SCHEDULABILITY ANALYSIS; ALGORITHMS; BOUNDS
AB A time slot is defined as contention-free if the number of jobs with remaining executions in the slot is no larger than the number of processors, or contending, otherwise. Then an important property holds that in any contention-free slot, all jobs with remaining executions are guaranteed to be scheduled as long as the scheduler is work-conserving. This article aims at improving schedulability by utilizing the contention-free slots. To achieve this, this article presents a policy (called CF policy) that moves some job executions from contending slots to contention-free ones. This policy can be employed by any work-conserving, preemptive scheduling algorithm, and we show that any algorithm extended with this policy dominates the original algorithm in terms of schedulability. We also present improved schedulability tests for algorithms that employ this policy, based on the observation that interference from jobs is reduced when their executions are postponed to contention-free slots. Simulation results demonstrate that the CF policy, incorporated into existing algorithms, significantly improves schedulability of those existing algorithms.
C1 [Lee, Jinkyu] Sungkyunkwan Univ, Seoul, South Korea.
   [Easwaran, Arvind] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
   [Shin, Insik] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea.
C3 Sungkyunkwan University (SKKU); Nanyang Technological University; Korea
   Advanced Institute of Science & Technology (KAIST)
RP Shin, I (corresponding author), Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea.
EM jinkyu.yi@gmail.com; arvinde@ntu.edu.sg; insik.shin@cs.kaist.ac.kr
RI Easwaran, Arvind/X-3093-2019; Shin, Insik/C-1706-2011
OI Easwaran, Arvind/0000-0002-9628-3847; 
FU BRL [2009-0086964]; BSRP [2010-0006650, 2012-R1A1A1014930]; NIPA
   [H0503-12-1041]; KEIT [2011-10041313]; DGIST CPS Global Center; KIAT
   [M002300089]; Korea Government (MEST/MKE); NTU
FX This work was supported in part by BRL (2009-0086964), BSRP
   (2010-0006650, 2012-R1A1A1014930), NIPA (H0503-12-1041), KEIT
   (2011-10041313), DGIST CPS Global Center, and KIAT (M002300089) funded
   by the Korea Government (MEST/MKE). This work was also supported by an
   NTU Start-Up Grant.
CR Airlines Electronic Engineering Committee, 2003, ARINC SPEC 653 1
   Andersson B., 2008, P IEEE INT C EMB REA, P197
   AUTOSAR, 2009, AUTOSAR REL 4 0 SPEC
   Baker T. P, 2005, TR050601 FLOR STAT U
   Baker TP, 2008, REAL-TIME SYST, V40, P264, DOI 10.1007/s11241-008-9061-6
   Baker TP, 2006, REAL TIM SYST SYMP P, P178, DOI 10.1109/RTSS.2006.7
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah SK, 2004, IEEE T COMPUT, V53, P781, DOI 10.1109/TC.2004.16
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Cho S, 2002, IEICE T COMMUN, VE85B, P2859
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Davis RI, 2011, IEEE REAL TIME, P245, DOI 10.1109/RTAS.2011.31
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Ju L, 2007, DES AUT TEST EUROPE, P1623
   Kato S, 2009, EUROMICRO, P249, DOI 10.1109/ECRTS.2009.22
   Lee J, 2011, IEEE REAL TIME, P235, DOI 10.1109/RTAS.2011.30
   Lee J, 2011, J SYST SOFTWARE, V84, P2324, DOI 10.1016/j.jss.2011.07.002
   Lee J, 2010, REAL TIM SYST SYMP P, P25, DOI 10.1109/RTSS.2010.13
   LEE SK, 1994, 1994 IEEE REGION 10'S NINTH ANNUAL INTERNATIONAL CONFERENCE, THEME - FRONTIERS OF COMPUTER TECHNOLOGY, VOLS 1 AND 2, P607, DOI 10.1109/TENCON.1994.369148
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LEUNG JYT, 1989, ALGORITHMICA, V4, P209, DOI 10.1007/BF01553887
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mok A. K., 1983, THESIS MIT
   Park M, 2005, IEICE T INF SYST, VE88D, P658, DOI 10.1093/ietisy/e88-d.3.658
   Srinivasan A, 2002, INFORM PROCESS LETT, V84, P93, DOI 10.1016/S0020-0190(02)00231-4
   van Berkel CH, 2009, DES AUT TEST EUROPE, P1260
NR 32
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 69
DI 10.1145/2494530
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU You, YP
   Wang, SH
AF You, Yi-Ping
   Wang, Shen-Hong
TI Energy-Aware Code Motion for GPU Shader Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Languages; Compilers for low power; shader
   processors; energy management
AB Graphics processing units (GPUs) are now being widely adopted in system-on-a-chip designs, and they are often used in embedded systems for manipulating computer graphics or even for general-purpose computation. Energy management is of concern to both hardware and software designers. In this article, we present an energy-aware code-motion framework for a compiler to generate concentrated accesses to input and output (I/O) buffers inside a GPU. Our solution attempts to gather the I/O buffer accesses into clusters, thereby extending the time period during which the I/O buffers are clock or power gated. We performed experiments in which the energy consumption was simulated by incorporating our compiler-analysis and code-motion framework into an in-house compiler tool. The experimental results demonstrated that our mechanisms were effective in reducing the energy consumption of the shader processor by an average of 13.1% and decreasing the energy-delay product by 2.2%.
C1 [You, Yi-Ping; Wang, Shen-Hong] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP You, YP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM ypyou@cs.nctu.edu.tw
OI You, Yi-Ping/0000-0002-4455-3147
FU National Science Council of Taiwan [NSC-97-2218-E-009-043-MY3,
   NSC-100-2218-E-009-011-MY3]; Institute for Information Industry
FX This study was partially supported by the National Science Council of
   Taiwan under grants NSC-97-2218-E-009-043-MY3 and
   NSC-100-2218-E-009-011-MY3 and by the Institute for Information
   Industry.
CR [Anonymous], 2006, COMPILERS PRINCIPLES
   Apple, 2011, OPENGL ES IOS
   CHANG C, 2011, FILM COMMENT, V47, P6
   Chien SY, 2008, IEEE J SOLID-ST CIRC, V43, P2025, DOI 10.1109/JSSC.2008.2001898
   Cooper KD, 2001, ACM T PROGR LANG SYS, V23, P603, DOI 10.1145/504709.504710
   Dropsho S, 2002, INT SYMP MICROARCH, P321, DOI 10.1109/MICRO.2002.1176260
   GOOGLE, 2011, OPENGL ES 2 0 SPEC
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Khronos Group, 2009, OPENGL ES SHAD LANG
   Khronos Group, 2010, OPENGL ES 2 0 SPEC
   Khronos Group, 2011, OPENGL
   Ko M.-Y., 2011, P 24 C COMP VIS GRAP
   Mahjur A., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P375, DOI 10.1145/1393921.1394020
   Microsoft, 2008, DIRECTX COMM SHAD CO
   Mochocki BC, 2006, DES AUT CON, P592, DOI 10.1109/DAC.2006.229296
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   Roy S, 2009, IEEE INT SYMP CIRC S, P1004, DOI 10.1109/ISCAS.2009.5117928
   Silpa BVN, 2009, LECT NOTES COMPUT SC, V5875, P111, DOI 10.1007/978-3-642-10331-5_11
   Synopsys, 2009, DES COMP
   Vincent Pervasive Media Technologies LLC, 2011, VINC 3D REND LIB OP
   Wang PH, 2009, IEEE COMPUT ARCHIT L, V8, P9, DOI 10.1109/L-CA.2009.1
   Yang H., 2002, P 3 WORKSH COMP OP S
   You Y.-P., 2002, LECT NOTES COMPUTER, V2481, P63
   You Y.-P., 2005, P ACM INT C EMB SOFT, P124
   You YP, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278364
   You YP, 2006, ACM T DES AUTOMAT EL, V11, P147, DOI 10.1145/1124713.1124723
   Zhang W, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1146
NR 27
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 49
DI 10.1145/2539036.2539045
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000009
DA 2024-07-18
ER

PT J
AU Canis, A
   Choi, J
   Aldham, M
   Zhang, V
   Kammoona, A
   Czajkowski, T
   Brown, SD
   Anderson, JH
AF Canis, Andrew
   Choi, Jongsok
   Aldham, Mark
   Zhang, Victor
   Kammoona, Ahmed
   Czajkowski, Tomasz
   Brown, Stephen D.
   Anderson, Jason H.
TI LegUp: An Open-Source High-Level Synthesis Tool for FPGA-Based
   Processor/Accelerator Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; High-level synthesis; field-programmable gate
   arrays; FPGAs; synthesis; performance; power; hardware/software codesign
AB It is generally accepted that a custom hardware implementation of a set of computations will provide superior speed and energy efficiency relative to a software implementation. However, the cost and difficulty of hardware design is often prohibitive, and consequently, a software approach is used for most applications. In this article, we introduce a new high-level synthesis tool called LegUp that allows software techniques to be used for hardware design. LegUp accepts a standard C program as input and automatically compiles the program to a hybrid architecture containing an FPGA-based MIPS soft processor and custom hardware accelerators that communicate through a standard bus interface. In the hybrid processor/accelerator architecture, program segments that are unsuitable for hardware implementation can execute in software on the processor. LegUp can synthesize most of the C language to hardware, including fixed-sized multidimensional arrays, structs, global variables, and pointer arithmetic. Results show that the tool produces hardware solutions of comparable quality to a commercial high-level synthesis tool. We also give results demonstrating the ability of the tool to explore the hardware/software codesign space by varying the amount of a program that runs in software versus hardware. LegUp, along with a set of benchmark C programs, is open source and freely downloadable, providing a powerful platform that can be leveraged for new research on a wide range of high-level synthesis topics.
C1 [Canis, Andrew; Choi, Jongsok; Aldham, Mark; Zhang, Victor; Kammoona, Ahmed; Brown, Stephen D.; Anderson, Jason H.] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada.
   [Czajkowski, Tomasz] Altera Toronto Technol Ctr, Toronto, ON M5S 1S4, Canada.
C3 University of Toronto
RP Anderson, JH (corresponding author), Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada.
EM janders@eecg.toronto.edu
OI Anderson, Jason/0000-0001-9083-6853
FU Natural Sciences and Engineering Research Council (NSERC) of Canada;
   Altera Corporation
FX This work is supported by the Natural Sciences and Engineering Research
   Council (NSERC) of Canada and Altera Corporation.
CR [Anonymous], OCC OUTL HDB 2010 20
   [Anonymous], EXCITE RTL BEH SYNTH
   [Anonymous], FORT DES SYST HIGH L
   [Anonymous], LP SOLV LINN PROGR S
   [Anonymous], RTC MAG 0725
   [Anonymous], VTR VER TO ROUT PROJ
   [Anonymous], PROC LOC BUS
   [Anonymous], CAD C TO SIL COMP
   [Anonymous], P IEEE INT C APPL SP
   [Anonymous], IMP CODEVELOPER IMP
   [Anonymous], CORECONNECT
   [Anonymous], P IEEE ACM AS S PAC
   [Anonymous], STRAT 4 FPGA FAM DAT
   [Anonymous], 2009, JIP
   [Anonymous], P IEEE DES AUT TEST
   [Anonymous], TIG MIPS PROC
   [Anonymous], AV INT SPEC
   [Anonymous], 2009, NIOS 2 C2H COMP US G
   [Anonymous], LLVM COMP INFR PROJ
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Chu-Yi Huang, 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P499, DOI 10.1109/DAC.1990.114907
   Cong J, 2006, IEEE INT SOC CONF, P199, DOI 10.1109/SOCC.2006.283880
   Cong J, 2006, DES AUT CON, P433, DOI 10.1109/DAC.2006.229228
   Cong J, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1575774.1575776
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Henkel J, 2003, COMPUTER, V36, P119, DOI 10.1109/MC.2003.1231200
   Huang SS, 2008, LECT NOTES COMPUT SC, V5142, P76, DOI 10.1007/978-3-540-70592-5_5
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Luu J, 2009, ANN IEEE SYM FIELD P, P157, DOI 10.1109/FCCM.2009.24
   Mishchenko A, 2006, DES AUT CON, P532, DOI 10.1109/DAC.2006.229287
   Pothineni Nagaraju, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P707, DOI 10.1109/ASPDAC.2010.5419795
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Putnam A, 2008, I C FIELD PROG LOGIC, P173, DOI 10.1109/FPL.2008.4629927
   Tripp JL, 2007, COMPUTER, V40, P28, DOI 10.1109/MC.2007.107
   Vahid F, 2008, COMPUTER, V41, P40, DOI 10.1109/MC.2008.240
   Villarreal J, 2010, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2010.28
NR 38
TC 189
Z9 234
U1 0
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 24
DI 10.1145/2514740
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300010
DA 2024-07-18
ER

PT J
AU Beg, M
   van Beek, P
AF Beg, Mirza
   van Beek, Peter
TI A Constraint Programming Approach for Integrated Spatial and Temporal
   Scheduling for Clustered Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Automatic parallelization; constraint
   programming
ID DEPENDENCY GRAPH-TRANSFORMATIONS; CODE GENERATION; INSTRUCTION;
   PARALLELISM
AB Many embedded processors use clustering to scale up instruction-level parallelism in a cost-effective manner. In a clustered architecture, the registers and functional units are partitioned into smaller units and clusters communicate through register-to-register copy operations. Texas Instruments, for example, has a series of architectures for embedded processors which are clustered. Such an architecture places a heavier burden on the compiler, which must now assign instructions to clusters (spatial scheduling), assign instructions to cycles (temporal scheduling), and schedule copy operations to move data between clusters. We consider instruction scheduling of local blocks of code on clustered architectures to improve performance. Scheduling for space and time is known to be a hard problem. Previous work has proposed greedy approaches based on list scheduling to simultaneously perform spatial and temporal scheduling and phased approaches based on first partitioning a block of code to do spatial assignment and then performing temporal scheduling. Greedy approaches risk making mistakes that are then costly to recover from, and partitioning approaches suffer from the well-known phase ordering problem. In this article, we present a constraint programming approach for scheduling instructions on clustered architectures. We employ a problem decomposition technique that solves spatial and temporal scheduling in an integrated manner. We analyze the effect of different hardware parameters-such as the number of clusters, issue-width, and intercluster communication cost-on application performance. We found that our approach was able to achieve an improvement of up to 26%, on average, over a state-of-the-art technique on superblocks from SPEC 2000 benchmarks.
C1 [Beg, Mirza; van Beek, Peter] Univ Waterloo, Cheriton Sch Comp Sci, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Beg, M (corresponding author), Univ Waterloo, Cheriton Sch Comp Sci, Waterloo, ON N2L 3G1, Canada.
EM mbeg@cs.uwaterloo.ca
FU Natural Sciences and Engineering Research Council of Canada
FX The work is supported by a grant from the Natural Sciences and
   Engineering Research Council of Canada.
CR Aggarwal A, 2005, IEEE T PARALL DISTR, V16, P944, DOI 10.1109/TPDS.2005.128
   Aletà A, 2009, IEEE T COMPUT, V58, P770, DOI 10.1109/TC.2009.32
   [Anonymous], 2004, P 16 ANN ACM S PAR A, DOI DOI 10.1145/1007912.1007931
   ARM, 2011, ARCH DIG WORLD
   Bednarski A, 2006, LECT NOTES COMPUT SC, V4128, P461
   BEG M., 2011, P 15 ANN WORKSH INT
   Benders JF, 2005, COMPUT MANAG SCI, V2, P3, DOI 10.1007/s10287-004-0020-y
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   BLAINEY RJ, 1994, IBM J RES DEV, V38, P577, DOI 10.1147/rd.385.0577
   Cheng Luo, 2009, 2009 1st International Conference on Information Science and Engineering (ICISE 2009), P215, DOI 10.1109/ICISE.2009.589
   Chu M, 2003, ACM SIGPLAN NOTICES, V38, P300, DOI 10.1145/780822.781165
   Chu M, 2007, INT SYMP MICROARCH, P369, DOI 10.1109/MICRO.2007.15
   Chu ML, 2006, INT SYM CODE GENER, P208
   Codina JM, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P175, DOI 10.1109/PACT.2001.953298
   DANTZIG GB, 1960, OPER RES, V8, P101, DOI 10.1287/opre.8.1.101
   Ellis J.R., 1986, Bulldog: A Compiler for VLSI Architectures
   Eriksson MV, 2009, LECT NOTES COMPUT SC, V5409, P65
   FARABOSCHI P., 1998, HPL98204, P1
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   Heffernan M, 2005, J SCHEDULING, V8, P427, DOI 10.1007/s10951-005-2862-8
   Heffernan M, 2006, INT SYMP MICROARCH, P77
   Hendrickson B, 1995, SUPERCOMP PROC, P626
   Hoxey S., 1996, POWERPC COMPILER WRI
   Karger DR, 2002, THEORETICAL PRACTICA
   Karypis G, 1998, SIAM J SCI COMPUT, V20, P359, DOI 10.1137/S1064827595287997
   Kessler C, 2006, CONCURR COMP-PRACT E, V18, P1353, DOI 10.1002/cpe.1012
   Lapinskii VS, 2002, ACM T DES AUTOMAT EL, V7, P430, DOI 10.1145/567270.567274
   Lee W, 1998, ACM SIGPLAN NOTICES, V33, P46, DOI 10.1145/291006.291018
   Leupers R, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P291, DOI 10.1109/PACT.2000.888353
   Malik AM, 2008, LECT NOTES COMPUT SC, V5202, P97, DOI 10.1007/978-3-540-85958-1_7
   Malik AM, 2008, INT J ARTIF INTELL T, V17, P37, DOI 10.1142/S0218213008003765
   NAGPAL R., 2004, P C COMP FRONT, P457
   Nagpal R, 2008, SOFTWARE PRACT EXPER, V38, P227, DOI 10.1002/spe.826
   NYSTROM E., 1998, P 31 ANN ACM IEEE IN
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Parcerisa JM, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P291, DOI 10.1109/PACT.2002.1106028
   Rich KD, 2000, LECT NOTES COMPUT SC, V1900, P1008
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   Russell T, 2009, IEEE T KNOWL DATA EN, V21, P1489, DOI 10.1109/TKDE.2009.17
   Sánchez J, 2000, PROC INT SYMP SYST, P41, DOI 10.1109/ISSS.2000.874027
   Shobaki G, 2004, INT SYMP MICROARCH, P283
   Terechko AS, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1250727.1250731
   TERECHKO A. S., 2007, THESIS TECHNISCHIE U
   Yeh-Ching Chung, 1995, Journal of Information Science and Engineering, V11, P155
NR 44
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 14
DI 10.1145/2512470
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900014
OA Bronze
DA 2024-07-18
ER

PT J
AU Palem, K
   Lingamneni, A
AF Palem, Krishna
   Lingamneni, Avinash
TI Ten Years of Building Broken Chips: The Physics and Engineering of
   Inexact Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Algorithms; Co-design; EDA; energy-accuracy trade-off;
   Moore's law; inexact circuit design; probabilistic CMOS; VLSI design;
   low power/energy
ID SRAM ARCHITECTURE; AWARE; POWER; NOISE
AB Well over a decade ago, many believed that an engine of growth driving the semiconductor and computing industries-captured nicely by Gordon Moore's remarkable prophecy (Moore's law)- was speeding towards a dangerous cliff-edge. Ranging from expressions of concern to doomsday scenarios, the exact time when serious hurdles would beset us varied quite a bit-some of the more optimistic warnings giving Moore's law until. Needless to say, a lot of people have spent time and effort with great success to find ways for substantially extending the time when we would encounter the dreaded cliff-edge, if not avoiding it altogether. Faced with this issue, we started approaching this in a decidedly different manner-one which suggested falling off the metaphorical cliff as a design choice, but in a controlled way. This resulted in devices that could switch and produce bits that are correct, namely of having the intended value, only with a probabilistic guarantee. As a result, the results could in fact be incorrect. Such devices and associated circuits and computing structures are now broadly referred to as inexact designs, circuits, and architectures. In this article, we will crystallize the essence of inexactness dating back to 2002 through two key principles that we developed: (i) that of admitting error in a design in return for resource savings, and subsequently (ii) making resource investments in the elements of a hardware platform proportional to the value of information they compute. We will also give a broad overview of a range of inexact designs and hardware concepts that our group and other groups around the world have been developing since, based on these two principles. Despite not being deterministically precise, inexact designs can be significantly more efficient in the energy they consume, their speed of execution, and their area needs, which makes them attractive in application contexts that are resilient to error. Significantly, our development of inexactness will be contrasted against the rich backdrop of traditional approaches aimed at realizing reliable computing from unreliable elements, starting with von Neumann's influential lectures and further developed by Shannon-Weaver and others.
C1 [Palem, Krishna] Nanyang Technol Univ, NTU Rice Inst Sustainable & Appl Infodynam, Singapore 639798, Singapore.
   [Palem, Krishna] Rice Univ, Dept CS ECE & Stat, Houston, TX USA.
   [Lingamneni, Avinash] Rice Univ, Dept ECE, Houston, TX USA.
   [Lingamneni, Avinash] CSEM SA, Wireless & Integrated Syst, Neuchatel, Switzerland.
C3 Nanyang Technological University; Rice University; Rice University;
   Swiss Center for Electronics & Microtechnology (CSEM)
RP Palem, K (corresponding author), Nanyang Technol Univ, NTU Rice Inst Sustainable & Appl Infodynam, Singapore 639798, Singapore.
EM avinash.l@rice.edu
FU U.S. Defense Advanced Research Projects Agency (DARPA)
   [F30602-02-2-0124]; DARPA ACIP program through USC-ISI
   [FA8650-04-C-7126]; Intel Corporation
FX This article is a full version of our previously published conference
   paper [Palem and Lingamneni 2012]. Early work was enabled in part by the
   U.S. Defense Advanced Research Projects Agency (DARPA) under seedling
   contract number F30602-02-2-0124 and further developed under the DARPA
   ACIP program under contract FA8650-04-C-7126 through a subcontract from
   USC-ISI and an award from Intel Corporation. The Moore distinguished
   faculty fellow program at the California Institute of Technology, the
   Canon distinguished professorship program of the Nanyang Technological
   University (NTU) at Singapore, the NTU-Rice Institute for Sustainable
   and Applied Infodynamics, and the Centre Suisse d' Electronique et de
   Microtechnique (CSEM SA) at Neuchatel, Switzerland, also supported
   various elements of our work.
CR Akgul BES, 2006, IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, P1
   [Anonymous], 1871, Theory of heat
   [Anonymous], 1977, SIAM Journal on Computing
   [Anonymous], P ACM IEEE INT S LOW
   [Anonymous], J PRESPER ECKERT
   [Anonymous], P INT SOL STAT CIRC
   [Anonymous], IEEE J SOLID STATE C
   [Anonymous], 2004, P 2004 INT C SOL STA
   [Anonymous], 1937, THESIS MIT CAMBRIDGE
   [Anonymous], P ACM INT C COMP FRO
   [Anonymous], INVENTION DISCLOSURE
   [Anonymous], ELECT MAG
   [Anonymous], TECHNOL REV
   [Anonymous], TR0805 RIC U DEP COM
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2009, Int. Conf. on Compilers, DOI [10.1145/1629395.1629397, DOI 10.1145/1629395.1629397]
   [Anonymous], 1956, J. Franklin Inst.
   [Anonymous], THESIS GEORGIA I TEC
   [Anonymous], 1947, LAMS551
   [Anonymous], 2003, Computer Architecture
   [Anonymous], ACM T EMBED COMPUT S
   [Anonymous], P INT S VER THEOR PR
   [Anonymous], P 49 DES AUT C
   [Anonymous], 1956, AUTOMATA STUDIES
   Banerjee N, 2007, DES AUT TEST EUROPE, P630
   Boole G., 1847, The Mathematical Analysis of Logic, Being a Essay towards a Calculus of Deductive Reasoning
   Chakrapani L.N. B., 2008, proc. of the IEEE/ACM International Conference on Compilers, Architectures, P187
   Chakrapani LN, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255466
   Chang IJ, 2009, DES AUT CON, P670
   Cheemalavagu S., 2005, IFIP VLSI-SoC 2005. IFIP WG 10.5 International Conference on Very Large Scale Integration System-on-Chip, P452
   Chippa VK, 2010, DES AUT CON, P555
   Cho MK, 2009, ASIA S PACIF DES AUT, P823, DOI 10.1109/ASPDAC.2009.4796582
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Gell-Mann M., 1997, Trying to make a reliable computer out of unreliable parts
   George J., 2006, PROC INT C COMPILERS, P158, DOI DOI 10.1145/1176760.1176781
   Gibbs J. W., 1902, Elementary Principles in Statistical Mechanics
   Gyger S., 2009, HARDWARE DEV KIT SYS
   Hegde R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P30, DOI 10.1109/LPE.1999.799405
   Heinig Andreas, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P1, DOI 10.1007/978-3-642-28293-5_1
   Karakonstantis Georgios, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P117, DOI 10.1145/1840845.1840871
   Karp R. M., 1977, Mathematics of Operations Research, V2, P209, DOI 10.1287/moor.2.3.209
   Kedem Z. M., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P211, DOI 10.1109/ISLPED.2011.5993638
   Kedem Z, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P177, DOI 10.1145/1878921.1878948
   Kish LB, 2002, PHYS LETT A, V305, P144, DOI 10.1016/S0375-9601(02)01365-8
   Korkmaz P, 2006, JPN J APPL PHYS 1, V45, P3307, DOI 10.1143/JJAP.45.3307
   Kurdahi FJ, 2010, IEEE T VLSI SYST, V18, P852, DOI 10.1109/TVLSI.2009.2016665
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Lingamneni A, 2011, DES AUT TEST EUROPE, P764
   Lingamneni A, 2011, LECT NOTES COMPUT SC, V6951, P204, DOI 10.1007/978-3-642-24154-3_21
   LUDWIG JT, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P185, DOI 10.1109/CICC.1995.518164
   Mauchly J., 1947, U. S. Patent, Patent No. 3120606
   McCulloch WS, 2016, EMBODIMENTS OF MIND, P19
   Meindl James, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P31, DOI 10.1109/ISSCC.2010.5434062
   Minsky M., 1967, Computation: finite and infinite machines
   Mohapatra D, 2009, I SYMPOS LOW POWER E, P195
   Moore EF., 1956, J FRANKLIN I, V262, P191, DOI DOI 10.1016/0016-0032(56)90559-2
   Moore G.E., 1965, ELECTRONICS, V38
   Mudge T, 2001, COMPUTER, V34, P52, DOI 10.1109/2.917539
   Narayanan S, 2010, DES AUT TEST EUROPE, P335
   Nikolic K, 2001, PROCEEDINGS OF THE 2001 1ST IEEE CONFERENCE ON NANOTECHNOLOGY, P254, DOI 10.1109/NANO.2001.966429
   Palem K.V., 2003, PROC IEEEACM INT C C, P113
   Palem K. V., 2005, U. S. Patent, Patent No. 20050240787
   Palem KV, 2005, IEEE T COMPUT, V54, P1123, DOI 10.1109/TC.2005.145
   RABIN MO, 1963, INFORM CONTROL, V6, P230, DOI 10.1016/S0019-9958(63)90290-0
   Sartori J, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P135
   Szilard L, 1929, Z PHYS, V53, P840, DOI 10.1007/BF01341281
   Turing AM, 1937, P LOND MATH SOC, V42, P230, DOI 10.1112/plms/s2-42.1.230
   Zuse K., 1993, Der Computer. Mein Lebenswerk, V3rd
NR 69
TC 49
Z9 53
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 87
DI 10.1145/2465787.2465789
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900002
DA 2024-07-18
ER

PT J
AU Boulis, A
   Tselishchev, Y
   Libman, L
   Smith, D
   Hanlen, L
AF Boulis, Athanassios
   Tselishchev, Yuriy
   Libman, Lavy
   Smith, David
   Hanlen, Leif
TI Impact of Wireless Channel Temporal Variation on MAC Design for Body
   Area Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Body area networks; channel modeling; medium access
   control (MAC) protocols
ID COMMUNICATION
AB We investigate the impact of wireless channel temporal variations on the design of medium access control (MAC) protocols for body area networks (BANs). Our measurements-based channel model captures large and small time-scale signal correlations, giving an accurate picture of the signal variation, specifically, the deep fades which are the features that mostly affect the behavior of the MAC. We test the effect of the channel model on the performance of the 802.15.4 MAC both in contention access mode and TDMA access mode. We show that there are considerable differences in the performance of the MAC compared to simulations that do not model channel temporal variation. Furthermore, explaining the behavior of the MAC under a temporal varying channel, we can suggest specific design choices for the emerging BAN MAC standard.
C1 [Boulis, Athanassios; Tselishchev, Yuriy] Univ Sydney, NICTA, Networked Syst ATP Lab, Eveleigh, NSW 2015, Australia.
   [Libman, Lavy] Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
   [Smith, David; Hanlen, Leif] Australian Natl Univ, NICTA, Networked Syst CRL Lab, Canberra, ACT, Australia.
C3 University of Sydney; Australian National University; University of New
   South Wales Sydney; Australian National University
RP Boulis, A (corresponding author), Univ Sydney, NICTA, Networked Syst ATP Lab, 13 Garden St, Eveleigh, NSW 2015, Australia.
EM athanassios.boulis@nicta.com.au
OI Hanlen, Leif/0000-0002-9076-1545
CR Cotton SL, 2007, IEEE ANTENN WIREL PR, V6, P51, DOI 10.1109/LAWP.2007.890769
   DAVENPORT D., 2009, P80215090329000006 I
   DAVENPORT D., 2009, 80215090326010006 IE
   DING G., 2009, P80215090311000006 I
   Fort A, 2006, IEEE J SEL AREA COMM, V24, P927, DOI 10.1109/JSAC.2005.863885
   HANLEN L. W., 2009, P INT S PERS IND MOB
   Miniutti D., 2009, P80215090345000006 I
   Omeni O, 2008, IEEE T BIOMED CIRC S, V2, P251, DOI 10.1109/TBCAS.2008.2003431
   Reusens E, 2007, IFMBE PROC, V13, P264
   Su H, 2009, IEEE J SEL AREA COMM, V27, P424, DOI 10.1109/JSAC.2009.090507
   Timmons NF, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P533
   Timmons NF, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P16, DOI 10.1109/SAHCN.2004.1381898
   ZHANG J., 2009, IEEE ANTENNAS WIREL
   Zhen B., 2008, 80215080644090006 IE
NR 14
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 51
DI 10.1145/2331147.2331161
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300013
DA 2024-07-18
ER

PT J
AU Nghiem, T
   Pappas, GJ
   Alur, R
   Girard, A
AF Truong Nghiem
   Pappas, George J.
   Alur, Rajeev
   Girard, Antoine
TI Time-Triggered Implementations of Dynamic Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Control; dynamic controller; time-triggered;
   implementation; performance; PID; PI; scheduling
ID LANGUAGE; MATRIX
AB Bridging the gap between model-based design and platform-based implementation is one of the critical challenges for embedded software systems. In the context of embedded control systems that interact with an environment, a variety of errors due to quantization, delays, and scheduling policies may generate executable code that does not faithfully implement the model-based design. In this article, we show that the performance gap between the model-level semantics of linear dynamic controllers, for example, the proportional-integral-derivative (PID) controllers and their implementation-level semantics, can be rigorously quantified if the controller implementation is executed on a predictable time-triggered architecture. Our technical approach uses lifting techniques for periodic time-varying linear systems in order to compute the exact error between the model semantics and the execution semantics. Explicitly computing the impact of the implementation on overall system performance allows us to compare and partially order different implementations with various scheduling or timing characteristics.
C1 [Truong Nghiem; Pappas, George J.] Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA.
   [Alur, Rajeev] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
   [Girard, Antoine] Univ Grenoble 1, Lab Jean Kuntzmann, F-38041 Grenoble, France.
C3 University of Pennsylvania; University of Pennsylvania; Communaute
   Universite Grenoble Alpes; Institut National Polytechnique de Grenoble;
   Universite Grenoble Alpes (UGA); Centre National de la Recherche
   Scientifique (CNRS); Inria
RP Nghiem, T (corresponding author), Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA.
EM nghiem@seas.upenn.edu
RI Pappas, George/J-5774-2016; Nghiem, Truong X/B-5969-2008
OI Pappas, George/0000-0001-9081-0637; Nghiem, Truong
   X/0000-0003-4841-3800; Girard, Antoine/0000-0002-4075-9041
FU NSF Information Technology Research (ITR) [0121431]; NSF Embedded and
   Hybrid Systems (EHS) [0410662]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [0931239] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [0121431, 0410662]
   Funding Source: National Science Foundation
FX This work has been supported by NSF Information Technology Research
   (ITR) Grant 0121431 and NSF Embedded and Hybrid Systems (EHS) Grant
   0410662.
CR Alur R, 2003, ACM SIGPLAN NOTICES, V38, P171, DOI 10.1145/780731.780756
   ALUR R, 2005, P 11 IEEE REAL TIM E, P508
   Alur R, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P159, DOI 10.1109/RTAS.2008.13
   [Anonymous], 1997, COMPUTER CONTROLLED
   Antsaklis P.J, 1997, Linear Systems, V8
   Arzen K., 2005, Handbook of networked and embedded control systems
   Bittanti S, 2000, AUTOMATICA, V36, P1777, DOI 10.1016/S0005-1098(00)00087-X
   Boyd S., 2004, CONVEX OPTIMIZATION
   Buttazo GiorgioC., 1997, Hard Real-Time Computing Systems - Predictable Scheduling Algorithms and Applications
   Caspi P, 2003, LECT NOTES COMPUT SC, V2855, P84
   Caspi P., 2005, HDB NETWORKED EMBEDD
   De Wulf M, 2004, LECT NOTES COMPUT SC, V2993, P296
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   HENRIKSSON D, 2003, P NORD MATLAB C
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Hur Y, 2004, LECT NOTES COMPUT SC, V2993, P432
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kopetz H., 2000, REAL TIME SYSTEMS DE
   Lee EA, 2000, COMPUTER, V33, P18, DOI 10.1109/2.868693
   Moler C, 2003, SIAM REV, V45, P3, DOI 10.1137/S00361445024180
   Nghiem T., 2006, P 6 ACM IEEE INT C E, P2
   Rugh W.J., 1996, LINEAR SYSTEM THEORY
   SASTRY S., 2003, P IEEE, V91, P1
   SETO D, 1996, P IEEE REAL TIM SYST
   VANLOAN CF, 1978, IEEE T AUTOMAT CONTR, V23, P395, DOI 10.1109/TAC.1978.1101743
   Yazarel H, 2005, REAL TIM SYST SYMP P, P111
NR 27
TC 10
Z9 10
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 58
DI 10.1145/2331147.2331168
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300020
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Zhu, Q
   Zeng, HB
   Zheng, W
   Di Natale, M
   Sangiovanni-Vincentelli, A
AF Zhu, Qi
   Zeng, Haibo
   Zheng, Wei
   Di Natale, Marco
   Sangiovanni-Vincentelli, Alberto
TI Optimization of Task Allocation and Priority Assignment in Hard
   Real-Time Distributed Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Design optimization; real-time systems; schedulability;
   automotive systems; architectures; optimization
ID SCHEDULABILITY ANALYSIS
AB The complexity and physical distribution of modern active safety, chassis, and powertrain automotive applications requires the use of distributed architectures. Complex functions designed as networks of function blocks exchanging signal information are deployed onto the physical HW and implemented in a SW architecture consisting of a set of tasks and messages. The typical configuration features priority-based scheduling of tasks and messages and imposes end-to-end deadlines. In this work, we present and compare formulations and procedures for the optimization of the task allocation, the signal to message mapping, and the assignment of priorities to tasks and messages in order to meet end-to-end deadline constraints and minimize latencies. Our formulations leverage worst-case response time analysis within a mixed integer linear optimization framework and are compared for performance against a simulated annealing implementation. The methods are applied for evaluation to an automotive case study of complexity comparable to industrial design problems.
C1 [Zhu, Qi] Intel Corp, Santa Clara, CA 95051 USA.
   [Zeng, Haibo] Gen Motors R&D, Palo Alto, CA 94306 USA.
   [Zheng, Wei; Sangiovanni-Vincentelli, Alberto] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Di Natale, Marco] Scuola Super Sant Anna, Pisa, Italy.
C3 Intel Corporation; General Motors; University of California System;
   University of California Berkeley; Scuola Superiore Sant'Anna
RP Zhu, Q (corresponding author), Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
EM qzhu@ee.ucr.edu
RI Sangiovanni-Vincentelli, Alberto/S-3822-2019; Zhu, Qi/P-6063-2017;
   Sangiovanni-Vincentelli, Alberto/F-5742-2018
OI DI NATALE, Marco/0000-0002-4480-8808; Zhu, Qi/0000-0002-7700-4099;
   Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389
CR [Anonymous], 2002, P 15 IFAC WORLD C AU
   Astrom K.J., 1990, COMPUTER CONTROLLED
   AUTOSAR, 2010, AUT REL 4 0 SPEC
   AUTOSAR, 2010, AUT REL 4 0 OS SPEC
   Bate I, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P221
   BENVENISTE A., 2003, P IEEE 91
   Bini E, 2002, REAL TIM SYST SYMP P, P169, DOI 10.1109/REAL.2002.1181572
   Bini E, 2009, IEEE T COMPUT, V58, P279, DOI 10.1109/TC.2008.167
   Bosch Global, 1991, CAN SPEC VERS 2 0
   BOYD S., 2006, OPTIMIZ ENG IN PRESS
   BROOK D, 2000, P SAE WORLD C
   BUTTAZZO G, 2006, P EUR REAL TIM SYST
   Casparsson L., 1999, VOLCANO REVOLUTION O
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   *FLEXR, 2006, PROT SPEC V2 1 REV A
   GERBER R, 1995, IEEE T SOFTWARE ENG, V21, P579, DOI 10.1109/32.392979
   Gutierrez JCP, 1997, EUROMICRO, P136, DOI 10.1109/EMWRTS.1997.613774
   HAMANN A., 2006, P CODES ISSS C
   HAMANN A, 2004, SYMTA S SYMBOLIC TIM
   HAMANN A., 2007, P 13 IEEE RTAS C
   HARBOUR MG, 1994, IEEE T SOFTWARE ENG, V20, P13, DOI 10.1109/32.263752
   He X., 2009, COMPUTER J
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kienhuis B, 2002, LECT NOTES COMPUT SC, V2268, P18
   KOPETZ H, 1989, IEEE MICRO, V9, P25, DOI 10.1109/40.16792
   Lakshmanan K, 2009, REAL TIM SYST SYMP P, P469, DOI 10.1109/RTSS.2009.51
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Metzner A, 2006, REAL TIM SYST SYMP P, P147, DOI 10.1109/RTSS.2006.44
   *OSEK, 2006, OS OS VERS 2 2 3 SPE
   PADMANABHAN K. Z., 1999, P SAE INT C EXH
   Palencia J. C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P328, DOI 10.1109/REAL.1999.818860
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Pop T, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P83, DOI 10.1109/CODESS.2003.1275264
   Pop T, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P187, DOI 10.1109/CODES.2002.1003623
   Racu R, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P160
   Ramamritham Krithi., 1993, RTOSS 93, P11
   Saket R., 2006, J EMBEDDED COMPUTING, V2, P93
   SAKSENA M, 1996, P IEEE INT C ENG COM
   Sandström K, 2000, SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P399, DOI 10.1109/RTCSA.2000.896418
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   TINDELL K, 1993, 197 YCS U YORK DEP C
   Zheng W, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P161, DOI 10.1109/RTSS.2007.40
   Zhu Q, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P275, DOI 10.1109/RTAS.2009.37
NR 46
TC 44
Z9 52
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 85
DI 10.1145/2362336.2362352
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700016
DA 2024-07-18
ER

PT J
AU Huynh, J
   Amaral, JN
   Berube, P
   Touati, SAA
AF Huynh, Johnny
   Amaral, Jose Nelson
   Berube, Paul
   Touati, Sid-Ahmed-Ali
TI Evaluating Address Register Assignment and Offset Assignment Algorithms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Performance; Address registers; DSPs;
   offset assignment; register allocation
ID DSP; OPTIMIZATION
AB In digital signal processors (DSPs), variables are accessed using k address registers. The problem of finding a memory layout, for a set of variables, that minimizes the address-computation overhead is known as the General Offset Assignment (GOA) problem. The most common approach to this problem is to partition the set of variables into k partitions and to assign each partition to an address register. Thus, effectively decomposing the GOA problem into several Simple Offset Assignment (SOA) problems. Many heuristic-based algorithms are proposed in the literature to approximate solutions to both the variable partitioning and the SOA problems. However, the address-computation overhead of the resulting memory layouts are not accurately evaluated. This article presents an evaluation of memory layouts that uses Gebotys' optimal address-code generation technique. The use of this evaluation method leads to a new optimization problem: the Memory Layout Permutation (MLP) problem. We then use Gebotys' technique and an exhaustive solution to the MLP problem to evaluate heuristic-based offset-assignment algorithms. The memory layouts produced by each algorithm are compared against each other and against the optimal layouts. The results show that even in small access sequences with 12 variables or less, current heuristics may produce memory layouts with address-computation overheads up to two times higher than the overhead of an optimal layout.
C1 [Huynh, Johnny; Amaral, Jose Nelson; Berube, Paul] Univ Alberta, Dept Comp Sci, Edmonton, AB, Canada.
   [Touati, Sid-Ahmed-Ali] Univ Versailles St Quentin En Yvelines, Versailles, France.
C3 University of Alberta; Universite Paris Saclay
RP Huynh, J (corresponding author), Univ Alberta, Dept Comp Sci, Edmonton, AB, Canada.
EM huynh@cs.ualberta.ca; amaral@cs.ualberta.ca; berube@cs.ualberta.ca;
   touati@prism.uvsq.fr
RI Ozturk, Ozcan/G-5184-2011
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Informatics Circle of Research Excellence (iCORE); Canadian Foundation
   for Innovation (CFI)
FX This research is supported by fellowships and grants from the Natural
   Sciences and Engineering Research Council of Canada (NSERC), the
   Informatics Circle of Research Excellence (iCORE), and the Canadian
   Foundation for Innovation (CFI). Authors' addresses: J. Huynh, J.
   Amaral, and P. Berube, University of Alberta, Department of Computing
   Science, Edmonton, Alberta, Canada; email: {huynh, amaral,
   berube}@cs.ualberta.ca; S. Touati, University of Versailles
   Saint-Quentin-en-Yvelines, 45 avenue des Etats Unis, Versailles, France;
   email: touati@prism.uvsq.fr
CR ARTI S, 2001, P INT C HIGH PERF EM, P158
   BARTLEY DH, 1992, SOFTWARE PRACT EXPER, V22, P101, DOI 10.1002/spe.4380220202
   Chen GL, 2005, INT SYM CODE GENER, P141, DOI 10.1109/CGO.2005.23
   Cheng WK, 1998, PROC INT SYMP SYST, P15, DOI 10.1109/ISSS.1998.730591
   Choi Y, 2003, IEEE T COMPUT AID D, V22, P976, DOI 10.1109/TCAD.2003.814955
   Gebotys C, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P100, DOI 10.1109/ICCAD.1997.643380
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   KANDEMIR MT, 2003, P 12 INT C COMP CONS, P273
   Lee C., 1992, UTDSP BENCHMARK SUIT
   Leupers R, 1996, IEEE IC CAD, P109, DOI 10.1109/ICCAD.1996.569409
   Leupers R, 2003, LECT NOTES COMPUT SC, V2622, P290
   Leupers R, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P87, DOI 10.1109/ASPDAC.1998.669411
   Leupers R, 1998, PROC INT SYMP SYST, P3, DOI 10.1109/ISSS.1998.730589
   Liao S, 1996, ACM T PROGR LANG SYS, V18, P235, DOI 10.1145/229542.229543
   LIAO SYH, 1996, THESIS MIT
   Lim S, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P165, DOI 10.1109/HSC.2001.924669
   Ottoni D., 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P864
   OZTURK O, 2006, P 16 GREAT LAK S VLS, P37
   RAO A, 1999, P ACM SIGPLAN C PROG, P128
   Sugino N, 1996, IEICE T FUND ELECTR, VE79A, P1217
   Wess B, 1998, INT CONF ACOUST SPEE, P3093, DOI 10.1109/ICASSP.1998.678180
   WESS B, 2004, P 8 INT WORKSH SOFTW, P152
   ZHUANG X, 2003, P ACM SIGPLAN C LANG, P220
   ZINOJNOVIC V, 1994, P 5 INT C SIGN PROC
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 37
DI 10.1145/1952522.1952530
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Nahapetian, A
   Brisk, P
   Ghiasi, S
   Sarrafzadeh, M
AF Nahapetian, Ani
   Brisk, Philip
   Ghiasi, Soheil
   Sarrafzadeh, Majid
TI An Approximation Algorithm for Scheduling on Heterogeneous
   Reconfigurable Resources
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
AB Dynamic reconfiguration imposes significant penalties in terms of performance and energy. Scheduling the execution of tasks on a dynamically reconfigurable device is therefore of critical importance. Likewise, other application domains have cost models that are effectively the same as dynamic reconfiguration; examples include: data transmission across multiprocessor systems; dynamic code updating and reprogramming of motes in sensor networks; and module allocation, wherein the sharing of resources effectively eliminates inherent reconfiguration costs. This article contributes a fully polynomial time approximation algorithm for the problem of scheduling independent tasks onto a fixed number of heterogeneous reconfigurable resources, where each task has a different hardware and software latency on each device; the reconfiguration latencies can also vary between resources. A general-purpose processor and a field programmable gate array were used to experimentally validate the proposed technique using a pair of encryption algorithms. The latencies of the schedules obtained by the approximation scheme were at most 1.1 x longer than the optimal solution, which was found using integer linear programming; this result is better than the theoretical worst-case guarantee of the approximation algorithm, which was 1.999x. The length of the schedules obtained using list scheduling, a well-known polynomial time heuristic, were at most 2.6x longer than optimal.
C1 [Nahapetian, Ani; Sarrafzadeh, Majid] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
   [Brisk, Philip] Univ Calif Riverside, Riverside, CA 92521 USA.
   [Ghiasi, Soheil] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
C3 University of California System; University of California Los Angeles;
   University of California System; University of California Riverside;
   University of California System; University of California Davis
RP Nahapetian, A (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
EM ani@cs.ucla.edu
RI Brisk, Philip/T-1258-2019
OI Brisk, Philip/0000-0003-0083-9781
CR ANGERMEIER J, 2008, P 22 IEEE INT PAR DI
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Bondalapati K, 2002, P IEEE, V90, P1201, DOI 10.1109/JPROC.2002.801446
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   DAEMAN J, 1998, P 1 ADV ENCR STAND C
   DITTMANN F, 2007, P DES AUT C DAC 07 I
   FOLLCARELLI I, 2006, P 3 ACM INT C COMP F
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   GHIASI S, 2004, ACM T EMBED COMPUT S, V3, P237
   HEYSTERS PM, 2004, P ENG REC SYST ALG E
   Hochba Dorit S., 1997, ACM SIGACT News, V28, P40
   HOROWITZ E, 1976, J ACM, V23, P317, DOI 10.1145/321941.321951
   JANSEN K, 1999, P 31 ACM S THEOR COM
   KOGEKAR S, 2005, P SYST COMM SC 05 IE
   KOGEKAR S, 2004, P 3 INT S INF PROC S
   LENSTRA JK, 1990, MATH PROGRAM, P46
   LI Z, 2002, P INT S FPGA FPGA 02
   Moreano N, 2005, IEEE T COMPUT AID D, V24, P969, DOI 10.1109/TCAD.2005.850844
   MOSER C, 2006, P 18 EUR C REAL TIM
   NAHAPETIAN A, 2007, P DES AUT TEST EUR D
   NAHAPETIAN A, 2003, P PAR DISTR COMP SYS
   POTTS N, 1985, DISCRETE APPL MATH, V10
   RESANO J, 2004, P DES AUT C DAC 04 I
   RESANO J, 2003, P 13 INT C FIELD PRO
   ROY S, 1999, P DES AUT C DAC 99 I
   RUSU C, 2003, P EUR C REAL TIM SYS
   Schneier B., 1996, Applied Cryptography: Protocols, Algorithms, and Source Code in C
   SHENOY UN, 2003, P DES AUT TEST EUR D
   Verbauwhede I, 2003, IEEE J SOLID-ST CIRC, V38, P569, DOI 10.1109/JSSC.2002.808300
   YANG P, 2003, P INT S SOFTW SYNTH
NR 30
TC 6
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 5
DI 10.1145/1596532.1596537
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200005
DA 2024-07-18
ER

PT J
AU Wang, XJ
   Leeser, M
AF Wang, Xiaojun
   Leeser, Miriam
TI A Truly Two-Dimensional Systolic Array FPGA Implementation of QR
   Decomposition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; FPGA; QR decomposition; floating point
ID MATRIX; TRIANGULARIZATION
AB We have implemented a two-dimensional systolic array QR decomposition on a Xilinx Virtex5 FPGA using the Givens rotation algorithm. QR decomposition is a key step in many DSP applications including sonar beamforming, channel equalization, and 3G wireless communication. Compared to previous work that implements Givens rotations using a one-dimensional systolic array, our implementation uses a truly two-dimensional systolic array architecture. As a result, latency scales well for larger matrices. In addition, prior work avoids divide and square root operations in the Givens rotation algorithm by using special operations such as CORDIC or special number systems such as the logarithmic number system (LNS). In contrast, our design uses straightforward floating-point divide and square root implementations, which makes it easier to be used within a larger system. In our design, the input matrix size can be configured at compile time to many different sizes, making it easily scalable to future large FPGAs or over multiple FPGAs. The QR module is fully pipelined with a throughput of over 130MHz for the IEEE single-precision floating-point format. The peak performance for a 12 x 12 input matrix is approximately 35 GFLOPs.
C1 [Leeser, Miriam] Northeastern Univ, Dept ECE, Boston, MA 02115 USA.
C3 Northeastern University
EM mel@coe.neu.edu
RI Li, jiaqi/JOZ-6395-2023
OI Leeser, Miriam/0000-0002-5624-056X
FU National Science Foundation [EEC-9986821]
FX This work was supported in part by CenSSIS, the Center for Subsurface
   Sensing and Imaging Systems, under the Engineering Research Centers
   Program of the National Science Foundation (award number EEC-9986821).
CR *ACC DSP, ACCELWARE DSP IP TOO
   *ALT CORD, 2004, ALTERA CORDIC REF DE
   Boppana D, 2004, ANN IEEE SYM FIELD P, P330, DOI 10.1109/FCCM.2004.34
   DOHLER R, 1991, IMA J NUMER ANAL, V11, P1, DOI 10.1093/imanum/11.1.1
   Ercegovac MD, 2000, IEEE T COMPUT, V49, P628, DOI 10.1109/12.863031
   FITTON MP, 2004, P SOFTW DEF RAD TECH
   FRANCIS JGF, 1962, COMPUT J, V4, P332, DOI 10.1093/comjnl/4.4.332
   GAY M, 2005, J ELECT DEFENSE
   GENTLEMAN WM, 1981, P SOC PHOTO-OPT INST, V298, P19
   GIVENS W, 1958, J SOC IND APPL MATH, V6, P26, DOI 10.1137/0106004
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Herman J.L., 2004, J TRAUMA PRACTICE, V2, P1
   HOUSEHOLDER AS, 1958, J ACM, V5, P339, DOI 10.1145/320941.320947
   HUNG P, 1999, P 33 AS C SIGN SYST, P1465
   Karkooti M, 2005, 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, P1625
   LOUKA B, 1988, P 2 INT C SUP COMP A, P638
   MATOUSEK R, 2002, LECT NOTES COMPUTER, V2438, P175
   MOON TK, 2000, MATH METHODS ALGORIT, P285
   *NE U FLOAT POINT, NE U VAR PREC FLOAT
   *QUIX QR, QUIX FLOAT POINT QR
   RICE JR, 1966, MATH COMPUT, V20, P325, DOI 10.2307/2003512
   SCHIER J, 2004, P 14 INT C FIELD PRO, P1149
   SCHIER J, 2003, P 6 BAION WORKSH SIG, P199
   Sergyienko A, 2002, LECT NOTES COMPUT SC, V2328, P458
   Sucha P, 2007, J VLSI SIG PROC SYST, V46, P35, DOI 10.1007/s11265-006-0004-y
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Walke R. L., 1999, P 33 AS C SIGN SYST, P1375
   WALKE RL, 2000, SPIE, V4116, P300
   Wang XJ, 2006, ANN IEEE SYM FIELD P, P249
   *XIL CORD, XILINX LOGICORE CORD
   XILINX, XILINX LOGICORE FLOA
NR 31
TC 15
Z9 18
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 3
DI 10.1145/1596532.1596535
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200003
DA 2024-07-18
ER

PT J
AU Lin, YN
   Lin, YD
   Tseng, KK
   Lai, YC
AF Lin, Yi-Neng
   Lin, Ying-Dar
   Tseng, Kuo-Kun
   Lai, Yuan-Cheng
TI Modeling and Analysis of Core-Centric Network Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Verification; Network processor; embedded system; modeling;
   core-centric; simulation
AB Network processors can be categorized into two types, the coprocessors-centric model in which the data-plane is handled by coprocessors, and the core-centric model in which the core processes most of the data-plane packets yet offloading some tasks to coprocessors. While the former has been properly explored over various applications, researches regarding the latter remain limited. Based on the previous experience of prototyping the virtual private network (VPN) over the IXP425 network processor, this work aims to derive design implications for the core-centric model performing computational intensive applications. From system and IC vendors' perspectives, the continuous-time Markov chain and Petri net simulations are adopted to explore this architecture. Analytical results prove to be quite inline with those of the simulation and implementation. With subsequent investigation we find that appropriate process run lengths can improve the effective core utilization by 2.26 times, and by offloading the throughput boosts 7.5 times. The results also suggest single process programming since context switch overhead impacts considerably on the performance.
C1 [Lai, Yuan-Cheng] Natl Taiwan Univ Sci & Technol, Taipei, Taiwan.
   [Lin, Yi-Neng; Lin, Ying-Dar; Tseng, Kuo-Kun] Natl Chiao Tung Univ, Hsinchu, Taiwan.
C3 National Taiwan University of Science & Technology; National Yang Ming
   Chiao Tung University
RP Lin, YN (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
EM ynlin@cs.netu.edu.tw
FU Program for Promoting Academic Excellence of Universities of Taiwan
   National Science Council; Intel and Chung- Hua Telecom
FX This work was supported in part by the Program for Promoting Academic
   Excellence of Universities of Taiwan National Science Council, and in
   part by Intel and Chung- Hua Telecom.
CR [Anonymous], OVERVIEW SAM CMT SIM
   BRAUN T, 1999, IAM99001 CAL TECHN I
   CLARK C, 2004, P 3 WORKSH NETW PROC
   COMER D, 2006, P 2 INT C TESTB RES
   CROWLEY P, 2002, P NETW PROC WORKSH C
   DAVIS JD, 2005, P WORKSH DES ARCH SI
   *INTEL, IXP425 NETW PROC
   *INTEL, IXP2400 NETW PROC
   Lekkas Panos., 2003, NETWORK PROCESSORS A
   Lin YD, 2003, IEEE NETWORK, V17, P28, DOI 10.1109/MNET.2003.1220693
   LIN YN, 2005, P 11 IEEE REAL TIM E
   LIN YN, 2007, J SYST SOFTW, V80, P7
   Lu J, 2006, IEEE IC COMP COM NET, P33
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   RATZER AV, 2003, P INT C APPL THEOR P
   SMITH JMS, 1997, APPL SPECIFIC INTEGR
   Tan ZX, 2004, IEEE MICRO, V24, P55, DOI 10.1109/MM.2004.54
   Wolf T, 2006, IEEE T PARALL DISTR, V17, P548, DOI 10.1109/TPDS.2006.75
   ZUBEREK WM, 1998, P WORKSH PRACT US CO
NR 19
TC 2
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 13
DI 10.1145/1457255.1457260
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400005
OA Bronze
DA 2024-07-18
ER

PT J
AU Ko, MY
   Murthy, PK
   Bhattacharyya, SS
AF Ko, Ming-Yung
   Murthy, Praveen K.
   Bhattacharyya, Shuvra S.
TI Beyond single-appearance schedules: Efficient DSP software synthesis
   using nested procedure calls
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
AB Synthesis of digital signal-processing (DSP) software from dataflow-based formal models is an effective approach for tackling the complexity of modern DSP applications. In this paper, an efficient method is proposed for applying subroutine call instantiation of module functionality when synthesizing embedded software from a dataflow specification. The technique is based on a novel recursive decomposition of subgraphs in a cluster hierarchy that is optimized for low buffer size. Applying this technique, one can achieve significantly lower buffer sizes than what is available for minimum code size inlined schedules, which have been the emphasis of prior work on software synthesis. Furthermore, it is guaranteed that the number of procedure calls in the synthesized program is polynomially bounded in the size of the input dataflow graph, even though the number of module invocations may increase exponentially. This recursive decomposition approach provides an efficient means for integrating subroutine-based module instantiation into the design space of DSP software synthesis. The experimental results demonstrate a significant improvement in buffer cost, especially for more irregular multirate DSP applications, with moderate code and execution time overhead.
C1 [Ko, Ming-Yung; Bhattacharyya, Shuvra S.] Univ Maryland, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Ko, MY (corresponding author), Univ Maryland, College Pk, MD 20742 USA.
CR Ade M, 1997, DES AUT CON, P64, DOI 10.1145/266021.266036
   [Anonymous], P DES AUT TEST EUR C
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   BHATTACHARYYA SS, 1995, P INT WORKSH VLSI SI
   Buck J., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P142, DOI 10.1109/HSC.2000.843723
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   KO M, 2004, I ADV COMPUTER STUDI
   Lalgudi KN, 2000, ACM T DES AUTOMAT EL, V5, P604, DOI 10.1145/348019.348304
   LAUWEREINS R, 1995, COMPUTER, V28, P35, DOI 10.1109/2.347998
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Leupers R, 1997, IEEE T VLSI SYST, V5, P112, DOI 10.1109/92.555991
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   MURTHY PK, 2001, P INT WORKSH HARDW S
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Ritz S., 1993, Proceedings. International Conference on Application-Specific Array Processors (Cat. No.93TH0572-8), P285, DOI 10.1109/ASAP.1993.397152
   ROBBINS CB, 2002, AUTOCODING TOOLSET S
   Sung WY, 2000, IEEE T VLSI SYST, V8, P522, DOI 10.1109/92.894156
   THIES W, 2002, P INT C COMP CONSTR
   Zitzler E, 2000, J VLSI SIG PROC SYST, V24, P83, DOI 10.1023/A:1008170728742
   [No title captured]
   [No title captured]
NR 21
TC 4
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 2
AR 14
DI 10.1145/1234675.1234681
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LB
UT WOS:000256880400006
DA 2024-07-18
ER

PT J
AU Bakshi, S
   Johnsson, L
AF Bakshi, Suyash
   Johnsson, Lennart
TI Computationally Efficient DNN Mapping Search Heuristic using Deep
   Reinforcement Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reinforcement learning; DNN; mapping search; convolution
AB In this work, we present a computationally efficient Reinforcement Learning mapping search heuristic for finding high quality mappings for N-dimensional convolution loops that uses a computationally inexpensive reward function based on potential data reuse of operands to guide the search process. We also present a RL state representation generalizable to N-dimensional convolution loops, and a state representation parsing strategy ensuring that only valid mappings are evaluated for quality. Our RL search heuristic is applicable to multi-core systems with a memory hierarchy. We show that our RL based search heuristic for a range of 3D convolution layers, at significantly lower computational expense than random search, generally yields mappingswith lower Energy-Delay Product (EDP) for an architecture with multiple processing elements with shared memory connected to DRAM. Our evaluation results demonstrated across 19 3D convolution layers, shows that our RL method performed only an average 11.24% of the operations of that of Timeloop's random search for assessing same number of valid mappings. The mappings found using Timeloop had an average 12.51% higher EDP compared to lowest EDP mapping found using our RL method. Further, the lowest EDP mappings found using our method had an average only 4.69x higher EDP than the theoretical lower bound EDP, with the best case being only 1.29x higher.
C1 [Bakshi, Suyash; Johnsson, Lennart] Univ Houston, Dept Comp Sci, Philip Guthrie Hoffman Hall,3551 Cullen Blvd, Houston, TX 77204 USA.
C3 University of Houston System; University of Houston
RP Bakshi, S (corresponding author), Univ Houston, Dept Comp Sci, Philip Guthrie Hoffman Hall,3551 Cullen Blvd, Houston, TX 77204 USA.
EM sbakshi@uh.edu; johnsson@cs.uh.edu
CR Abadi M., 2016, arXiv, DOI DOI 10.48550/ARXIV.1603.04467
   Ali M., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P179, DOI 10.1109/SBAC-PAD.2012.26
   [Anonymous], 1981, P 13 ANN ACM S THEOR, DOI DOI 10.1145/800076.802486
   [Anonymous], 2023, NVIDIA CUDA Basic Linear Algebra Subroutine Library
   [Anonymous], 2023, Minimal Standard Minstd_rand0 Generator
   [Anonymous], 2023, Intel oneAPI Math Kernel Library.
   [Anonymous], 2021, Marine Seismic Dataset.
   Bakshi S, 2020, INT SYM COMP ARCHIT, P321, DOI 10.1109/SBAC-PAD49847.2020.00051
   Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Barry B, 2015, IEEE MICRO, V35, P56, DOI 10.1109/MM.2015.10
   Cadillac, 2023, About us
   Chen TQ, 2018, Arxiv, DOI arXiv:1802.04799
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cicek O., 2016, arXiv
   Dally WJ, 2020, COMMUN ACM, V63, P48, DOI 10.1145/3361682
   Dave S, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358198
   Harris CR, 2020, NATURE, V585, P357, DOI 10.1038/s41586-020-2649-2
   Hegde K, 2018, Arxiv, DOI arXiv:1810.06807
   Hegde K, 2021, Arxiv, DOI arXiv:2103.01489
   Hobbhahn Marius, 2021, How to Measure FLOP/s for Neural Networks Empirically?
   Ahn BH, 2020, Arxiv, DOI arXiv:2001.08743
   Huang Qijing., 2021, arXiv
   Kao SC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415639
   Kodukula I, 1997, ACM SIGPLAN NOTICES, V32, P346, DOI 10.1145/258916.258946
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kurzak J, 2009, PARALLEL COMPUT, V35, P138, DOI 10.1016/j.parco.2008.12.010
   Kwon H, 2020, Arxiv, DOI arXiv:1805.02566
   Laskin M, 2021, Arxiv, DOI arXiv:2012.03837
   Mei LY, 2021, IEEE T COMPUT, V70, P1160, DOI 10.1109/TC.2021.3059962
   Mellor-Crummey J, 2001, INT J PARALLEL PROG, V29, P217, DOI 10.1023/A:1011119519789
   Nesterov Yurii, 2013, Introductory Lectures on Convex Optimization: A Basic Course
   Netzer Gilbert, 2015, Master's Thesis
   Noune B., 2022, arXiv
   Jouppi NP, 2017, Arxiv, DOI arXiv:1704.04760
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Schuiki F, 2019, DES AUT TEST EUROPE, P662, DOI [10.23919/date.2019.8715007, 10.23919/DATE.2019.8715007]
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tran D, 2015, Arxiv, DOI [arXiv:1412.0767, 10.48550/ARXIV.1412.0767]
   Treibig J., 2010, 2010 39th International Conference on Parallel Processing Workshops (ICPPW), P207, DOI 10.1109/ICPPW.2010.38
   Wang NG, 2018, Arxiv, DOI arXiv:1812.08011
   Whaley RC, 2001, PARALLEL COMPUT, V27, P3, DOI 10.1016/S0167-8191(00)00087-9
   Wu YN, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942149
   Yang X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P369, DOI 10.1145/3373376.3378514
   Zerrell T, 2019, Arxiv, DOI arXiv:1903.06498
   Zheng SZ, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P859, DOI 10.1145/3373376.3378508
NR 47
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609110
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300018
DA 2024-07-18
ER

PT J
AU Inagaki, S
   Yang, MY
   Li, Y
   Sakiyama, K
   Hara-Azumi, Y
AF Inagaki, Saya
   Yang, Mingyu
   Li, Yang
   Sakiyama, Kazuo
   Hara-Azumi, Yuko
TI Power Side-channel Attack Resistant Circuit Designs of ARX Ciphers Using
   High-level Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Power side-channel attack; high-level synthesis
ID THRESHOLD IMPLEMENTATIONS
AB In the Internet of Things (IoT) era, edge devices have been considerably diversified and are often designed using high-level synthesis (HLS) for improved design productivity. However, HLS tools were originally developed in a security-unaware manner, resulting in vulnerabilities to power side-channel attacks (PSCAs), which are a serious threat to IoT systems. Currently, the impact and applicability of existing methods to PSCA-resistant designs using HLS are limited. In this article, we propose an effective HLS-based design method for PSCA-resistant ciphers implemented in hardware. In particular, we focus on lightweight block ciphers composed of addition/rotation/XOR (ARX)-based permutations to study the effects of the threshold implementation (which is one of the provably secure countermeasures against PSCAs) to the behavioral descriptions of ciphers along with the changes in HLS scheduling. The results obtained using Welch's t-test demonstrate that our proposed method can successfully improve the resistance against PSCAs for all ARX-based ciphers used as benchmarks.
C1 [Inagaki, Saya; Yang, Mingyu; Hara-Azumi, Yuko] Tokyo Inst Technol, Meguro Ku, 2-12-1,S3-50 Ookayama, Tokyo 1528550, Japan.
   [Li, Yang; Sakiyama, Kazuo] Univ Elect Commun, 1 5 1 Chofugaoka, Chofu, Tokyo 1828585, Japan.
C3 Tokyo Institute of Technology; University of Electro-Communications -
   Japan
RP Inagaki, S (corresponding author), Tokyo Inst Technol, Meguro Ku, 2-12-1,S3-50 Ookayama, Tokyo 1528550, Japan.
EM saya@cad.ict.e.titech.ac.jp; mingyu@cad.ict.e.titech.ac.jp;
   liyang@uec.ac.jp; sakiyama@uec.ac.jp; hara@cad.ict.e.titech.ac.jp
OI Li, Yang/0000-0003-0219-5289; Sakiyama, Kazuo/0000-0002-4414-815X;
   Hara-Azumi, Yuko/0000-0001-9486-5272
FU JST AIP Acceleration Research [JPMJCR20U2]; JST FOREST Program
   [JPMJFR216P]; JSPS KAKENHI [JP20H00590]
FX This work was supported by JST AIP Acceleration Research JPMJCR20U2, JST
   FOREST Program JPMJFR216P, and JSPS KAKENHI JP20H00590.
CR Bache Florian, 2022, Applied Sciences, V12, P5
   Barthe G., 2016, P ACM SIGSAC C COMP, P116, DOI DOI 10.1145/2976749
   Beaulieu R, 2015, DES AUT CON, DOI 10.1145/2744769.2747946
   Bilgin B, 2014, LECT NOTES COMPUT SC, V8874, P326, DOI 10.1007/978-3-662-45608-8_18
   Bruneau Nicolas, 2019, P ALG COD CRYPT, P129
   Caforio A, 2021, LECT NOTES COMPUT SC, V13143, P246, DOI 10.1007/978-3-030-92518-5_12
   Coleman F, 2020, I C FIELD PROG LOGIC, P193, DOI 10.1109/FPL50879.2020.00040
   De Cnudde T., 2018, T CRYPTOGR HARDW EMB, P123, DOI DOI 10.13154/TCHES.V2018.I2.123-148
   Diehl W, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P128, DOI 10.1109/FPT.2017.8280130
   Dofe J, 2016, IEEE INT SYMP CIRC S, P2050, DOI 10.1109/ISCAS.2016.7538981
   Ehret A, 2019, IEEE HIGH PERF EXTR
   Ghoshal A, 2017, LECT NOTES COMPUT SC, V10698, P384, DOI 10.1007/978-3-319-71667-1_20
   Hori Y., 2012, 2012 IEEE 1st Global Conference on Consumer Electronics (GCCE 2012), P657, DOI 10.1109/GCCE.2012.6379944
   Inagaki Saya, 2022, P INT S QUAL EL DES, P1
   Jungk Bernhard, 2018, IACR Transactions on Cryptographic Hardware and Embedded Systems 2018, V2018, P627
   KOGGE PM, 1973, IEEE T COMPUT, VC-22, P786, DOI 10.1109/TC.1973.5009159
   Maji Saurav, 2023, IEEE Journal of Solid-State Circuits, P141, DOI 10.1109/JSSC.2022.3215670
   Mentens N, 2017, INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), P269, DOI 10.1109/SAMOS.2017.8344639
   Moradi A., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P89, DOI 10.1109/HST.2012.6224326
   Mouha N, 2014, LECT NOTES COMPUT SC, V8781, P306, DOI 10.1007/978-3-319-13051-4_19
   Mouha Nicky, 2015, Ph. D. Dissertation
   Nikova S, 2006, LECT NOTES COMPUT SC, V4307, P529
   PhillipWilliams Indira Kaylan, 2022, Internet of Things, V19
   Pundir N, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3492345
   Reparaz O, 2015, LECT NOTES COMPUT SC, V9215, P764, DOI 10.1007/978-3-662-47989-6_37
   Roy DB, 2019, IEEE T COMPUT, V68, P347, DOI 10.1109/TC.2018.2875746
   Sadhukhan R, 2021, DES AUT CON, P223, DOI 10.1109/DAC18074.2021.9586165
   Schneider T, 2016, J CRYPTOGR ENG, V6, P85, DOI 10.1007/s13389-016-0120-y
   Schneider Tobias, 2015, P APPL CRYPT NETW SE, P559
   Socha P, 2021, MICROPROCESS MICROSY, V85, DOI 10.1016/j.micpro.2021.104311
   Sugawara T., 2019, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2019, P123
   Zhang L, 2020, IEEE T COMPUT AID D, V39, P2124, DOI 10.1109/TCAD.2019.2950380
NR 32
TC 0
Z9 0
U1 4
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 85
DI 10.1145/3609507
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500007
OA hybrid
DA 2024-07-18
ER

PT J
AU Lindemann, L
   Jiang, LJ
   Matni, N
   Pappas, GJ
AF Lindemann, Lars
   Jiang, Lejun
   Matni, Nikolai
   Pappas, George J.
TI Risk of Stochastic Systems for Temporal Logic Specifications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Risk-aware decision making; stochastic system verification; signal
   temporal logic; stochastic robustness
ID MODEL-PREDICTIVE CONTROL; VALUE-AT-RISK; ROBUSTNESS; VERIFICATION;
   FRAMEWORK; DESIGN; BOUNDS; SAFE; MTL
AB The wide availability of data coupled with the computational advances in artificial intelligence and machine learning promise to enable many future technologies such as autonomous driving. While there has been a variety of successful demonstrations of these technologies, critical system failures have repeatedly been reported. Even if rare, such system failures pose a serious barrier to adoptionwithout a rigorous risk assessment. This article presents a framework for the systematic and rigorous risk verification of systems. We consider a wide range of system specifications formulated in signal temporal logic (STL) and model the system as a stochastic process, permitting discrete-time and continuous-time stochastic processes. We then define the STL robustness risk as the risk of lacking robustness against failure. This definition is motivated as system failures are often caused by missing robustness to modeling errors, system disturbances, and distribution shifts in the underlying data generating process. Within the definition, we permit general classes of risk measures and focus on tail risk measures such as the value-at-risk and the conditional value-at-risk. While the STL robustness risk is in general hard to compute, we propose the approximate STL robustness risk as a more tractable notion that upper bounds the STL robustness risk. We show how the approximate STL robustness risk can accurately be estimated from system trajectory data. For discrete-time stochastic processes, we show under which conditions the approximate STL robustness risk can even be computed exactly. We illustrate our verification algorithm in the autonomous driving simulator CARLA and show how a least risky controller can be selected among four neural network lane-keeping controllers for five meaningful system specifications.
C1 [Lindemann, Lars] Univ Southern Calif, 941 Bloom Walk, Los Angeles, CA 90089 USA.
   [Jiang, Lejun] 1300 Terra Bella Ave, Mountain View, CA USA.
   [Matni, Nikolai; Pappas, George J.] Univ Penn, 200 South 33rd St, Philadelphia, PA 19104 USA.
C3 University of Southern California; University of Pennsylvania
RP Lindemann, L (corresponding author), Univ Southern Calif, 941 Bloom Walk, Los Angeles, CA 90089 USA.
EM llindema@usc.edu; lejunj@seas.upenn.edu; nmatni@seas.upenn.edu;
   pappasg@seas.upenn.edu
RI Pappas, George/J-5774-2016
OI Pappas, George/0000-0001-9081-0637
FU NSF [CPS-2038873]; NSF CAREER award [ECCS-2045834]; Google Research
   Scholar award
FX This research was supported by NSF award CPS-2038873, NSF CAREER award
   ECCS-2045834, and a Google Research Scholar award.
CR A Hitchhiker's Guide, 2006, INFINITE DIMENSIONAL
   Agha G, 2018, ACM T MODEL COMPUT S, V28, DOI 10.1145/3158668
   Ahmadi M, 2022, IEEE CONTR SYST LETT, V6, P878, DOI 10.1109/LCSYS.2021.3086854
   Akazaki T, 2015, LECT NOTES COMPUT SC, V9207, P356, DOI 10.1007/978-3-319-21668-3_21
   Anevlavis T, 2022, ACM T COMPUT LOG, V23, DOI 10.1145/3491216
   [Anonymous], 2019, International Conference on Machine Learning. PMLR
   Baharisangari N, 2022, LECT NOTES COMPUT SC, V13124, P61, DOI 10.1007/978-3-030-95561-8_5
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Bartocci Ezio, 2018, Lectures on Runtime. Verification Introductory and Advanced Topics. LNCS 10457, P135, DOI 10.1007/978-3-319-75632-5_5
   Bartocci E, 2015, THEOR COMPUT SCI, V587, P3, DOI 10.1016/j.tcs.2015.02.046
   Bartocci E, 2013, ELECTRON P THEOR COM, P3, DOI 10.4204/EPTCS.125.1
   Bharadwaj S, 2018, IEEE DECIS CONTR P, P4159, DOI 10.1109/CDC.2018.8619353
   Bhat Sanjay P., 2019, Advances in Neural Information Processing Systems, V32, P11762
   Brown DB, 2007, OPER RES LETT, V35, P722, DOI 10.1016/j.orl.2007.01.001
   Cassandras C. G., 2009, Introduction to Discrete Event Systems
   Chapman MP, 2019, P AMER CONTR CONF, P2958, DOI 10.23919/acc.2019.8815169
   Coulson J, 2022, IEEE T AUTOMAT CONTR, V67, P3289, DOI 10.1109/TAC.2021.3097706
   Donzé A, 2010, LECT NOTES COMPUT SC, V6246, P92, DOI 10.1007/978-3-642-15297-9_9
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Durrett R., 2019, PROBABILITY THEORY E, V49, DOI [DOI 10.1017/9781108591034, 10.1017/9781108591034]
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Fan CC, 2017, LECT NOTES COMPUT SC, V10426, P441, DOI 10.1007/978-3-319-63387-9_22
   Farahani SS, 2019, IEEE T AUTOMAT CONTR, V64, P3324, DOI 10.1109/TAC.2018.2880651
   Furia CA, 2007, LECT NOTES COMPUT SC, V4763, P163
   Guo M, 2018, IEEE T AUTOMAT CONTR, V63, P4051, DOI 10.1109/TAC.2018.2799561
   Haghighi I, 2019, IEEE DECIS CONTR P, P4361, DOI 10.1109/CDC40024.2019.9029429
   Hyeon E, 2020, IEEE DECIS CONTR P, P2515, DOI 10.1109/CDC42340.2020.9304447
   Ivanov R, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P169, DOI 10.1145/3302504.3311806
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Jackson J., 2021, arXiv
   Jagtap P, 2018, LECT NOTES COMPUT SC, V11138, P177, DOI 10.1007/978-3-030-01090-4_11
   Jasour A, 2021, IEEE DECIS CONTR P, P4307, DOI 10.1109/CDC45484.2021.9683600
   Jasour Ashkan, 2021, AUTON ROBOT, V2021, P1
   Jha S, 2018, J AUTOM REASONING, V60, P43, DOI 10.1007/s10817-017-9413-9
   Kallenberg Olav., 1997, Probability and Its Applications
   Kalogerias DS, 2020, INT CONF ACOUST SPEE, P5480, DOI [10.1109/ICASSP40776.2020.9053001, 10.1109/icassp40776.2020.9053001]
   Katz G, 2019, LECT NOTES COMPUT SC, V11561, P443, DOI 10.1007/978-3-030-25540-4_26
   Kolla RK, 2019, OPER RES LETT, V47, P16, DOI 10.1016/j.orl.2018.11.005
   Kwiatkowska M, 2007, LECT NOTES COMPUT SC, V4486, P220
   Kyriakis P, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358231
   Lahijanian M, 2015, IEEE T AUTOMAT CONTR, V60, P2031, DOI 10.1109/TAC.2015.2398883
   Legay Axel, 2019, Computing and software science: state of the art and perspectives, P478
   Levine S, 2016, J MACH LEARN RES, V17
   Li JW, 2017, MEMOCODE 2017: PROCEEDINGS OF THE 15TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, P6, DOI 10.1145/3127041.3127045
   Li X., 2022, C ROB LEARN, P1326
   Lindemann L, 2024, Arxiv, DOI arXiv:2111.09971
   Lindemann L, 2022, IEEE T AUTOMAT CONTR, V67, P5262, DOI 10.1109/TAC.2021.3120681
   Lindemann L, 2021, IEEE DECIS CONTR P, P1329, DOI 10.1109/CDC45484.2021.9683305
   Majumdar A, 2020, SPR PROC ADV ROBOT, V10, P75, DOI 10.1007/978-3-030-28619-4_10
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   MASSART P, 1990, ANN PROBAB, V18, P1269, DOI 10.1214/aop/1176990746
   Mehdipour N, 2019, P AMER CONTR CONF, P1690, DOI 10.23919/acc.2019.8814487
   Mhammedi Zakaria, 2020, Advances in Neural Information Processing Systems, V33, P17919
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Munkres J.R., 2000, Topology, a First Course, Vsecond
   National Transportation Safety Board, 2019, Collision between Vehicle Controlled by Developmental Automated Driving System and Pedestrian WWW Document
   Nikolakakis Konstantinos E., 2021, IEEE Journal on Selected Areas in Information Theory, V2, P534, DOI 10.1109/JSAIT.2021.3081525
   Nyberg T, 2021, IEEE INT VEH SYM, P1016, DOI 10.1109/IV48863.2021.9575928
   Chapman MP, 2020, Arxiv, DOI arXiv:1909.09703
   Prajna S, 2007, IEEE T AUTOMAT CONTR, V52, P1415, DOI 10.1109/TAC.2007.902736
   Puranic AG, 2021, IEEE ROBOT AUTOM LET, V6, P6250, DOI 10.1109/LRA.2021.3092676
   Robey A, 2020, Arxiv, DOI arXiv:2005.10247
   Rockafellar R, 2000, J RISK, V2, P21, DOI [DOI 10.21314/JOR.2000.038, 10.21314/JOR.2000.038]
   Rockafellar RT, 2002, J BANK FINANC, V26, P1443, DOI 10.1016/S0378-4266(02)00271-6
   Rodionova A, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P11, DOI 10.1145/2883817.2883839
   Ross S., 2010, P 13 INT C ART INT S, V15, P661
   Ross S, 2011, P 14 INT C ART INT S, P627
   Sadigh D, 2016, WORKSHOP ARE SKEPTIC
   Sadraddini S, 2015, ANN ALLERTON CONF, P772, DOI 10.1109/ALLERTON.2015.7447084
   Safaoui S, 2020, IEEE CONTR SYST LETT, V4, P1000, DOI 10.1109/LCSYS.2020.2998543
   Salamati A, 2020, IFAC PAPERSONLINE, V53, P76, DOI 10.1016/j.ifacol.2020.12.051
   Salamati A, 2021, AUTOMATICA, V131, DOI 10.1016/j.automatica.2021.109781
   Samuelson S, 2018, P AMER CONTR CONF, P6285, DOI 10.23919/ACC.2018.8430957
   Schuurmans M, 2020, IEEE DECIS CONTR P, P4287, DOI 10.1109/CDC42340.2020.9303988
   Silver D, 2018, SCIENCE, V362, P1140, DOI 10.1126/science.aar6404
   Singh G, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290354
   Singh S, 2019, IEEE T AUTOMAT CONTR, V64, P2905, DOI 10.1109/TAC.2018.2874704
   Su JW, 2019, IEEE T EVOLUT COMPUT, V23, P828, DOI 10.1109/TEVC.2019.2890858
   Szörényi B, 2015, PR MACH LEARN RES, V37, P1660
   Tiger M, 2020, INT J APPROX REASON, V119, P325, DOI 10.1016/j.ijar.2020.01.009
   Tsiamis A., 2021, arXiv
   Vasile CI, 2016, IEEE DECIS CONTR P, P7419, DOI 10.1109/CDC.2016.7799415
   Wang Y, 2010, OPER RES LETT, V38, P236, DOI 10.1016/j.orl.2009.11.008
   Wang Y, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358232
   Zuliani P, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P243
NR 85
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 54
DI 10.1145/3580490
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400015
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Rautakoura, A
   Hämäläinen, T
AF Rautakoura, Antti
   Hamalainen, Timo
TI Does SoC Hardware Development Become Agile by Saying So: A Literature
   Review and Mapping Study
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Review
DE System-on-Chip; methodology development; agile development; literature
   review; mapping study
ID SOFTWARE-DEVELOPMENT; FRAMEWORK; SIMULATION; DESIGN
AB The success of agile development methods in software development has raised interest in System-on-Chip (SoC) design, which involves high architectural and development process complexity under time and project management pressure. This article discovers the current state of agile hardware development with the questions (1) how well literature covers the SoC development process, (2) what agile methods and practices are applied or (3) what proposals are made to increase the agility, and (4) what is the impact for the SoC community. To answer the questions, a mapping study and literature review were performed. Seven hundred thirty papers were first studied, and eventually, after a rigorous filtering process, 25 papers were thoroughly analyzed. The results show that the popular agile SW development methods are applied in 5 cases, ideas adapted from the agile Hardware manifesto in 9 cases, and 11 cases do not define the Agile HWdevelopment method. Most of the papers address shorter development time by better methodologies and tools that indirectly shape the SoC development toward agility. The focus of agile hardware development is mostly on the SoC artifacts and methodological improvements have not been quantified. However, the literature indicates a significant impact on many academic chip prototypes. The challenges are better understood and the interest in agile methods is clearly increasing. The methodological gaps in the prevalent situation encourage further research and more accurate reporting of the development in addition to the SoC artifacts.
C1 [Rautakoura, Antti; Hamalainen, Timo] Tampere Univ, Korkeakoulunkatu 7, Tampere 33720, Pirkanmaa, Finland.
C3 Tampere University
RP Rautakoura, A (corresponding author), Tampere Univ, Korkeakoulunkatu 7, Tampere 33720, Pirkanmaa, Finland.
EM antti.rautakoura@tuni.fi; timo.hamalainen@tuni.fi
OI Rautakoura, Antti/0000-0002-5236-8363
CR Abrahamsson P, 2010, AGILE SOFTWARE DEVELOPMENT: CURRENT RESEARCH AND FUTURE DIRECTIONS, P31, DOI 10.1007/978-3-642-12575-1_3
   Abrahamsson P, 2009, EUR J INFORM SYST, V18, P281, DOI 10.1057/ejis.2009.27
   Ahmad Muhammad Ovais, 2019, INT C BIG DATA SECUR, P274
   Allen JN, 2009, INT CONF ELECTRO INF, P381
   Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   [Anonymous], 2015, P IEEE 8 INT C SOFTW
   Bahr R, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218553
   Bailey S, 2019, IEEE J SOLID-ST CIRC, V54, P2786, DOI 10.1109/JSSC.2019.2924090
   Balkind J, 2020, IEEE MICRO, V40, P22, DOI 10.1109/MM.2020.2997706
   BOEHM BW, 1988, COMPUTER, V21, P61, DOI 10.1145/12944.12948
   Bose Pradip, 2021, P 3 INT WORKSHOP DOM, P1
   Cordeiro L, 2008, FIFTEENTH IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON THE ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, P408, DOI 10.1109/ECBS.2008.19
   Dangwal D, 2020, IEEE MICRO, V40, P76, DOI 10.1109/MM.2020.2997704
   Demissie Surafel, 2018, INT C SOFTWARE PROCE, P316
   Dikert K, 2016, J SYST SOFTWARE, V119, P87, DOI 10.1016/j.jss.2016.06.013
   Dobis Andrew, 2021, P IEEE NORDIC CIRCUI, P1
   Dybå T, 2008, INFORM SOFTWARE TECH, V50, P833, DOI 10.1016/j.infsof.2008.01.006
   Fowler M., 2001, Software Development, V9, P28
   GAJSKI DD, 1983, COMPUTER, V16, P11
   Jiang SN, 2020, IEEE MICRO, V40, P58, DOI 10.1109/MM.2020.2997638
   John LK, 2020, IEEE MICRO, V40, P4, DOI 10.1109/MM.2020.3003092
   Kahng A. B., 2021, P GOVT MICROCIRCUIT, P1
   Kaisti M, 2013, EURASIP J EMBED SYST, DOI 10.1186/1687-3963-2013-15
   Kamppi A., 2017, J OPEN SOURCE SOFTW, V2, P151, DOI 10.21105/joss.00151
   Karandikar Sagar, 2021, MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO'21, page, P462
   Keating M., 2002, REUSE METHODOLOGY MA
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Könnölä K, 2016, J SYST SOFTWARE, V118, P134, DOI 10.1016/j.jss.2016.05.001
   Laanti M., 2013, Communications in Computer and Information Science, V364, P247, DOI DOI 10.1007/978-3-642-39179-8_22
   Lee Y, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.11
   Mantovani P., 2021, P 39 INT C COMP AID, DOI [10.1145/3400302.3415753, DOI 10.1145/3400302.3415753]
   Minutoli Marco, 2020, P IEEEACM INT C COMP, P1
   Paasivaara M, 2017, INT CONF GLOBAL SOFT, P36, DOI 10.1109/ICGSE.2017.15
   Petrisko D, 2020, IEEE MICRO, V40, P93, DOI 10.1109/MM.2020.2996145
   Petrovic M. L., 2021, 2021 IEEE 32 INT C M, P251
   Rautakoura A, 2022, EUROMICRO CONF PROC, P276, DOI 10.1109/DSD57027.2022.00045
   Rautakoura A, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P325, DOI 10.1109/DSD51259.2020.00060
   Schmidt C, 2022, IEEE J SOLID-ST CIRC, V57, P140, DOI 10.1109/JSSC.2021.3118046
   Schroder J. J., 2019, Proceedings - International Fertiliser Society, P1
   Shalf J, 2011, COMPUTER, V44, P22, DOI 10.1109/MC.2011.300
   Sorensen T, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415751
   Staffs Keele, 2007, Tech. Rep.
   Trapaglia M, 2019, 2019 X SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL), P39, DOI [10.1109/SPL.2019.8714377, 10.1109/spl.2019.8714377]
   Wagner Stefan, 2014, P 1 INT WORKSHOP RAP, P51
   Wang SH, 2020, IEEE MICRO, V40, P67, DOI 10.1109/MM.2020.2996508
   Whatmough PN, 2020, IEEE MICRO, V40, P32, DOI 10.1109/MM.2020.2995809
NR 46
TC 3
Z9 3
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 44
DI 10.1145/3578554
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400005
OA Bronze
DA 2024-07-18
ER

PT J
AU Brumar, I
   Zacharopoulos, G
   Yao, Y
   Rama, S
   Brooks, D
   Wei, GY
AF Brumar, Iulian
   Zacharopoulos, Georgios
   Yao, Yuan
   Rama, Saketh
   Brooks, David
   Wei, Gu-Yeon
TI Early DSE and Automatic Generation of Coarse-grained Merged Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware-software codesign; datapath optimization; neural networks
AB Post-Moore's law area-constrained systems rely on accelerators to deliver performance enhancements. Coarse-grained accelerators can offer substantial domain acceleration, but manual, ad hoc identification of code to accelerate is prohibitively expensive. Because cycle-accurate simulators and high-level synthesis (HLS) flows are so time-consuming, the manual creation of high-utilization accelerators that exploit control and data flow patterns at optimal granularities is rarely successful. To address these challenges, we present AccelMerger, the first automated methodology to create coarse-grained, control- and data-flow-rich merged accelerators. AccelMerger uses sequence alignment matching to recognize similar function call-graphs and loops, and neural networks to quickly evaluate their post-HLS characteristics. It accurately identifies which functions to accelerate, and it merges accelerators to respect an area budget and to accommodate system communication characteristics like latency and bandwidth. Merging two accelerators can save as much as 99% of the area of one. The space saved is used by a globally optimal integer linear program to allocate more accelerators for increased performance. We demonstrate AccelMerger's effectiveness using HLS flows without any manual effort to fine-tune the resulting designs. On FPGA-based systems, AccelMerger yields application performance improvements of up to 16.7x over software implementations, and 1.91x on average with respect to state-of-the-art early-stage design space exploration tools.
C1 [Brumar, Iulian; Zacharopoulos, Georgios; Yao, Yuan; Rama, Saketh; Brooks, David; Wei, Gu-Yeon] Harvard Univ, POB 1212, Cambridge, MA 02138 USA.
C3 Harvard University
RP Brumar, I (corresponding author), Harvard Univ, POB 1212, Cambridge, MA 02138 USA.
EM ibrumar@g.harvard.edu; georgios@seas.harvard.edu; yaoyuannnn@gmail.com;
   rama@seas.harvard.edu; dbrooks@g.harvard.edu; guyeon@g.harvard.edu
OI Zacharopoulos, Georgios/0000-0002-6644-5200; Brumar,
   Iulian/0000-0003-0403-856X; Wei, Gu-Yeon/0000-0001-5730-9904
FU U.S. Government, under the DARPA DSSoC program; NSF [CNS-1718160]
FX This work was supported in part by the U.S. Government, under the DARPA
   DSSoC program. This work was also supported in part by NSF grant
   #CNS-1718160.
CR [Anonymous], 2022, H MITTELMANN
   [Anonymous], 1970, ACM SIGPLAN NOTICES, DOI DOI 10.1145/390013.808479
   [Anonymous], 2023, ACM T EMBED COMPUT S, V22
   [Anonymous], 2017, Machine Learning Yearning
   Brisk P, 2004, DES AUT CON, P395, DOI 10.1145/996566.996679
   Cadence, 2016, STRAT HIGH LEV SYNTH
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Cong J, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P107
   Cummins C, 2017, INT CONFER PARA, P219, DOI 10.1109/PACT.2017.24
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Durst D, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P408, DOI 10.1145/3385412.3385983
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Kotsifakou M, 2018, ACM SIGPLAN NOTICES, V53, P68, DOI 10.1145/3200691.3178493
   Kumar S., 2016, Proc. ICS, P1, DOI 10.1109/ccip.2016.7802852
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Lam Siew-Kei, 2009, J SYST ARCHITECT, V2009, P75
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Liu XH, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P224, DOI 10.1145/2847263.2847274
   MONAHAN C, 1995, DES AUT CON, P389
   Moreano N, 2005, IEEE T COMPUT AID D, V24, P969, DOI 10.1109/TCAD.2005.850844
   NEEDLEMAN SB, 1970, J MOL BIOL, V48, P443, DOI 10.1016/0022-2836(70)90057-4
   Pilato C., 2012, University Booth of DATE, V29
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Rocha R. C. O., 2019, 2019 INT S CODE GENE
   Rocha Rodrigo C. O., 2020, PROGRAMMING LANGUAGE
   Rogers S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P471, DOI 10.1109/MICRO50266.2020.00047
   Shao YS, 2016, INT SYMP MICROARCH
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Sohrabizadeh A, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3494534
   Suleiman A, 2019, IEEE J SOLID-ST CIRC, V54, P1106, DOI 10.1109/JSSC.2018.2886342
   Tan Cheng, 2018, 2018 ACMIEEEANNUAL I
   Toffolo Tulio A. M., 2022, MIP
   Venkatesh G., 2010, Architectural support for Prog. Lang. and Operating Syst
   Venkatesh G, 2011, INT SYMP MICROARCH, P163
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Xilinx, 2021, VIV HIGH LEV SYNTH
   Xilinx, 2021, XIL ALL PROGR SOC PO
   Ye GX, 2020, INT CONFER PARA, P111, DOI 10.1145/3410463.3414670
   Zacharopoulos G, 2022, Arxiv, DOI arXiv:2201.08603
   Zacharopoulos Georgios, 2019, IEEE INT C COMPUTER
   Zacharopoulos Georgios, 2018, IEEE T COMPUTER AIDE, V2018, P1
   Zuo W, 2017, DES AUT CON, DOI 10.1145/3061639.3062195
NR 45
TC 2
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 32
DI 10.1145/3546070
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Cho, H
AF Cho, Hyungmin
TI RiSA: A Reinforced Systolic Array for Depthwise Convolutions and
   Embedded Tensor Reshaping
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Compilers, Architectures, and Synthesis for
   Embedded Systems (CASES)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Accelerators; deep neural networks; depthwise convolution
AB Depthwise convolutions are widely used in convolutional neural networks (CNNs) targeting mobile and embedded systems. Depthwise convolution layers reduce the computation loads and the number of parameters compared to the conventional convolution layers. Many deep neural network (DNN) accelerators adopt an architecture that exploits the high data-reuse factor of DNN computations, such as a systolic array. However, depthwise convolutions have low data-reuse factor and under-utilize the processing elements (PEs) in systolic arrays.
   In this paper, we present a DNN accelerator design called RiSA, which provides a novel mechanism that boosts the PE utilization for depthwise convolutions on a systolic array with minimal overheads. In addition, the PEs in systolic arrays can be efficiently used only if the data items (tensors) are arranged in the desired layout. Typical DNN accelerators provide various types of PE interconnects or additional modules to flexibly rearrange the data items and manage data movements during DNN computations. RiSA provides a lightweight set of tensor management tasks within the PE array itself that eliminates the need for an additional module for tensor reshaping tasks. Using this embedded tensor reshaping, RiSA supports various DNN models, including convolutional neural networks and natural language processing models while maintaining a high area efficiency.
   Compared to Eyeriss v2, RiSA improves the area and energy efficiency forMobileNet-V1 inference by 1.91x and 1.31x, respectively.
C1 [Cho, Hyungmin] Sungkyunkwan Univ, Dept Comp Sci & Engn, Suwon 16419, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Cho, H (corresponding author), Sungkyunkwan Univ, Dept Comp Sci & Engn, Suwon 16419, South Korea.
EM hyungmin.cho@skku.edu
FU Institute of Information & communications Technology Planning &
   Evaluation (IITP) - Korea government(MSIT) [2019-0-00533, 2021-0-00779];
   IC Design Education Center(IDEC), Korea
FX This work was supported in part by Institute of Information &
   communications Technology Planning & Evaluation (IITP) grants fund ed by
   the Korea government(MSIT) (No. 2019-0-00533, Research on CPU
   vulnerability detection and validation), and (No. 2021-0-00779,
   Development of high speed encrypt ion data processing technology that
   guarantees privacy based hardware); The EDA tool was supported by the IC
   Design Education Center(IDEC), Korea.
CR Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cho Hyungmin, 2019, ASPLOS
   Devlin J., 2018, BERT PRE TRAINING DE
   Gudaparthi S, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P1, DOI 10.1145/3352460.3358316
   Haj-Ali A., 2019, ARXIV191109925
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kung HT, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P821, DOI 10.1145/3297858.3304028
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Kwon Hyoukjun, 2017, P 11 IEEEACM INT S N
   Liu Renjie, 2020, HIGHER ACCURACY VISI
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   NVIDIA, 2017, NVDLA DEEP LEARN ACC
   OLEARY DP, 1987, IEEE T COMPUT, V36, P117, DOI 10.1109/TC.1987.5009457
   Pan Junhao, 2021, ACCELERATE NONUNIT S
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Samajdar Ananda., 2018, Scale-sim: Systolic cnn accelerator simulator
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Tan MX, 2019, PR MACH LEARN RES, V97
   Vaswani A, 2017, ADV NEUR IN, V30
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Yepez J, 2020, IEEE T VLSI SYST, V28, P853, DOI 10.1109/TVLSI.2019.2961602
NR 28
TC 6
Z9 6
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 53
DI 10.1145/3476984
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600004
DA 2024-07-18
ER

PT J
AU Malawade, A
   Odema, M
   Lajeunesse-DeGroot, S
   Al Faruque, MA
AF Malawade, Arnav
   Odema, Mohanad
   Lajeunesse-DeGroot, Sebastien
   Al Faruque, Mohammad Abdullah
TI SAGE: A Split-Architecture Methodology for Efficient End-to-End
   Autonomous Vehicle Control
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Energy optimization; edge computing; computation offloading; deep
   learning; autonomous vehicles
ID CLOUD
AB Autonomous vehicles (AV) are expected to revolutionize transportation and improve road safety significantly. However, these benefits do not come without cost; AVs require large Deep-Learning (DL) models and powerful hardware platforms to operate reliably in real-time, requiring between several hundred watts to one kilowatt of power. This power consumption can dramatically reduce vehicles' driving range and affect emissions. To address this problem, we propose SAGE: a methodology for selectively offloading the key energy-consuming modules of DL architectures to the cloud to optimize edge, energy usage while meeting real-time latency constraints. Furthermore, we leverage Head Network Distillation (HND) to introduce efficient bottlenecks within the DL architecture in order to minimize the network overhead costs of offloading with almost no degradation in the model's performance. We evaluate SAGE using an Nvidia Jetson TX2 and an industry-standard Nvidia Drive PX2 as the AV edge, devices and demonstrate that our offloading strategy is practical for a wide range of DL models and internet connection bandwidths on 3G, 4G LTE, and WiFi technologies. Compared to edge-only computation, SAGE reduces energy consumption by an average of 36.13%, 47.07%, and 55.66% for an AV with one low-resolution camera, one high-resolution camera, and three high-resolution cameras, respectively. SAGE also reduces upload data size by up to 98.40% compared to direct camera offloading.
C1 [Malawade, Arnav; Odema, Mohanad; Lajeunesse-DeGroot, Sebastien; Al Faruque, Mohammad Abdullah] Univ Calif Irvine, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Malawade, A (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM malawada@uci.edu; modema@uci.edu; slajeune@uci.edu; alfaruqu@uci.edu
OI Al Faruque, Mohammad Abdullah/0000-0002-5390-0497; Malawade,
   Arnav/0000-0002-4974-1622
FU National Science Foundation (NSF) [CMMI-1739503]; Graduate Assistance in
   Areas of National Need (GAANN) [P200A180052]
FX This work was partially supported by the National Science Foundation
   (NSF) under award CMMI-1739503 and Graduate Assistance in Areas of
   National Need (GAANN) under award P200A180052. Any opinions, findings,
   conclusions, or recommendations expressed in this paper are those of the
   authors and do not necessarily reflect the views of the funding agency.
CR Abuelsamid Sam, 2020, Forbes
   Al Faruque MA, 2016, IEEE INTERNET THINGS, V3, P161, DOI 10.1109/JIOT.2015.2471260
   [Anonymous], 2016, ALL NEWTESLAS ARE EQ
   ARM, ARM NPU ETH 77
   Ba LJ, 2014, ADV NEUR IN, V27
   Cho JH, 2019, IEEE I CONF COMP VIS, P4793, DOI 10.1109/ICCV.2019.00489
   Codevilla F, 2019, IEEE I CONF COMP VIS, P9328, DOI 10.1109/ICCV.2019.00942
   Codevilla F, 2018, LECT NOTES COMPUT SC, V11219, P246, DOI 10.1007/978-3-030-01267-0_15
   Codevilla F, 2018, IEEE INT CONF ROBOT, P4693
   Cui MY, 2020, IEEE INTERNET THINGS, V7, P10535, DOI 10.1109/JIOT.2020.3001218
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Eichler S, 2007, IEEE VTS VEH TECHNOL, P2199, DOI 10.1109/VETECF.2007.461
   Feng JY, 2019, IEEE VEH TECHNOL MAG, V14, P28, DOI 10.1109/MVT.2018.2879647
   González A, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16060820
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   Hecker S, 2018, LECT NOTES COMPUT SC, V11211, P449, DOI 10.1007/978-3-030-01234-2_27
   Hinton G., 2015, COMPUT SCI, V2
   Huang GL, 2017, IEEE ICC
   Huang J., 2012, P 10 INT C MOB SYST, P225, DOI DOI 10.1145/2307636.2307658
   Hyatt Kyle, 2019, BAIDU UNVEILS ITS CA
   Imoize AL, 2020, DATA BRIEF, V29, DOI 10.1016/j.dib.2020.105304
   Kang YP, 2017, ACM SIGPLAN NOTICES, V52, P615, DOI 10.1145/3093336.3037698
   Khayyat M, 2020, IEEE ACCESS, V8, P137052, DOI 10.1109/ACCESS.2020.3011705
   Kim YD, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18030837
   Kong PY, 2020, IEEE SYST J, V14, P3360, DOI 10.1109/JSYST.2019.2959703
   Kyle Hyatt, 2021, ARGO GIVES ITS SELF
   Li XL, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18041156
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Matsubara Y, 2020, ARXIV PREPRINT ARXIV
   Matsubara Y, 2020, IEEE ACCESS, V8, P212177, DOI 10.1109/ACCESS.2020.3039714
   Matsubara Y, 2019, PROCEEDINGS OF THE 2019 WORKSHOP ON HOT TOPICS IN VIDEO ANALYTICS AND INTELLIGENT EDGES (HOTEDGEVIDEO '19), P21, DOI 10.1145/3349614.3356022
   Odema M, 2021, DES AUT CON, P403, DOI 10.1109/DAC18074.2021.9586259
   Oh Nate, 2017, NVIDIA ANNOUNCES DRI
   Papathanassiou A., 2017, IEEE 5GTech. Focus, V1
   Samal K, 2020, IEEE J EM SEL TOP C, V10, P306, DOI 10.1109/JETCAS.2020.3015889
   Sasaki K, 2016, 2016 55TH ANNUAL CONFERENCE OF THE SOCIETY OF INSTRUMENT AND CONTROL ENGINEERS OF JAPAN (SICE), P1122, DOI 10.1109/SICE.2016.7749210
   Tampuu Ardi, 2020, IEEE T NEURAL NETWOR
   Urban G., 2017, ICLR
   Vatanparvar K, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3203408
   Xie XF, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3345448
   Zhang K, 2016, IEEE ACCESS, V4, P5896, DOI 10.1109/ACCESS.2016.2597169
   Zhang Ke, 2017, 2017 IEEE INT C COMM, P1
NR 42
TC 6
Z9 6
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 75
DI 10.1145/3477006
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600026
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Langerman, D
   George, A
AF Langerman, David
   George, Alan
TI Real-time, High-resolution Depth Upsampling on Embedded Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real time; depth upsampling; time-of-flight sensor; FPGA; GPU;
   high-level synthesis; image processing
AB High-resolution, low-latency apps in computer vision are ubiquitous in today's world of mixed-reality devices. These innovations provide a platform that can leverage the improving technology of depth sensors and embedded accelerators to enable higher-resolution, lower-latency processing for 3D scenes using depth-upsampling algorithms. This research demonstrates that filter-based upsampling algorithms are feasible for mixed-reality apps using low-power hardware accelerators. The authors parallelized and evaluated a depth-upsampling algorithm on two different devices: a reconfigurable-logic FPGA embedded within a low-power SoC; and a fixed-logic embedded graphics processing unit. We demonstrate that both accelerators can meet the real-time requirements of 11 ms latency for mixed-reality apps.
C1 [Langerman, David; George, Alan] Univ Pittsburgh, NSF SHREC Ctr, ECE Dept, 4420 Bayard St,Suite 560, Pittsburgh, PA 15213 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Langerman, D (corresponding author), Univ Pittsburgh, NSF SHREC Ctr, ECE Dept, 4420 Bayard St,Suite 560, Pittsburgh, PA 15213 USA.
EM david.langerman@pitt.edu; alan.george@pitt.edu
OI George, Alan/0000-0001-9665-2879
FU IUCRC Program of the National Science Foundation [CNS-1738783]; SHREC
FX This research was supported by SHREC industry and agency members and by
   the IUCRC Program of the National Science Foundation under Grant No.
   CNS-1738783.
CR [Anonymous], 2007, P 28 ACM SIGPLAN C P
   Baker S, 2007, IEEE I CONF COMP VIS, P588, DOI 10.1109/cvpr.2007.383191
   Belhedi A, 2015, IET COMPUT VIS, V9, P967, DOI 10.1049/iet-cvi.2014.0135
   Bhutani A., 2017, AUGMENTED REALITY MA
   Binstock A., 2015, Powering the Rift
   Bull J.M., 1999, Proceedings of First European Workshop on OpenMP, V8, P49
   Chan Derek, 2008, P WORKSHOP MULTI CAM
   Edeler T, 2010, INT CONF SIGN PROCES, P119, DOI 10.1109/ICOSP.2010.5656819
   Eichhardt I, 2017, MACH VISION APPL, V28, P267, DOI 10.1007/s00138-017-0831-9
   Evangelidis GD, 2015, IEEE T PATTERN ANAL, V37, P2178, DOI 10.1109/TPAMI.2015.2400465
   Gabiger-Rose A, 2014, IEEE T IND ELECTRON, V61, P4093, DOI 10.1109/TIE.2013.2284133
   Gandhi V, 2012, IEEE INT CONF ROBOT, P4742, DOI 10.1109/ICRA.2012.6224771
   HTC, 2018, VIVE VIRTUAL REALITY
   Jorda M, 2019, IEEE ACCESS, V7, P70461, DOI 10.1109/ACCESS.2019.2918851
   Kopf J, 2007, ACM T GRAPHIC, V26, DOI [10.1145/1276377.1276497, 10.1145/1239451.1239547]
   Langerman D, 2018, 2018 IEEE THIRD INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, APPLICATIONS AND SYSTEMS (IPAS), P37, DOI 10.1109/IPAS.2018.8708867
   Mohammad K, 2009, IEEE SYS MAN CYBERN, P3478, DOI 10.1109/ICSMC.2009.5346737
   Nekrasov Vladimir, 2018, P BRIT MACHINE VISIO
   NVIDIA, 2020, NVIDIA TENSOR CORES
   Passmark, 2020, PASSMARK PERFORMANCE
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Scharstein D, 2003, PROC CVPR IEEE, P195
   Shea R, 2017, PROCEEDINGS OF THE 8TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'17), P321, DOI 10.1145/3083187.3084012
   Waidyasooriya HM, 2019, IEEE ACCESS, V7, P53188, DOI 10.1109/ACCESS.2019.2910824
   Wiatr K., 2000, Proceedings International Conference on Information Technology: Coding and Computing (Cat. No.PR00540), P152, DOI 10.1109/ITCC.2000.844199
   Xilinx Inc, 2019, XILINX ZYNQ ULTRASCA
   Yuan L, 2017, J VIS COMMUN IMAGE R, V46, P280, DOI 10.1016/j.jvcir.2017.04.012
   Yuan MZ, 2019, IEEE T VIS COMPUT GR, V25, P1591, DOI 10.1109/TVCG.2018.2812879
   Zielinski DJ, 2015, P IEEE VIRT REAL ANN, P19, DOI 10.1109/VR.2015.7223319
NR 29
TC 1
Z9 1
U1 2
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 18
DI 10.1145/3436878
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500002
DA 2024-07-18
ER

PT J
AU Ko, Y
   Chadwick, A
   Bates, D
   Mullins, R
AF Ko, Yousun
   Chadwick, Alex
   Bates, Daniel
   Mullins, Robert
TI Lane Compression: A Lightweight Lossless Compression Method for Machine
   Learning on Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Machine learning; deep neural networks; ASIC
AB This article presents Lane Compression, a lightweight lossless compression technique for machine learning that is based on a detailed study of the statistical properties of machine learning data. The proposed technique profiles machine learning data gathered ahead of run-time and partitions values bit-wise into different lanes with more distinctive statistical characteristics. Then the most appropriate compression technique is chosen for each lane out of a small number of low-cost compression techniques. Lane Compression's compute and memory requirements are very low and yet it achieves a compression rate comparable to or better than Huffman coding. We evaluate and analyse Lane Compression on a wide range of machine learning networks for both inference and re-training. We also demonstrate the profiling prior to run-time and the ability to configure the hardware based on the profiling guarantee robust performance across different models and datasets. Hardware implementations are described and the scheme's simplicity makes it suitable for compressing both on-chip and off-chip traffic.
C1 [Ko, Yousun; Chadwick, Alex; Bates, Daniel; Mullins, Robert] Univ Cambridge, 15 JJ Thomson Ave, Cambridge, England.
C3 University of Cambridge
RP Ko, Y (corresponding author), Univ Cambridge, 15 JJ Thomson Ave, Cambridge, England.
EM yousun.ko@cl.cam.ac.uk; alex.chadwick@cl.cam.ac.uk;
   daniel.bates@cl.cam.ac.uk; robert.mullins@cl.cam.ac.uk
CR [Anonymous], 2016, CONVOLUTIONAL NEURAL
   [Anonymous], 2016, POINTER SENTINEL MIX
   [Anonymous], 1976, THESIS
   [Anonymous], 2015, ABS151000149 CORR
   [Anonymous], 2003, CITESEERX
   [Anonymous], INT SYM PERFORM ANAL
   [Anonymous], 2017, COMPRESSING DMA ENGI
   Arm Ltd, 2019, ARM ETHOS N SER PROC
   Asghar Ziad, 2019, 2019 SNAPDRAGON 865
   Baskin Chaim, 2019, CAT COMPRESSION AWAR
   Bonny T, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1835420.1835424
   Cavigelli L, 2019, IEEE J EM SEL TOP C, V9, P723, DOI 10.1109/JETCAS.2019.2950093
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chintala Soumith, 2016, WORD LEVEL LANGUAGE
   Choi Y, 2020, IEEE J-STSP, V14, P715, DOI 10.1109/JSTSP.2020.2975903
   Damme Patrick, 2017, P INT C EXT DAT TECH
   Delmas Alberto, 2018, DPRED MAKING TYPICAL
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng LJ, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/iscas45731.2020.9180823
   Garofalo A, 2019, IEEE I C ELECT CIRC, P33, DOI [10.1109/icecs46596.2019.8965067, 10.1109/ICECS46596.2019.8965067]
   Georgiadis Georgios, 2018, ACCELERATING CONVOLU
   Ginsburg Boris, 2018, P INT C LEARN REPR
   Guilbaud M, 2019, HUM GENE THER, V30, P802, DOI 10.1089/hum.2018.234
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Howard A. G., 2017, PREPRINT
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Jain A, 2018, CONF PROC INT SYMP C, P776, DOI 10.1109/ISCA.2018.00070
   Jouppi N.P., 2017, 44 ANN INT S COMPUTE
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Jung W., 2018, ARXIV180701702
   Kim Hyunjun, 2016, SQUEEZENET V1 1
   Kim J, 2016, CONF PROC INT SYMP C, P329, DOI 10.1109/ISCA.2016.37
   KJELSO M., 1996, 22 EUROMICRO C, P423, DOI DOI 10.1109/EURMIC.1996.546466
   Ko JH, 2017, DES AUT TEST EUROPE, P199, DOI 10.23919/DATE.2017.7926982
   Kodituwakku Saluka, 2010, INDIAN J COMPUT SCI, V1
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Maji P, 2017, PROCEEDINGS OF THE 1ST INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND MACHINE LEARNING (IML'17), DOI 10.1145/3109761.3109804
   Ni Z., 2016, DOREFA NET TRAINING
   Nikolic Milos, 2019, 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). Proceedings, P165, DOI 10.1109/ISPASS.2019.00030
   Nvidia, 2019, DEEP LEARN PERF
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Pekhimenko G, 2012, INT CONFER PARA, P377
   Roth M. A., 1993, SIGMOD Record, V22, P31, DOI 10.1145/163090.163096
   Said A., 2004, HPL200476 IM SYST LA
   SHANNON CE, 1948, BELL SYST TECH J, V27, P379, DOI 10.1002/j.1538-7305.1948.tb01338.x
   Tagliavini G, 2018, DES AUT TEST EUROPE, P1051, DOI 10.23919/DATE.2018.8342167
   Wang Y, 2018, IEEE T COMPUT AID D, V37, P1971, DOI 10.1109/TCAD.2017.2778060
   WELCH TA, 1984, COMPUTER, V17, P8, DOI 10.1109/MC.1984.1659158
   Yang JW, 2019, PROC CVPR IEEE, P7300, DOI 10.1109/CVPR.2019.00748
   Yang X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P369, DOI 10.1145/3373376.3378514
   Yazdanbakhsh A, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243188
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
NR 59
TC 1
Z9 1
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 16
DI 10.1145/3431815
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100008
OA Bronze
DA 2024-07-18
ER

PT J
AU He, JJ
   Ma, HC
   Liu, YJ
   Zhao, YQ
AF He, Jiaji
   Ma, Haocheng
   Liu, Yanjiang
   Zhao, Yiqiang
TI Golden Chip-Free Trojan Detection Leveraging Trojan Trigger's
   Side-Channel Fingerprinting
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Electromagnetic side channel; factor analysis; golden chip free;
   hardware Trojan detection; k-means clustering
ID HARDWARE; SIMULATION; SECURITY
AB Hardware Trojans (HTs) have become a major threat for the integrated circuit industry and supply chain and have motivated numerous developments of HT detection schemes. Although the side-channel HT detection approach is among the most promising solutions, most of the previous methods require a trusted golden chip reference. Furthermore, detection accuracy is often influenced by environmental noise and process variations. In this article, a novel electromagnetic (EM) side-channel fingerprinting-based HT detection method is proposed. Different from previous methods, the proposed solution eliminates the requirement of a trusted golden fabricated chip. Rather, only the genuine RTL code is required to generate the EM signatures as references. A factor analysis method is utilized to extract the spectral features of the HT trigger's EM radiation, and then a k-means clustering method is applied for HT detection. Experimentation on two selected sets of Trust-Hub benchmarks has been performed on FPGA platforms, and the results show that the proposed framework can detect all dormant I ITs with a high confidence level.
C1 [He, Jiaji] Tsinghua Univ, Inst Microelect, 30 Shuagqing Rd, Beijing, Peoples R China.
   [Ma, Haocheng; Liu, Yanjiang; Zhao, Yiqiang] Tianjin Univ, Sch Microelect, 92 Weijin Rd, Tianjin, Peoples R China.
C3 Tsinghua University; Tianjin University
RP He, JJ (corresponding author), Tsinghua Univ, Inst Microelect, 30 Shuagqing Rd, Beijing, Peoples R China.
EM jiaji_he@mail.tsinghua.edu.cn; hc_ma@tju.edu.cn;
   yanjiang_liu@tju.edu.cn; yq_zhao@tju.edu.cn
RI Liu, Yanjiang/GQI-0311-2022
OI Liu, Yanjiang/0000-0003-1806-6748; HE, JIAJI/0000-0003-1443-9279
FU National Natural Science Foundation of China [61832018]; China
   Postdoctoral Science Foundation [2019TQ0167]
FX This work was supported in part by the National Natural Science
   Foundation of China (grant 61832018) and the China Postdoctoral Science
   Foundation (grant 2019TQ0167).
CR Aarestad J, 2010, IEEE T INF FOREN SEC, V5, P893, DOI 10.1109/TIFS.2010.2061228
   Amelian A, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S0218126618501384
   Balasch J, 2015, IEEE INT SYMP ELEC, P246, DOI 10.1109/ISEMC.2015.7256167
   Bao CX, 2015, IEEE T COMPUT AID D, V34, P1577, DOI 10.1109/TCAD.2015.2424929
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Byeongju Cha, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P355, DOI 10.1109/ATS.2012.64
   Chen XM, 2017, IEEE T COMPUT AID D, V36, P1633, DOI 10.1109/TCAD.2016.2638442
   Chen Z, 2019, IEEE INTERNET THINGS, V6, P7061, DOI 10.1109/JIOT.2019.2914079
   Chongxi Bao, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P47, DOI 10.1109/ISQED.2014.6783305
   Esirci FN, 2017, DES AUT TEST EUROPE, P163, DOI 10.23919/DATE.2017.7926976
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Gonzalez RC, 2009, DIGITAL IMAGE PROCES, DOI 10.1117/1.3115362
   Hasegawa K, 2017, IEEE INT ON LINE, P227, DOI 10.1109/IOLTS.2017.8046227
   He J., 2018, IEICE ELECT EXP, V16
   He JJ, 2020, ASIA S PACIF DES AUT, P62, DOI 10.1109/ASP-DAC47756.2020.9045426
   He JJ, 2017, IEEE T VLSI SYST, V25, P2939, DOI 10.1109/TVLSI.2017.2727985
   Hou B, 2014, I C RELIABIL MAINTAI, P1039, DOI 10.1109/ICRMS.2014.7107361
   Huang YW, 2018, IEEE T INF FOREN SEC, V13, P2746, DOI 10.1109/TIFS.2018.2833059
   Jap D, 2016, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2016.7760768
   Jin YE, 2015, ELECTRONICS-SWITZ, V4, P763, DOI 10.3390/electronics4040763
   Kulkarni A, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P120, DOI 10.1109/HST.2016.7495568
   Lecomte M, 2017, IEEE T VLSI SYST, V25, P3317, DOI 10.1109/TVLSI.2016.2627525
   Li J, 2016, 2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P2790, DOI 10.1109/CompComm.2016.7925206
   Liu HF, 2017, IEEE T KNOWL DATA EN, V29, P1129, DOI 10.1109/TKDE.2017.2650229
   Liu Y, 2014, DES AUT CON
   Lysaght P, 2006, I C FIELD PROG LOGIC, P12
   MAITIAK, 2010, PHARMACOGENOMICS J, V10, P94, DOI DOI 10.1038/TPJ.2009.49
   Menichelli F, 2008, IEEE T DEPEND SECURE, V5, P164, DOI 10.1109/TDSC.2007.70234
   Moein S, 2015, 2015 TENTH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), P357, DOI 10.1109/ICCES.2015.7393075
   Narasimhan S., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P71, DOI 10.1109/HST.2011.5954999
   Örs SB, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P546, DOI 10.1109/ITCC.2004.1286711
   Park J, 1991, NEURAL COMPUT, V3, P246, DOI 10.1162/neco.1991.3.2.246
   Pino Y, 2014, INT TEST CONF P
   Rad R, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P3, DOI 10.1109/HST.2008.4559037
   Söll O, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P84, DOI 10.1109/HST.2014.6855574
   Stellari F, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2014.6855562
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tiri K, 2005, DES AUT CON, P228
   Wang SX, 2016, 2016 FIRST IEEE INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND THE INTERNET (ICCCI 2016), P400, DOI 10.1109/CCI.2016.7778952
   Xue H, 2018, IEEE T SEMICONDUCT M, V31, P2, DOI 10.1109/TSM.2017.2763088
   Yoshimura M, 2017, IEEE PAC RIM INT SYM, P221, DOI 10.1109/PRDC.2017.40
   Zhang Y, 2018, J ELECTRON TEST, V34, P305, DOI 10.1007/s10836-018-5715-z
NR 42
TC 6
Z9 7
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 6
DI 10.1145/3419105
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800006
DA 2024-07-18
ER

PT J
AU Ghosh, SK
   Sheriff, RCJ
   Jain, V
   Dey, S
AF Ghosh, Saurav Kumar
   Sheriff, Jaffer R. C.
   Jain, Vibhor
   Dey, Soumyajit
TI Reliable and Secure Design-Space-Exploration for Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design-space-exploration; system synthesis; real-time scheduling;
   quality-of-control; timed automata
AB Given the widespread deployment of cyber-physical systems and their safety-critical nature, reliability and security guarantees offered by such systems are of paramount importance. While the security of such systems against sensor attacks have garnered significant attention from researchers in recent times, improving the reliability of a control software implementation against transient environmental disturbances need to be investigated further. Scalable formal methods for verification of actual control performance guarantee offered by software implementations of control laws in the face of sensory faults have been explored in recent work [20]. However, the formal verification of the improvement of system reliability by incorporating sensor fault mitigation techniques like Kalman filtering [29] and sensor fusion [18, 52] remains to be explored. Moreover, system designers face complex tradeoff choices for deciding upon the usage of fault and attack mitigation techniques and scheduling them on available system resources as they incur extra computation load.
   In the present work, our contributions are threefold. We formally analyze the actual performance guarantee of control software implementations enabled with additional fault mitigation techniques. We consider task-level models of such implementations enabled with security and fault tolerance primitives and construct a timed automata-based model which checks for schedulability on heterogeneous multi-core platforms. We leverage these methodologies in the context of a novel Design-Space-Exploration (DSE) framework that considers target reliability and security guarantees for a control system and computes schedulable design options while considering well-known platform-level security improvement and fault mitigation techniques. We validate our contributions over several case studies from the automotive domain.
C1 [Ghosh, Saurav Kumar; Sheriff, Jaffer R. C.; Jain, Vibhor; Dey, Soumyajit] Indian Inst Technol Kharagpur, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Ghosh, SK (corresponding author), Indian Inst Technol Kharagpur, Kharagpur 721302, W Bengal, India.
EM sauray.kumar.ghosh@cse.iitkgp.ernet.in; jaf.sheriff@iitkgp.ac.in;
   jainkvibhor@gmail.com; soumya@cse.iitkgp.ernet.in
CR Abdeddaïm Y, 2006, THEOR COMPUT SCI, V354, P272, DOI 10.1016/j.tcs.2005.11.018
   Alimin AJ., 2010, INT J SIMULATION SYS, V11, P48
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   [Anonymous], 2011, P 20 USENIX SEC S SA
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Behrmann G, 2006, INT CONF QUANT EVAL, P125
   Bengtsson J., 1996, Hybrid Systems III. Verification and Control, P232, DOI 10.1007/BFb0020949
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Cardenas A., 2009, Challenges for Securing Cyber Physical Systems
   Chen B, 2013, AUTOMATICA, V49, P1748, DOI 10.1016/j.automatica.2013.02.014
   Crassidis J.L., 2011, OPTIMAL ESTIMATION D
   Cuoq Pascal, 2012, Software Engineering and Formal Methods. Proceedings of the 10th International Conference, SEFM 2012, P233, DOI 10.1007/978-3-642-33826-7_16
   De Loera JA, 2004, J SYMB COMPUT, V38, P1273, DOI 10.1016/j.jsc.2003.04.003
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Fearnley J, 2015, INFORM COMPUT, V243, P26, DOI 10.1016/j.ic.2014.12.004
   Fehnker A., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P280, DOI 10.1109/RTCSA.1999.811256
   Fersman E, 2006, THEOR COMPUT SCI, V354, P301, DOI 10.1016/j.tcs.2005.11.019
   Gan Q, 2001, IEEE T AERO ELEC SYS, V37, P273, DOI 10.1109/7.913685
   Ghosh S, 2017, ENCY ANIMAL COGNITIO, P1, DOI DOI 10.1109/PESGM.2017.8274162
   Ghosh SK, 2018, DES AUT TEST EUROPE, P1283, DOI 10.23919/DATE.2018.8342212
   Goswami D, 2014, INT SYMP INTEGR CIRC, P464, DOI 10.1109/ISICIR.2014.7029568
   Goswami D, 2014, IEEE T CONTR SYST T, V22, P2337, DOI 10.1109/TCST.2014.2301795
   Greenberg A, 2015, WIRED, V7, P21
   Guan N, 2007, 2007 IEEE INTERNATIONAL WORKSHOP ON ANTENNA TECHNOLOGY: SMALL AND SMART ANTENNAS, METAMATERIALS AND APPLICATIONS, P263, DOI 10.1109/IWAT.2007.370125
   Huang YH, 2013, LECT NOTES COMPUT SC, V8144, P165, DOI 10.1007/978-3-642-41202-8_12
   Jhumka A, 2005, DES AUT TEST EUROPE, P372, DOI 10.1109/DATE.2005.10
   JIANG L, 2013, RTNS, P109, DOI DOI 10.1016/B978-1-4557-2834-3.00006-9
   Jovanov Ilija, 2017, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), P163, DOI 10.1109/CDC.2017.8263660
   Kalman R E., 1960, J BASIC ENG, V82, P35, DOI DOI 10.1115/1.3662552
   Kerns AJ, 2014, J FIELD ROBOT, V31, P617, DOI 10.1002/rob.21513
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Langner Ralph, 2011, IEEE SECUR PRIV, V9, P3
   Lesi V, 2017, REAL TIM SYST SYMP P, P45, DOI 10.1109/RTSS.2017.00012
   Lesi V, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126518
   Lin CW, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2803174
   Mayhew D. M., 1999, THESIS
   MDA, 2020, MEASURE DATA ANALYZE
   Messner W. C., 1999, CONTROL TUTORIALS MA
   Mo Y., 2010, 1 WORKSH SEC CONTR S, P1
   Mo YL, 2009, ANN ALLERTON CONF, P911, DOI 10.1109/ALLERTON.2009.5394956
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Park J, 2016, EDUC PSYCHOL MEAS, V76, P824, DOI 10.1177/0013164415618240
   Pasqualetti F, 2015, IEEE EMBED SYST LETT, V7, P3, DOI 10.1109/LES.2014.2367100
   Pasqualetti F, 2015, IEEE CONTR SYST MAG, V35, P110, DOI 10.1109/MCS.2014.2364725
   Shoukry Y, 2013, LECT NOTES COMPUT SC, V8086, P55, DOI 10.1007/978-3-642-40349-1_4
   Slay J, 2008, INT FED INFO PROC, V253, P73, DOI 10.1007/978-0-387-75462-8_6
   Tang XD, 2007, AUTOMATICA, V43, P1869, DOI 10.1016/j.automatica.2007.03.019
   Teixeira A, 2015, AUTOMATICA, V51, P135, DOI 10.1016/j.automatica.2014.10.067
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Vadlamudi SG, 2014, IEEE T DEPEND SECURE, V11, P45, DOI 10.1109/TDSC.2013.23
   Xiao L, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P63
   Zheng BW, 2016, IEEE T COMPUT AID D, V35, P699, DOI 10.1109/TCAD.2016.2523937
NR 53
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2020
VL 19
IS 3
AR 21
DI 10.1145/3387927
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MN
UT WOS:000582627100007
DA 2024-07-18
ER

PT J
AU Ponugoti, M
   Milenkovic, A
AF Ponugoti, Mounika
   Milenkovic, Aleksandar
TI Enabling On-the-Fly Hardware Tracing of Data Reads in Multicores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time embedded systems; multicores; software testing and debugging;
   program tracing
ID DETERMINISTIC REPLAY; EXECUTION; SYSTEMS; SUPPORT
AB Software debugging is one of the most challenging aspects of embedded system development due to growing hardware and software complexity, limited visibility of system components, and tightening time-to-market. To find software bugs faster, developers often rely on on-chip trace modules with large buffers to capture program execution traces with minimum interference with program execution. However, the high volumes of trace data and the high cost of trace modules limit the visibility into the system operation to short program segments. This article introduces a new hardware/software technique for capturing and filtering read data value traces in multicores that enables a complete reconstruction of parallel program execution. The proposed technique exploits tracking of data reads in data caches and cache coherence protocol states to minimize the number of trace messages streamed out of the target platform to the software debugger. The effectiveness of the proposed technique is determined by analyzing the required trace port bandwidth and trace buffer sizes as a function of the data cache size and the number of processor cores. The results show that the proposed technique significantly reduces the required trace port bandwidth, from 12.2 to 73.9 times, when compared to the Nexus-like read data value tracing, thus enabling continuous on-the-fly data tracing at modest hardware cost.
C1 [Ponugoti, Mounika; Milenkovic, Aleksandar] Univ Alabama, Dept Elect & Comp Engn, 301 Sparkman Dr, Huntsville, AL 35899 USA.
C3 University of Alabama System; University of Alabama Huntsville
RP Ponugoti, M (corresponding author), Univ Alabama, Dept Elect & Comp Engn, 301 Sparkman Dr, Huntsville, AL 35899 USA.
EM mp0046@uah.edu; milenka@uah.edu
RI Ponugoti, Mounika/AAJ-4886-2020; Milenkovic, Aleksandar/C-5593-2011
OI Milenkovic, Aleksandar/0000-0002-9359-4594
FU National Science Foundation [1205439, 1217470]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [1217470]
   Funding Source: National Science Foundation; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1205439]
   Funding Source: National Science Foundation
FX This material is based upon work supported in part by the National
   Science Foundation under Grants No. 1205439 and 1217470. Any opinions,
   findings, and conclusions or recommendations expressed in this material
   are those of the authors and do not necessarily reflect the views of the
   National Science Foundation.
CR [Anonymous], 2002, RTI PROJECT
   [Anonymous], 2012, NEX 5001 FOR STAND G
   [Anonymous], 2012, COMPUTER ARCHITECTUR
   [Anonymous], 2005, FREESCALE MPC565 REF
   Arm, 2018, ARM EMB TRAC MACR AR
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Burrows M., 1994, Algorithm, Data Compression, DOI 10.1.1.37.6774
   Campbell James, 2017, REAL TIME TRACE BETT
   Chen YJ, 2010, CONF PROC INT SYMP C, P187, DOI 10.1145/1816038.1815985
   Hochberger C, 2008, PR IEEE COMP DESIGN, P356, DOI 10.1109/ICCD.2008.4751885
   Hopkins ABT, 2006, IEEE T COMPUT, V55, P174, DOI 10.1109/TC.2006.22
   Intel, 2018, NIOS 2 PROC REF GUID
   Intel, 2016, INT 64 IA 32 ARCH C
   Kai-Uwe Irrgang, 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI 10.1109/FPL.2015.7294006
   Kao CF, 2007, IEEE T CIRCUITS-I, V54, P530, DOI 10.1109/TCSI.2006.887613
   Kornaros G, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442088
   Martin Felix, 2017, HARDWARE TRACING EMB, DOI [10.4271/2017-01-1679, DOI 10.4271/2017-01-1679]
   Mayer A, 2007, COMPUTER, V40, P76, DOI 10.1109/MC.2007.118
   Mihajlovic B, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2766449
   Milenkovic A, 2011, IEEE T COMPUT, V60, P992, DOI 10.1109/TC.2010.146
   MIPS Technologies, 2012, MIPS PDTRACE SPEC
   Montesinos P, 2008, CONF PROC INT SYMP C, P289, DOI 10.1109/ISCA.2008.36
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   Orme W., 2008, DEBUG TRACE MULTICOR
   Ponugoti M, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968507
   Ponugoti M, 2016, PR IEEE COMP DESIGN, P312, DOI 10.1109/ICCD.2016.7753295
   Sharma SD, 2016, J ENG-JOE, DOI 10.1049/joe.2016.0127
   Stollon N., 2006, Proceedings of the Design Conference International Engineering Consortium, Santa Clara, CA, USA, V1, P805
   Tewar AK, 2015, J SYST ARCHITECT, V61, P601, DOI 10.1016/j.sysarc.2015.07.005
   Thane H, 2000, EUROMICRO, P265, DOI 10.1109/EMRTS.2000.854015
   Ubal R, 2012, INT CONFER PARA, P335
   Uzelac V, 2014, IEEE T COMPUT, V63, P1008, DOI 10.1109/TC.2012.267
   Uzelac V, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465799
   Uzelac V, 2009, DES AUT CON, P738
   Williams-Tripp M, 2012, SCI WORLD J, DOI 10.1100/2012/612965
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu M, 2003, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.2003.1206994
   Xu M, 2006, ACM SIGPLAN NOTICES, V41, P49, DOI 10.1145/1168918.1168865
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 39
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 34
DI 10.1145/3322642
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100006
DA 2024-07-18
ER

PT J
AU Ballabriga, C
   Forget, J
   Lipari, G
AF Ballabriga, Clement
   Forget, Julien
   Lipari, Giuseppe
TI Symbolic WCET Computation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Worst-case execution time; symbolic evaluation
AB Parametric Worst-case execution time (WCET) analysis of a sequential program produces a formula that represents the worst-case execution time of the program, where parameters of the formula are user-defined parameters of the program (as loop bounds, values of inputs, or internal variables, etc).
   In this article we propose a novel methodology to compute the parametric WCET of a program. Unlike other algorithms in the literature, our method is not based on Integer Linear Programming (ILP). Instead, we follow an approach based on the notion of symbolic computation of WCET formulae. After explaining our methodology and proving its correctness, we present a set of experiments to compare our method against the state of the art. We show that our approach dominates other parametric analyses and produces results that are very close to those produced by non-parametric ILP-based approaches, while keeping very good computing time.
C1 [Ballabriga, Clement; Forget, Julien; Lipari, Giuseppe] Univ Lille, CNRS, Cent Lille, CRIStAL,UMR 9189, Batiment M3 Extens,Ave Carl Gauss, F-59655 Villeneuve Dascq, France.
C3 Universite de Lille; Centrale Lille; Centre National de la Recherche
   Scientifique (CNRS)
RP Ballabriga, C (corresponding author), Univ Lille, CNRS, Cent Lille, CRIStAL,UMR 9189, Batiment M3 Extens,Ave Carl Gauss, F-59655 Villeneuve Dascq, France.
EM clement.ballabriga@univ-lille.fr; julien.forget@univ-lille.fr;
   giuseppe.lipari@univ-lille.fr
RI Lipari, Giuseppe/E-7761-2010
OI Lipari, Giuseppe/0000-0002-7544-5309
CR Baader Franz, 1998, TERM REWRITING ALL
   Ballabriga C, 2010, LECT NOTES COMPUT SC, V6399, P35, DOI 10.1007/978-3-642-16256-5_6
   Ballabriga Clement, 2009, P 9 INT WORKSH WORST, V10, P1
   Berkelaar M., 2004, IP SOLVE 5 5 OPEN SO
   Biere A., 2013, OpenAccess Series in Informatics (OASIcs), V30, P53, DOI [10.4230/OASIcs.WCET.2013.53, DOI 10.4230/OASICS.WCET.2013.53]
   Bygde S, 2009, IEEE INT CONF EMBED, P13, DOI 10.1109/RTCSA.2009.9
   Cohen J. S., 2002, AK PETERS SERIES, V1
   Colin Antoine, 2002, P 15 EUR REAL TIM SY
   Duc-Hiep Chu, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P319
   FEAUTRIER P, 1988, RAIRO-RECH OPER, V22, P243
   Ferdinand C, 1999, SCI COMPUT PROGRAM, V35, P163, DOI 10.1016/S0167-6423(99)00010-6
   Hecht MatthewS., 1972, Proceedings of the fourth annual ACM symposium on Theory of computing, STOC '72, P238
   Janssen J, 1997, ACM T PROGR LANG SYS, V19, P1031, DOI 10.1145/267959.269971
   Li YTS, 1995, IEEE REAL TIME, P298, DOI 10.1109/REAL.1995.495219
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   LIM SS, 1995, IEEE T SOFTWARE ENG, V21, P593, DOI 10.1109/32.392980
   Mohaghegh SD, 2005, Proceedings of the 2005 IEEE International Conference on Computational Intelligence for Measurement Systems and Applications, P232
   Rochange C, 2009, LECT NOTES COMPUT SC, V5470, P222, DOI 10.1007/978-3-642-00904-4_12
   Wei T, 2007, LECT NOTES COMPUT SC, V4634, P170
   Wilhelm S., 2009, P 7 ACM INT C EMBEDD, P137, DOI [10.1145/1629335.1629354, DOI 10.1145/1629335.1629354]
   Yakdan Khaled, 2015, P NETW DISTR SYST SE
   [No title captured]
NR 22
TC 4
Z9 5
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 39
DI 10.1145/3147413
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Liang, LH
   Melham, T
   Kroening, D
   Schrammel, P
   Tautschnig, M
AF Liang, Lihao
   Melham, Tom
   Kroening, Daniel
   Schrammel, Peter
   Tautschnig, Michael
TI Effective Verification for Low-Level Software with Competing Interrupts
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Interrupt-driven software; interrupts; concurrency; model checking;
   program instrumentation; symbolic execution
AB Interrupt-driven software is difficult to test and debug, especially when interrupts can be nested and subject to priorities. Interrupts can arrive at arbitrary times, leading to an exponential blow-up in the number of cases to consider. We present a new formal approach to verifying interrupt-driven software based on symbolic execution. The approach leverages recent advances in the encoding of the execution traces of interacting, concurrent threads. We assess the performance of our method on benchmarks drawn from embedded systems code and device drivers, and experimentally compare it to conventional approaches that use source-to-source transformations. Our results show that our method significantly outperforms these techniques. To the best of our knowledge, our work is the first to demonstrate effective verification of low-level embedded software with nested interrupts.
C1 [Liang, Lihao; Melham, Tom; Kroening, Daniel] Univ Oxford, Dept Comp Sci, Wolfson Bldg,Pk Rd, Oxford OX1 3QD, England.
   [Schrammel, Peter] Univ Sussex, Sch Engn & Informat, Brighton BN1 9QT, E Sussex, England.
   [Tautschnig, Michael] Queen Mary Univ London, Sch Elect Engn & Comp Sci, Mile End Rd, London E1 4NS, England.
C3 University of Oxford; University of Sussex; University of London; Queen
   Mary University London
RP Liang, LH (corresponding author), Univ Oxford, Dept Comp Sci, Wolfson Bldg,Pk Rd, Oxford OX1 3QD, England.
EM lihao.liang@cs.ox.ac.uk; tom.melham@cs.ox.ac.uk;
   daniel.kroening@cs.ox.ac.uk; p.schrammel@sussex.ac.uk;
   michael.tautschnig@qmul.ac.uk
RI Schrammel, Peter/AAJ-9990-2021
OI Schrammel, Peter/0000-0002-5713-1381; Kroening,
   Daniel/0000-0002-6681-5283
FU EPSRC [EP/H017585/1]; VeTeSS: Verification and Testing to Support
   Functional Safety Standards, Artemis Joint Undertaking [295311]; ERC
   project [280053]; H2020 FET OPEN [712689 SC2]; SRC [2012-TJ-2269,
   2016-CT-2707]; EPSRC [EP/H017585/1] Funding Source: UKRI
FX This work is supported by EPSRC EP/H017585/1, a gift from Intel
   Corporation for research on Effective Validation of Firmware, by VeTeSS:
   Verification and Testing to Support Functional Safety Standards, Artemis
   Joint Undertaking 295311, ERC project 280053 "CPROVER", the H2020 FET
   OPEN 712689 SC<SUP>2</SUP> and SRC contracts no. 2012-TJ-2269 and
   2016-CT-2707.
CR Albarghouthi Aws, 2012, Computer Aided Verification. Proceedings 24th International Conference, CAV 2012, P672, DOI 10.1007/978-3-642-31424-7_48
   Albarghouthi A, 2012, LECT NOTES COMPUT SC, V7460, P300, DOI 10.1007/978-3-642-33125-1_21
   Albarghouthi A, 2012, LECT NOTES COMPUT SC, V7214, P157, DOI 10.1007/978-3-642-28756-5_12
   Albarghouthi A, 2012, LECT NOTES COMPUT SC, V7148, P39, DOI 10.1007/978-3-642-27940-9_4
   Alglave Jade, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P141, DOI 10.1007/978-3-642-39799-8_9
   Alglave J, 2012, FORM METHOD SYST DES, V40, P170, DOI 10.1007/s10703-011-0135-z
   [Anonymous], 2007, P 22 IEEE ACM INT C, DOI [DOI 10.1145/1321631.1321719, 10.1145/1321631.1321719]
   [Anonymous], THESIS
   [Anonymous], 2001, MODEL CHECKING
   Bucur D, 2011, J SYST SOFTWARE, V84, P1693, DOI 10.1016/j.jss.2011.04.054
   Chou Andy, 2001, SOSP, P73, DOI 10.1145/502034.502042
   Clarke E, 2005, LECT NOTES COMPUT SC, V3440, P570
   Clarke E., 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451), P368
   Clarke E, 2004, LECT NOTES COMPUT SC, V2988, P168, DOI 10.1007/978-3-540-24730-2_15
   Clarke E., 2000, Computer Aided Verification, P154
   Dangl M., 2015, LNCS, P423, DOI [DOI 10.1007/978-3-662-46681-0_34, 10.1007/978-3-662-46681-0_34]
   GODEFROID P, 1992, LECT NOTES COMPUT SC, V575, P332
   Gupta A, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P331, DOI 10.1145/1926385.1926424
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Inverso O, 2015, IEEE INT CONF AUTOM, P807, DOI 10.1109/ASE.2015.108
   Katz Shmuel, 1988, P WORKSH LIN TIM BRA
   Kidd N, 2010, LECT NOTES COMPUT SC, V6349, P245
   Lamport L, 1997, IEEE T COMPUT, V46, P779, DOI 10.1109/12.599898
   Li CX, 2013, IEEE EMBED SYST LETT, V5, P50, DOI 10.1109/LES.2013.2276434
   Liu H, 2016, LECT NOTES COMPUT SC, V9995, P764, DOI 10.1007/978-3-319-48989-6_48
   McMillan KL, 2006, LECT NOTES COMPUT SC, V4144, P123
   Morse J., 2014, TACAS, V8413, P405
   Ouadjaout A, 2016, J SYST SOFTWARE, V120, P114, DOI 10.1016/j.jss.2016.07.030
   Palix N, 2011, ACM SIGPLAN NOTICES, V46, P305, DOI 10.1145/1961296.1950401
   Peled D., 1994, Computer Aided Verification. 6th International Conference, CAV '94. Proceedings, P377
   Popeea C, 2013, LECT NOTES COMPUT SC, V7795, P633, DOI 10.1007/978-3-642-36742-7_51
   Regehr J, 2007, ELECTRON NOTES THEOR, V174, P139, DOI 10.1016/j.entcs.2007.04.002
   Schlich B., 2009, HARDWARE SOFTWARE VE, P5, DOI DOI 10.1007/978-3-642-19237-1_
   Schwarz MD, 2014, LECT NOTES COMPUT SC, V8318, P21, DOI 10.1007/978-3-642-54013-4_2
   Shved P, 2012, LECT NOTES COMPUT SC, V7214, P525, DOI 10.1007/978-3-642-28756-5_39
   Sinha N, 2010, PROCEEDINGS OF THE ASME TURBO EXPO 2010, VOL 1, P47
   Sinha N, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P423, DOI 10.1145/1926385.1926433
   Vörtler T, 2015, IEEE INT SYMP DESIGN, P295, DOI 10.1109/DDECS.2015.59
   Wachter B, 2013, 2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), P210
   Xueguang Wu, 2013, 2013 IEEE Seventh International Conference on Software Security and Reliability Companion (SERE-C), P204, DOI 10.1109/SERE-C.2013.33
NR 40
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
DI 10.1145/3147432
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500008
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Gu, XZ
   Easwaran, A
AF Gu, Xiaozhe
   Easwaran, Arvind
TI Efficient Schedulability Test for Dynamic-Priority Scheduling of
   Mixed-Criticality Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Demand bound function; mixed-criticality system
ID SPORADIC TASK SYSTEMS; ALGORITHM; DEMAND
AB Systems in many safety-critical application domains are subject to certification requirements. In such a system, there are typically different applications providing functionalities that have varying degrees of criticality. Consequently, the certification requirements for functionalities at these different criticality levels are also varying, with very high levels of assurance required for a highly critical functionality, whereas relatively low levels of assurance are required for a less critical functionality. Considering the timing assurance given to various applications in the form of guaranteed budgets within deadlines, a theory of real-time scheduling for such multi-criticality systems has been recently under development. In particular, an algorithm called Earliest Deadline First with Virtual Deadlines (EDF-VD) has shown a lot of promise for systems with two criticality levels, especially in terms of practical performance demonstrated through experiment results. In this article, we design a new schedulability test for EDF-VD that extends these performance benefits to multi-criticality systems. We propose a new test based on demand bound functions and also present a novel virtual deadline assignment strategy. Through extensive experiments, we show that the proposed technique significantly outperforms existing strategies for a variety of generic real-time systems.
C1 [Gu, Xiaozhe; Easwaran, Arvind] Nanyang Technol Univ, Sch Comp Sci & Engn, Nanyang Ave, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Gu, XZ (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, Nanyang Ave, Singapore 639798, Singapore.
EM guxi0002@e.ntu.edu.sg; arvinde@ntu.edu.sg
RI Easwaran, Arvind/X-3093-2019
OI Easwaran, Arvind/0000-0002-9628-3847; Gu, Xiaozhe/0000-0001-7948-7672
FU Ministry of Education, Singapore, Tier-1 grant [RG21/13]; Ministry of
   Education, Singapore, Tier-2 grant [ARC9/14]; SCSE, NTU, Singapore
FX This work was funded in part by the Ministry of Education, Singapore,
   Tier-1 grant #RG21/13 and Tier-2 grant #ARC9/14, and by the
   Start-Up-Grant from SCSE, NTU, Singapore.
CR [Anonymous], 2008, ARINC653
   [Anonymous], DEADLINE SCHEDULING
   [Anonymous], 2007, RTSS
   [Anonymous], 1983, THESIS
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S., 2012, ECRTS
   Baruah S., 2011, P EUR S ALG ESA
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Baruah S, 2011, LECT NOTES COMPUT SC, V6652, P174, DOI 10.1007/978-3-642-21338-0_13
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   BATE L, 2015, 27 EUROMICRO C REAL, P259, DOI DOI 10.1109/ECRTS.2015.30
   Bate L, 2015, EUROMICRO, P259, DOI 10.1109/ECRTS.2015.30
   Burns A, 2015, EUROMICRO, P3, DOI 10.1109/ECRTS.2015.8
   Dd Y., 1991, OPTIMAL PRIORITY ASS
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Fleming T., 2013, THESIS
   Gu XZ, 2015, EUROMICRO, P13, DOI 10.1109/ECRTS.2015.9
   Huang Pengcheng, 2013, P 2013 IEEE 18 C EM, P1, DOI [DOI 10.1155/2013/376123, 10.1109/ETFA.2013.6647967, DOI 10.1109/ETFA.2013.6647967]
   Huang Pengcheng, 2014, P ASIA S PAC DES AUT
   Li HH, 2010, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2010.18
   Su H, 2013, DES AUT TEST EUROPE, P147
   Taeju Park, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P253
NR 27
TC 1
Z9 1
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 24
DI 10.1145/3105922
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100024
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Xu, C
   Liang, W
   Yu, HB
AF Xu, Chi
   Liang, Wei
   Yu, Haibin
TI Green-Energy-Powered Cognitive Radio Networks: Joint Time and Power
   Allocation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cognitive radio networks; resource allocation; green energy; energy
   harvesting; throughput
ID THROUGHPUT MAXIMIZATION; RESOURCE-ALLOCATION; OPTIMIZATION
AB This article studies a green-energy-powered cognitive radio network (GCRN) in an underlay paradigm, wherein multiple battery-free secondary users (SUs) capture both the spectrum and the energy of primary users (PUs) to communicate with an access point (AP). By time division multiple access, each SU transmits data to AP in the allocated time and harvests energy from the RF signals of PUs otherwise, all in the same licensed spectrum concurrently with PUs. Thus, the transmit power of each SU is jointly constrained by the peak interference power at PU and the harvested energy of SU. With the formulated green coexistence paradigm, we investigate the sum-throughput maximization problem with respect to time and power allocation, which is non-convex. To obtain the optimal resource allocation, we propose a joint optimal time and power allocation (JOTPA) algorithm that first transforms the original problem into a convex optimization problem with respect to time and energy allocation, and then solve it by iterative Lagrange dual decomposition. To comprehensively evaluate the performance of the GCRN with JOTPA, we deploy the GCRN in three typical scenarios and compare JOTPA with the equal time and optimal power allocation (ETOPA) algorithm. Extensive simulations show that the deployment of the GCRN significantly influences the throughput performance and JOTPA outperforms ETOPA under all considered scenarios.
C1 [Xu, Chi; Liang, Wei; Yu, Haibin] Chinese Acad Sci, Shenyang Inst Automat, State Key Lab Robot, Shenyang 110016, Liaoning, Peoples R China.
   [Xu, Chi; Liang, Wei; Yu, Haibin] Chinese Acad Sci, Shenyang Inst Automat, Key Lab Networked Control Syst, Shenyang 110016, Liaoning, Peoples R China.
   [Xu, Chi] Univ Chinese Acad Sci, Beijing 100049, Peoples R China.
C3 Chinese Academy of Sciences; Shenyang Institute of Automation, CAS;
   Chinese Academy of Sciences; Shenyang Institute of Automation, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Liang, W; Yu, HB (corresponding author), Chinese Acad Sci, Shenyang Inst Automat, State Key Lab Robot, Shenyang 110016, Liaoning, Peoples R China.; Liang, W; Yu, HB (corresponding author), Chinese Acad Sci, Shenyang Inst Automat, Key Lab Networked Control Syst, Shenyang 110016, Liaoning, Peoples R China.
EM xuchi@sia.cn; weiliang@sia.cn; yhb@sia.cn
RI Xu, Chi/H-9523-2018; Yu, Hai-Bin/AGE-8596-2022
OI Xu, Chi/0000-0001-7389-5763; Yu, Hai-Bin/0000-0003-0645-0187
FU National Natural Science Foundation of China [61233007, 61533015,
   71661147005]
FX This work was supported by the National Natural Science Foundation of
   China under Grant 61233007, Grant 61533015, and Grant 71661147005.
CR [Anonymous], 2016, P IEEE 83 VEH TECHN
   [Anonymous], 2016, MATH PROBL ENG, DOI [DOI 10.1155/2016/2968484, DOI 10.1016/J.CYT0.2016.01.016]
   Bi SZ, 2015, IEEE COMMUN MAG, V53, P117, DOI 10.1109/MCOM.2015.7081084
   Boyd S., 2004, CONVEX OPTIMIZATION
   Chung W, 2014, IEEE T WIREL COMMUN, V13, P2601, DOI 10.1109/TWC.2014.032514.130637
   Corless RM, 1996, ADV COMPUT MATH, V5, P329, DOI 10.1007/BF02124750
   Goldsmith A, 2009, P IEEE, V97, P894, DOI 10.1109/JPROC.2009.2015717
   Hadzi-Velkov Z, 2016, IEEE SIGNAL PROC LET, V23, P50, DOI 10.1109/LSP.2015.2500340
   He P, 2015, IEEE ICC, P92, DOI 10.1109/ICC.2015.7248304
   Huang J, 2006, MOBILE NETW APPL, V11, P405, DOI 10.1007/s11036-006-5192-y
   Huang XQ, 2015, IEEE COMMUN SURV TUT, V17, P827, DOI 10.1109/COMST.2014.2387697
   Jangsher S, 2015, IEEE J SEL AREA COMM, V33, P482, DOI 10.1109/JSAC.2015.2391916
   Ju H, 2014, IEEE T COMMUN, V62, P3528, DOI 10.1109/TCOMM.2014.2359878
   Ju H, 2014, IEEE T WIREL COMMUN, V13, P418, DOI 10.1109/TWC.2013.112513.130760
   Kang X, 2015, IEEE T WIREL COMMUN, V14, P5539, DOI 10.1109/TWC.2015.2439673
   Kang X, 2011, IEEE J SEL AREA COMM, V29, P374, DOI 10.1109/JSAC.2011.110210
   Lee S, 2013, IEEE T WIREL COMMUN, V12, P4788, DOI 10.1109/TWC.2013.072613.130323
   Liang YC, 2008, IEEE T WIREL COMMUN, V7, P1326, DOI 10.1109/TWC.2008.060869
   Liu R., 2010, Proc. IEEE INFOCOM'10, P1
   Lohani S, 2016, IEEE T WIREL COMMUN, V15, P1851, DOI 10.1109/TWC.2015.2496943
   Rakovic V, 2015, IEEE ICC, P7689, DOI 10.1109/ICC.2015.7249556
   Seunghyun Lee, 2015, IEEE Transactions on Cognitive Communications and Network, V1, P335, DOI 10.1109/TCCN.2015.2508028
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Usman M, 2014, IEEE SENS J, V14, P3164, DOI 10.1109/JSEN.2014.2324565
   Wang XJ, 2012, ADV METEOROL, V2012, DOI 10.1155/2012/505613
   Wang Y, 2015, PERVASIVE MOB COMPUT, V22, P33, DOI 10.1016/j.pmcj.2015.06.001
   Wu Y, 2009, IEEE INFOCOM SER, P981, DOI 10.1109/INFCOM.2009.5062009
   Xu C, 2017, IEEE T WIREL COMMUN, V16, P3561, DOI 10.1109/TWC.2017.2684125
   Xu C, 2016, IEEE COMMUN LETT, V20, P1148, DOI 10.1109/LCOMM.2016.2547985
   Yin SX, 2017, IEEE COMMUN LETT, V21, P128, DOI 10.1109/LCOMM.2016.2613537
   Yin SX, 2015, IEEE J SEL AREA COMM, V33, P407, DOI 10.1109/JSAC.2015.2391712
   Yu Gu, 2014, ACM T EMBED COMPUT S, V13
   Zheng M, 2016, ELECTRON LETT, V52, DOI 10.1049/el.2015.4418
NR 33
TC 9
Z9 10
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 13
DI 10.1145/3092949
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, XW
   Lu, ZH
   Liu, S
   Chen, SM
AF Chen, Xiaowen
   Lu, Zhonghai
   Liu, Sheng
   Chen, Shuming
TI Round-trip DRAM Access Fairness in 3D NoC-based Many-core Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE 3D Networks-on-Chip (NoC); DRAM access fairness; DRAM scheduling;
   round-trip
ID NETWORKS-ON-CHIP; PERFORMANCE; ARCHITECTURE; CMOS
AB In 3D NoC-based many-core systems, DRAM accesses behave differently due to their different communication distances and the latency gap of different DRAM accesses becomes bigger as the network size increases, which leads to unfair DRAM access performance among different nodes. This phenomenon may lead to high latencies for some DRAM accesses that become the performance bottleneck of the system. The paper addresses the DRAM access fairness problem in 3D NoC-based many-core systems by narrowing the latency difference of DRAM accesses as well as reducing the maximum latency. Firstly, the latency of a round-trip DRAM access is modeled and the factors causing DRAM access latency difference are discussed in detail. Secondly, the DRAM access fairness is further quantitatively analyzed through experiments. Thirdly, we propose to predict the network latency of round-trip DRAM accesses and use the predicted round-trip DRAM access time as the basis to prioritize the DRAM accesses in DRAM interfaces so that the DRAM accesses with potential high latencies can be transferred as early and fast as possible, thus achieving fair DRAM access. Experiments with synthetic and application workloads validate that our approach can achieve fair DRAM access and outperform the traditional First-Come-First-Serve (FCFS) scheduling policy and the scheduling policies proposed by reference [7] and [24] in terms of maximum latency, Latency Standard Deviation (LSD) 1 and speedup. In the experiments, the maximum improvement of the maximum latency, LSD, and speedup are 12.8%, 6.57%, and 8.3% respectively. Besides, our proposal brings very small extra hardware overhead (< 0.6%) in comparison to the three counterparts.
C1 [Chen, Xiaowen] Natl Univ Def Technol, KTH Royal Inst Technol, Changsha, Hunan, Peoples R China.
   [Chen, Xiaowen; Lu, Zhonghai] KTH Royal Inst Technol, Dept Elect, Stockholm, Sweden.
   [Chen, Xiaowen; Liu, Sheng; Chen, Shuming] Natl Univ Def Technol, Coll Comp, Changsha, Hunan, Peoples R China.
C3 National University of Defense Technology - China; Royal Institute of
   Technology; National University of Defense Technology - China
RP Lu, ZH (corresponding author), KTH Royal Inst Technol, Dept Elect, Stockholm, Sweden.
EM xwchen@nudt.edu.cn; zhonghai@kth.se; liusheng83@nudt.edu.cn;
   smchen@nudt.edu.cn
RI Chen, Shuming/Q-1147-2018; Lu, Zhonghai/AAP-2154-2020
OI Lu, Zhonghai/0000-0003-0061-3475
FU National Natural Science Foundation of China [61502508]; Hunan Natural
   Science Foundation of China [2015JJ3017]; Cooperative Innovation Center
   of high-performance computing
FX This work is supported by the National Natural Science Foundation of
   China (No. 61502508), the Hunan Natural Science Foundation of China (No.
   2015JJ3017), and the Cooperative Innovation Center of high-performance
   computing.
CR Abts D, 2009, CONF PROC INT SYMP C, P451, DOI 10.1145/1555815.1555810
   Chen SM, 2014, IEEE MICRO, V34, P63
   Cuppu V, 1999, CONF PROC INT SYMP C, P222, DOI [10.1109/ISCA.1999.765953, 10.1145/307338.300998]
   Dae Hyun Kim, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P188, DOI 10.1109/ISSCC.2012.6176969
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Daneshtalab M, 2013, DES AUT TEST EUROPE, P1048
   Dongki Kim, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P257, DOI 10.1109/NOCS.2010.36
   Dreslinski RG, 2013, IEEE MICRO, V33, P8, DOI 10.1109/MM.2013.4
   Fick D., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P190, DOI 10.1109/ISSCC.2012.6176970
   Fick D, 2013, IEEE J SOLID-ST CIRC, V48, P104, DOI 10.1109/JSSC.2012.2222814
   Guangfei Zhang, 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P174, DOI 10.1109/ISPA.2012.31
   Jacob P, 2009, P IEEE, V97, P108, DOI 10.1109/JPROC.2008.2007472
   Jang WY, 2011, IEEE T COMPUT AID D, V30, P1521, DOI 10.1109/TCAD.2011.2160176
   Jang WY, 2010, IEEE T COMPUT AID D, V29, P1572, DOI 10.1109/TCAD.2010.2061251
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Peh Li-Shiuan., 2009, On-Chip Networks
   Pimpalkhute T, 2014, I CONF VLSI DESIGN, P234, DOI 10.1109/VLSID.2014.47
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Samsung Electronics, 2015, DDR 1 2 3 DEV OP TIM
   Sharifi A, 2012, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2012.35
   Synopsys Company, 2017, DES DDR IP SOL
   Wordeman M., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P186, DOI 10.1109/ISSCC.2012.6176968
   Yuan George L., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P34, DOI 10.1145/1669112.1669119
   Zhang Y, 2014, IEEE INT SYMP CIRC S, P1961, DOI 10.1109/ISCAS.2014.6865546
   Zhang Y, 2014, MICROPROCESS MICROSY, V38, P415, DOI 10.1016/j.micpro.2014.03.007
NR 28
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 162
DI 10.1145/3126561
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800045
DA 2024-07-18
ER

PT J
AU Papagiannopoulou, D
   Marongiu, A
   Moreshet, T
   Herlihy, M
   Bahar, RI
AF Papagiannopoulou, Dimitra
   Marongiu, Andrea
   Moreshet, Tali
   Herlihy, Maurice
   Bahar, R. Iris
TI Edge-TM: Exploiting Transactional Memory for Error Tolerance and Energy
   Efficiency
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy efficiency; Error Tolerance; Reliability; Variability;
   Transactional Memory
ID PROCESSOR
AB Scaling of semiconductor devices has enabled higher levels of integration and performance improvements at the price of making devices more susceptible to the effects of static and dynamic variability. Adding safety margins (guardbands) on the operating frequency or supply voltage prevents timing errors, but has a negative impact on performance and energy consumption. We propose Edge-TM, an adaptive hardware/software error management policy that (i) optimistically scales the voltage beyond the edge of safe operation for better energy savings and (ii) works in combination with a Hardware Transactional Memory (HTM)-based error recovery mechanism. The policy applies dynamic voltage scaling (DVS) (while keeping frequency fixed) based on the feedback provided by HTM, which makes it simple and generally applicable. Experiments on an embedded platform show our technique capable of 57% energy improvement compared to using voltage guardbands and an extra 21-24% improvement over existing state-of-the-art error tolerance solutions, at a nominal area and time overhead.
C1 [Papagiannopoulou, Dimitra] Univ Massachusetts Lowell, Dept Elect & Comp Engn, Lowell, MA 01854 USA.
   [Marongiu, Andrea] Swiss Fed Inst Technol, Dept Informat Technol & Elect Engn, CH-8092 Zurich, Switzerland.
   [Moreshet, Tali] Boston Univ, Coll Engn, Boston, MA 02215 USA.
   [Herlihy, Maurice] Brown Univ, Dept Comp Sci, Providence, RI 02912 USA.
   [Bahar, R. Iris] Brown Univ, Sch Engn, Providence, RI 02912 USA.
C3 University of Massachusetts System; University of Massachusetts Lowell;
   Swiss Federal Institutes of Technology Domain; ETH Zurich; Boston
   University; Brown University; Brown University
RP Papagiannopoulou, D (corresponding author), Univ Massachusetts Lowell, Dept Elect & Comp Engn, Lowell, MA 01854 USA.
EM dimitra_papagiannopoulou@alumni.brown.edu; a.marongiu@iis.ee.ethz.ch;
   talim@bu.edu; maurice_herlihy@brown.edu; iris_bahar@brown.edu
RI Marongiu, Andrea/HLV-8590-2023; PAPAGIANNOPOULOU, DIMITRA/HOF-8534-2023;
   Bahar, Ruth Iris/JCO-5572-2023
OI Bahar, Ruth Iris/0000-0001-6927-8527
FU NSF [CSR-1319095, CSR-1519576]; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1319095] Funding
   Source: National Science Foundation
FX This work is supported in part by NSF under Grants CSR-1319095 and
   CSR-1519576.
CR Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2011, IEEE J SOLID-ST CIRC, V46, P194, DOI 10.1109/JSSC.2010.2089657
   Chaix F., 2011, 2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011), P55, DOI 10.1109/IOLTS.2011.5993811
   Constantinescu C, 2008, P REL MAINT S, P372
   Das S, 2006, IEEE J SOLID-ST CIRC, V41, P792, DOI 10.1109/JSSC.2006.870912
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   Dighe S, 2011, IEEE J SOLID-ST CIRC, V46, P184, DOI 10.1109/JSSC.2010.2080550
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Fojtik M, 2013, IEEE J SOLID-ST CIRC, V48, P66, DOI 10.1109/JSSC.2012.2220912
   Herlihy M., 1993, INT S COMPUTER ARCHI, DOI DOI 10.1145/165123.165164
   Hong SY, 2010, ADV METEOROL, V2010, DOI 10.1155/2010/707253
   Intel, 2009, VOLT REG MOD ENT VOL
   Kahng AB, 2010, DES AUT CON, P825, DOI 10.1109/ASPDAC.2010.5419690
   Kleeberger VB, 2014, DES AUT CON, DOI 10.1145/2593069.2596694
   Lai Liangzhen and Puneet Gupta, 2014, TECHNICAL REPORT
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Narayanan S., 2009, SELSE
   OpenMP, 2017, OPENMP APPL PROGR IN
   Papagiannopoulou D., 2015, P 25 GREAT LAK S VLS, P9
   Papagiannopoulou D, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P99, DOI 10.1109/SAMOS.2014.6893200
   Patel J., 2008, CMOS process variations: A critical operation point hypothesis
   Paterna F, 2012, IEEE T COMPUT, V61, P939, DOI 10.1109/TC.2011.127
   Rahimi A, 2014, IEEE J EM SEL TOP C, V4, P216, DOI 10.1109/JETCAS.2014.2315883
   Rossi D., 2015, HOT CHIPS
   Rossi D., 2016, COOL CHIPS
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   Sartori J., 2010, ACM/IEEE GLSVLSI, P209
   Tschanz J, 2009, SYMP VLSI CIRCUITS, P112
   Wamhoff JT, 2013, LECT NOTES COMPUT SC, V8255, P1, DOI 10.1007/978-3-319-03089-0_1
   Wells Philip M., 2008, ASPLOS
   Yalcin G, 2013, DES AUT TEST EUROPE, P220
   Yalcin G, 2014, EUROMICRO WORKSHOP P, P248, DOI 10.1109/PDP.2014.61
   Yalcin Gulay, 2013, COMPUTING FRONTIERS
NR 33
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 153
DI 10.1145/3126556
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800036
DA 2024-07-18
ER

PT J
AU Ma, KS
   Li, XQ
   Liu, HC
   Sheng, X
   Wang, YQ
   Swaminathan, K
   Liu, YP
   Xie, Y
   Sampson, J
   Narayanan, V
AF Ma, Kaisheng
   Li, Xueqing
   Liu, Huichu
   Sheng, Xiao
   Wang, Yiqun
   Swaminathan, Karthik
   Liu, Yongpan
   Xie, Yuan
   Sampson, John
   Narayanan, Vijaykrishnan
TI Dynamic Power and Energy Management for Energy Harvesting Nonvolatile
   Processor Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Nonvolatile processor; dynamic power and energy management; energy
   harvesting; intermittent power supply
ID FRAMEWORK; TECHNOLOGIES; VOLTAGE; DVFS
AB Self-powered systems running on scavenged energy will be a key enabler for pervasive computing across the Internet of Things. The variability of input power in energy-harvesting systems limits the effectiveness of static optimizations aimed at maximizing the input-energy-to-computation ratio. We show that the resultant gap between available and exploitable energy is significant, and that energy storage optimizations alone do not significantly close the gap. We characterize these effects on a real, fabricated energy-harvesting system based on a nonvolatile processor. We introduce a unified energy-oriented approach to first optimize the number of backups, by more aggressively using the stored energy available when power failure occurs, and then optimize forward progress via improving the rate of input energy to computation via dynamic voltage and frequency scaling and self-learning techniques. We evaluate combining these schemes and show capture of up to 75.5% of all input energy toward processor computation, an average of 1.54x increase over the best static "Forward Progress" baseline system. Notably, our energy-optimizing policy combinations simultaneously improve both the rate of forward progress and the rate of backup events (by up to 60.7% and 79.2% for RF power, respectively, and up to 231.2% and reduced to zero, respectively, for solar power). This contrasts with static frequency optimization approaches in which these two metrics are antagonistic.
C1 [Ma, Kaisheng; Li, Xueqing; Sampson, John; Narayanan, Vijaykrishnan] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Liu, Huichu] Intel Corp, Intel Labs, Santa Clara, CA 95051 USA.
   [Sheng, Xiao; Wang, Yiqun; Liu, Yongpan] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Swaminathan, Karthik] IBM Corp, TJ Watson Res Ctr, Armonk, NY 10504 USA.
   [Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; Intel Corporation; Tsinghua University; International
   Business Machines (IBM); University of California System; University of
   California Santa Barbara
RP Ma, KS; Li, XQ (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM kxm505@cse.psu.edu; lixueq@cse.psu.edu; huichu.liu@intel.com;
   x-cheng12@mails.tsinghua.edu.cn; wang-yq05@mails.tsinghua.edu.cn;
   kvswamin@us.ibm.com; ypliu@tsinghua.edu.cn; yuanxie@ece.ucsb.edu;
   sampson@cse.psu.edu; vijay@cse.psu.edu
RI liu, yongpan/J-4493-2012
OI Ma, Kaisheng/0000-0001-9226-3366
FU NSF Award ASSIST [1160483, 1500848, 1461698, 1533933]; Center for Low
   Energy Systems Technology (LEAST); China'sHigh-Tech Research and
   Development (863) Program [2013AA01320]
FX This project was supported by NSF Award ASSIST 1160483, 1500848,
   1461698, and 1533933, Center for Low Energy Systems Technology (LEAST),
   and China'sHigh-Tech Research and Development (863) Program under
   contract 2013AA01320.
CR [Anonymous], 2016 IFIP IEEE INT
   [Anonymous], 18 INT S QUAL EL DES
   [Anonymous], 2014, P 2014 INT C HARDWAR
   [Anonymous], 2015, P 52 ANN DES AUT C
   [Anonymous], 2012, MOL PATHOGENS
   [Anonymous], P IEEE INT NEW CIRC
   [Anonymous], P 15 NONV MEM TECHN
   [Anonymous], PRIMARILY SURVEY ENE
   [Anonymous], P 2014 IEEE NONV MEM
   Baglio S, 2012, MIDWEST SYMP CIRCUIT, P154, DOI 10.1109/MWSCAS.2012.6291980
   Boicea VA, 2014, P IEEE, V102, P1777, DOI 10.1109/JPROC.2014.2359545
   Brunelli D, 2008, DES AUT TEST EUROPE, P102
   Christmann J. F., 2010, 2010 8th IEEE International NEWCAS Conference (NEWCAS 2010), P173, DOI 10.1109/NEWCAS.2010.5603747
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Cui XX, 2013, IEEE INT SYMP CIRC S, P129, DOI 10.1109/ISCAS.2013.6571799
   Deng QY, 2012, INT SYMP MICROARCH, P143, DOI 10.1109/MICRO.2012.22
   George S, 2016, P 53 ANN DES AUT C, P118
   Green MA, 2014, PROG PHOTOVOLTAICS, V22, P1, DOI 10.1002/pip.2452
   Kansal A, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P481
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kim S, 2014, P IEEE, V102, P1649, DOI 10.1109/JPROC.2014.2357031
   Kimura H, 2013, INT SYM MVL, P212, DOI 10.1109/ISMVL.2013.32
   Li XQ, 2014, IEEE INT NEW CIRC, P73, DOI 10.1109/NEWCAS.2014.6933988
   Lin X, 2013, I SYMPOS LOW POWER E, P70, DOI 10.1109/ISLPED.2013.6629269
   Ma KS, 2017, ASIA S PACIF DES AUT, P678, DOI 10.1109/ASPDAC.2017.7858402
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Ma KS, 2016, IEEE MICRO, V36, P72, DOI 10.1109/MM.2016.35
   Ma KS, 2015, ICCAD-IEEE ACM INT, P670, DOI 10.1109/ICCAD.2015.7372634
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Mercier Patrick P., 2013, 2013 Proceedings of the ESSCIRC. 39th European Solid State Circuits Conference (ESSCIRC), P133, DOI 10.1109/ESSCIRC.2013.6649090
   Miftakhutdinov R, 2012, INT SYMP MICROARCH, P155, DOI 10.1109/MICRO.2012.23
   Porcarelli D., 2012, 2012 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM 2012), P946, DOI 10.1109/SPEEDAM.2012.6264533
   Roundy S, 2004, LECT NOTES COMPUT SC, V2920, P1
   Shoji K, 2014, 2014 IEEE 27TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), P163, DOI 10.1109/MEMSYS.2014.6765599
   Siegel HJ, 2014, INT CONF CONTEMP, P7, DOI 10.1109/IC3.2014.6897139
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Vankecke C, 2015, IEEE T POWER ELECTR, V30, P3215, DOI 10.1109/TPEL.2014.2331365
   Wang C, 2014, ASIA S PACIF DES AUT, P379, DOI 10.1109/ASPDAC.2014.6742919
   Wu Q, 2005, INT SYMP MICROARCH, P271
   Xiang Y, 2014, PR GR LAK SYMP VLSI, P163, DOI 10.1145/2591513.2591527
   Yaqub R, 2012, INT CONF CONNECT VEH, P241, DOI 10.1109/ICCVE.2012.54
NR 41
TC 18
Z9 20
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 107
DI 10.1145/3077575
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000017
DA 2024-07-18
ER

PT J
AU Stilkerich, I
   Lang, C
   Erhardt, C
   Bay, C
   Stilkerich, M
AF Stilkerich, Isabella
   Lang, Clemens
   Erhardt, Christoph
   Bay, Christian
   Stilkerich, Michael
TI The Perfect Getaway: Using Escape Analysis in Embedded Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Escape analysis; KESO; JVM; memory management; regional memory
ID STACK ALLOCATION
AB The use of a managed, type-safe language such as Java in real-time and embedded systems offers productivity and, in particular, safety and dependability benefits at a reasonable cost. It has been shown for commodity systems that Escape Analysis (EA) enables a set of useful optimizations, and benefits from the properties of a type-safe language. In this article, we explore the application of escape analysis in KESO [Stilkerich et al. 2012], a Java ahead-of-time compiler targeting embedded real-time systems. We present specific applications of EA for embedded programs that go beyond the widely known stack-allocation and synchronization optimizations such as extended remote-procedure-call (RPC) support for software-isolated applications, automated inference of immutable data, or improved upper space and time bounds for worst-case estimations.
C1 [Stilkerich, Isabella; Lang, Clemens; Erhardt, Christoph; Bay, Christian; Stilkerich, Michael] Friedrich Alexander Univ Erlangen Nuremberg, Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Stilkerich, I (corresponding author), Friedrich Alexander Univ Erlangen Nuremberg, Erlangen, Germany.
EM isabella@stilkerich.eu; neverpanic@gmail.com; erhardt@cs.fau.de;
   christian.bay@fau.de; michael@stilkerich.eu
FU German Research Foundation (Deutsche Forschungsgemeinschaft (DFG)) [SCHR
   603/9-1]
FX The work was partly supported by the German Research Foundation
   (Deutsche Forschungsgemeinschaft (DFG)) under grant no. SCHR 603/9-1
   (AORTA).
CR [Anonymous], COMPILER ASSISTED ME
   [Anonymous], 2006, Proceedings of the 2006 Workshop on Memory System Performance and Correctness, MSPC'06, DOI DOI 10.1145/1178597.1178599
   [Anonymous], 1992, Programming Language Design and Implementation (PLDI), DOI DOI 10.1145/143103.143137
   [Anonymous], PLDI 00
   [Anonymous], SPEC OP SYST VERS 4
   [Anonymous], IEDM
   [Anonymous], 2002, P 3 INT S MEM MAN BE, DOI [DOI 10.1145/512429.512439, 10.1145/512429.512439]
   [Anonymous], IMPROVED STACK ALLOC
   [Anonymous], 2015, P 16 ACM SIGPLAN SIG
   [Anonymous], THESIS
   [Anonymous], THESIS
   [Anonymous], THESIS
   [Anonymous], 2014, P 12 INT WORKSH JAV, DOI DOI 10.1145/2661020.2661031
   [Anonymous], EUR P EUR 2010 C
   [Anonymous], ACM T EMBEDD COMPUT
   [Anonymous], P 12 INT WORKSH JAV
   Auerbach J, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1457255.1457262
   Blanchet B, 2003, ACM T PROGR LANG SYS, V25, P713, DOI 10.1145/945885.945886
   Blanchet B., 1998, Conference Record of POPL '98: 25th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P25, DOI 10.1145/268946.268949
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   Chatterjee R., 1999, Conference Record of POPL '99. 26th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P133, DOI 10.1145/292540.292554
   Choi J.-D., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P232, DOI 10.1145/158511.158639
   Choi JD, 2003, ACM T PROGR LANG SYS, V25, P876, DOI 10.1145/945885.945892
   Choi JD, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/320385.320386
   Danner D, 2014, IEEE REAL TIME, P37, DOI 10.1109/RTAS.2014.6925989
   Dolby J, 1998, ACM SIGPLAN NOTICES, V33, P1, DOI 10.1145/286942.286943
   Dolby J, 1997, ACM SIGPLAN NOTICES, V32, P7, DOI 10.1145/258916.258918
   EMAMI M, 1994, SIGPLAN NOTICES, V29, P242, DOI 10.1145/773473.178264
   Ghemawat S, 2000, ACM SIGPLAN NOTICES, V35, P334, DOI 10.1145/358438.349343
   Ghiya R, 1996, INT J PARALLEL PROG, V24, P547
   GOLDBERG B, 1990, LECT NOTES COMPUT SC, V432, P152
   Kalibera Tomas., 2009, Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems, P41, DOI DOI 10.1145/1620405.1620412
   Korsholm Stephan., 2011, Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems, JTRES'11, P116, DOI DOI 10.1145/2043910.2043930
   Laud Peeter., 2001, P JOSES WORKSHOP, P1
   Lee KW, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P180
   Lhotak Ondrej., 2002, JGI 02, P175
   Cardona PAN, 2015, CUAD ACT, P154
   PARK YG, 1992, SIGPLAN NOTICES, V27, P116, DOI 10.1145/143103.143125
   Pizlo F, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P146, DOI 10.1145/1806596.1806615
   Schoeberl M, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P445, DOI 10.1109/ISORC.2008.63
   Siebert Fridtjof., 2007, Proceedings of the 5th Int'l Workshop on Java Technologies for Real-time and Embedded Systems, JTRES'07, P94
   Sreedhar VC, 1999, LECT NOTES COMPUT SC, V1694, P194
   Steensgaard B., 1996, Conference Record of POPL '96: The 23rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P32, DOI 10.1145/237721.237727
   Stilkerich I, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656129
   Stilkerich I, 2013, ACM SIGPLAN NOTICES, V48, P21, DOI 10.1145/2499369.2465571
   Stilkerich M, 2012, CONCURR COMP-PRACT E, V24, P789, DOI 10.1002/cpe.1755
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   WEGMAN MN, 1991, ACM T PROGR LANG SYS, V13, P181, DOI 10.1145/103135.103136
   WILSON RP, 1995, SIGPLAN NOTICES, V30, P1, DOI 10.1145/223428.207111
NR 49
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 99
DI 10.1145/3035542
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000009
DA 2024-07-18
ER

PT J
AU Liu, AF
   Liu, X
   Tang, ZP
   Yang, LT
   Shao, ZL
AF Liu, Anfeng
   Liu, Xiao
   Tang, Zhipeng
   Yang, Laurence T.
   Shao, Zili
TI Preserving Smart Sink-Location Privacy with Delay Guaranteed Routing
   Scheme for WSNs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Preserving sink-location privacy; security; delay; data collection
   routing
ID WIRELESS SENSOR NETWORKS; MOBILE SINKS; TREE
AB A Semi Random Circle routing for mobile Sink joint Ray Routing for data (SRCRR) scheme is proposed for preserving sink-location privacy with a delay guaranteed. In the SRCRR scheme, the data are directionally routed along ray paths and stored at intermediate nodes probabilistically. The Sink moves in a semirandom circular pattern to collect data from the local nodes occasionally, which guarantees that the data will be collected with an acceptable delay and prevents attackers from predicting their locations and movements. The experimental results indicate that the performance of the SRCRR scheme is better than that of the previous schemes.
C1 [Liu, Anfeng; Liu, Xiao; Tang, Zhipeng] Cent S Univ, Sch Informat Sci & Engn, Changsha 410083, Hunan, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Math & Comp Sci, Antigonish, NS B2G 2W5, Canada.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Hong Kong 999077, Hong Kong, Peoples R China.
C3 Central South University; Saint Francis Xavier University - Canada; Hong
   Kong Polytechnic University
RP Liu, AF (corresponding author), Cent S Univ, Sch Informat Sci & Engn, Changsha 410083, Hunan, Peoples R China.
EM afengliu@csu.edu.cn; xiaoliu@csu.edu.cn; tzp_1210@163.com;
   ltyang@gmail.com; cszlshao@comp.polyu.edu.hk
RI Laurence T. Yang, FCAE/AAA-1898-2019; Shao, Zili/AAX-3339-2020
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Shao,
   Zili/0000-0002-2173-2847
FU National Natural Science Foundation of China [61379110, 61073104,
   61572528, 61272494]; National Basic Research Program of China (973
   Program) [2014CB046305]
FX This work was supported in part by the National Natural Science
   Foundation of China (Grants No. 61379110, 61073104, 61572528, 61272494,
   61572528) and The National Basic Research Program of China (973 Program)
   (2014CB046305).
CR [Anonymous], 2008, P IEEE INFOCOM 27 C
   Bicakci K, 2011, COMPUT STAND INTER, V33, P401, DOI 10.1016/j.csi.2011.01.001
   Bicakci K, 2011, IEEE COMMUN LETT, V15, P205, DOI 10.1109/LCOMM.2011.010311.101885
   Chai GF, 2012, INT J DISTRIB SENS N, DOI 10.1155/2012/648058
   Chen ZB, 2017, PEER PEER NETW APPL, V10, P559, DOI 10.1007/s12083-016-0501-0
   Cho K, 2013, IEEE SYST J, V7, P26, DOI 10.1109/JSYST.2012.2188689
   Dong MX, 2016, IEEE INTERNET THINGS, V3, P511, DOI 10.1109/JIOT.2016.2517405
   Dong MX, 2015, IEEE WIREL COMMUN, V22, P50, DOI 10.1109/MWC.2015.7224727
   Gao SA, 2011, IEEE T MOBILE COMPUT, V10, P592, DOI 10.1109/TMC.2010.193
   Hu JT, 2015, IEEE T VLSI SYST, V23, P654, DOI 10.1109/TVLSI.2014.2321571
   Hu YL, 2016, IEEE SYST J, V10, P1160, DOI 10.1109/JSYST.2014.2308391
   Hu YL, 2015, COMPUT J, V58, P1747, DOI 10.1093/comjnl/bxu134
   Huang YZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680539
   Jian Y, 2008, IEEE T WIREL COMMUN, V7, P3769, DOI 10.1109/T-WC.2008.070182
   Kamat P, 2005, INT CON DISTR COMP S, P599, DOI 10.1109/ICDCS.2005.31
   Lee D, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442132
   Li N, 2009, AD HOC NETW, V7, P1501, DOI 10.1016/j.adhoc.2009.04.009
   Liang WF, 2013, WIREL COMMUN MOB COM, V13, P1263, DOI 10.1002/wcm.1179
   Liu AF, 2017, COMPUT ELECTR ENG, V58, P364, DOI 10.1016/j.compeleceng.2016.09.005
   Liu X, 2018, J COMPUT SYST SCI, V98, P1, DOI 10.1016/j.jcss.2016.09.008
   Liu X, 2016, IEEE T SERV COMPUT, V9, P186, DOI 10.1109/TSC.2015.2449314
   Liu YX, 2016, IEEE T INF FOREN SEC, V11, P2013, DOI 10.1109/TIFS.2016.2570740
   Liu ZH, 2012, WIREL NETW, V18, P335, DOI 10.1007/s11276-011-0403-2
   Long J, 2014, IEEE ACCESS, V2, P633, DOI 10.1109/ACCESS.2014.2332817
   Mahmoud MMEA, 2012, IEEE T PARALL DISTR, V23, P1805, DOI 10.1109/TPDS.2011.302
   Mehta K, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, P314, DOI 10.1109/ICNP.2007.4375862
   Mo YJ, 2013, MOBILE NETW APPL, V18, P639, DOI 10.1007/s11036-013-0443-1
   Ngai ECH, 2013, WIREL NETW, V19, P115, DOI 10.1007/s11276-012-0454-z
   Rios R, 2011, IET COMMUN, V5, P2518, DOI 10.1049/iet-com.2010.0825
   Schlessman J, 2015, COMPUTER, V48, P58, DOI 10.1109/MC.2015.145
   Tashtarian F, 2015, COMPUT NETW, V77, P128, DOI 10.1016/j.comnet.2014.12.003
   Wang HD, 2009, COMPUT NETW, V53, P1512, DOI 10.1016/j.comnet.2009.02.002
   Xie RN, 2016, WIRELESS PERS COMMUN, V90, P1859, DOI 10.1007/s11277-016-3428-0
   Yang Y., 2008, P 1 ACM C WIR NETW S, P77
NR 34
TC 21
Z9 22
U1 0
U2 34
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 68
DI 10.1145/2990500
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300007
DA 2024-07-18
ER

PT J
AU Bak, S
   Huang, ZQ
   Abad, FAT
   Caccamo, M
AF Bak, Stanley
   Huang, Zhenqi
   Abad, Fardin Abdi Taghi
   Caccamo, Marco
TI Safety and Progress for Distributed Cyber-Physical Systems with
   Unreliable Communication
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Hybrid automata; reachability computation;
   cyber-physical systems; distributed system design; runtime verification
AB Cyber-physical systems (CPSs) may interact and manipulate objects in the physical world, and therefore formal guarantees about their behavior are strongly desired. Static-time proofs of safety invariants, however, may be intractable for systems with distributed physical-world interactions. This is further complicated when realistic communication models are considered, for which there may not be bounds on message delays, or even when considering that messages will eventually reach their destination.
   In this work, we address the challenge of proving safety and progress in distributed CPSs communicating over an unreliable communication layer. We show that for this type of communication model, system safety is closely related to the results of a hybrid system's reachability computation, which can be computed at runtime. However, since computing reachability at runtime may be computationally intensive, we provide an approach that moves significant parts of the computation to design time. This approach is demonstrated with a case study of a simulation of multiple vehicles moving within a shared environment.
C1 [Bak, Stanley] US Air Force Res Lab, Informat Directorate, Dayton, OH USA.
   [Huang, Zhenqi; Abad, Fardin Abdi Taghi; Caccamo, Marco] Univ Illinois, Urbana, IL 61801 USA.
C3 United States Department of Defense; United States Air Force; University
   of Illinois System; University of Illinois Urbana-Champaign
RP Bak, S (corresponding author), 525 Brooks Rd, Rome, NY 13440 USA.
EM stanley-bak@gmail.com; zhuang25@illinois.edu; abditag2@illinois.edu;
   mcaccamo@illinois.edu
FU National Science Foundation (NSF) [CNS-1302563, CNS-1219064]
FX The material presented here is based on work partially supported by the
   National Science Foundation (NSF) under grant numbers CNS-1302563 and
   CNS-1219064.
CR [Anonymous], 2011, P INT C COMP AID VER, DOI DOI 10.1007/978-3-642-22110-1
   [Anonymous], 2011, SIGBED REV
   Bak Stanley, 2013, DEM POST SESS ACM IE
   Bak Stanley, 2009, P 2009 15 IEEE REAL
   Bak Stanley, 2013, P IEEE C EMB REAL TI
   Bak Stanley, 2014, 2014 IEEE 35 REAL TI
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Crenshaw Tanya L., 2007, 2007 IEEE REAL TIM S
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Honeywell, 2012, ONEWIRELESS NETW ISA
   Kaynar Dilsun K., 2006, THEORY TIMED I O AUT
   Kim C., 2010, P 1 ACMIEEE ICCPS, P149, DOI DOI 10.1145/1795194.1795215
   Mani Chandy K., 2008, Formal Modeling and Analysis of Timed Systems. 6th International Conference, FORMATS 2008, P218, DOI 10.1007/978-3-540-85778-5_16
   Mitra S, 2007, THESIS
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   TSITSIKLIS JN, 1987, MATH SYST THEORY, V20, P137, DOI 10.1007/BF01692062
   TUREK J, 1992, COMPUTER, V25, P8, DOI 10.1109/2.153253
   Yao Jianguo, 2012, IEEE T IND INFORM, V99, P1, DOI [http://dx.doi.org/10.1109/TII.2012.2219060, DOI 10.1109/TH.2012.2219060]
NR 19
TC 5
Z9 5
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 76
DI 10.1145/2739046
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600016
DA 2024-07-18
ER

PT J
AU Wu, MJ
   Tsai, CJ
AF Wu, Ming-Ju
   Tsai, Chun-Jen
TI A Storage Device Emulator for System Performance Evaluation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Storage emulation;
   storage evaluation
ID SIMULATION
AB The performance and characteristics of the storage devices used in embedded systems can have a great influence on the overall end user experience. When building embedded systems or designing new storage device components, it is important for the designers to be able to evaluate how storage devices of different characteristics will affect the overall system performance. Storage device emulation enables a system's performance to be evaluated with simulated storage devices that are not yet available. In storage device emulation, the emulated storage device appears to the operating system (OS) as a real storage device and its service timings are determined by a disk model, which simulates the behavior of the target storage device. In the conventional storage device emulators, because the OS is running continuously in the real-time domain, the amount of time that the emulators can spend on processing each I/O request is limited by the service time of each corresponding I/O request. This timing constraint can make emulating high-speed storage devices a challenge for the conventional storage device emulators. In this article, we propose an OS state pausing approach to storage device emulation that can overcome the timing constraints faced by the conventional storage device emulators. By pausing the state of the OS while the storage device emulator is busy, the proposed emulator can spend as much time as it needs for processing each I/O request without affecting the performance of the emulated storage device as perceived by the OS. This allows the proposed storage device emulator to emulate storage devices that would otherwise be challenging or even impossible for the conventional storage device emulators. In addition, the main task of storage device emulation is offloaded to an external computer to minimize the impact of the emulation workload on the target machine. The proposed storage device emulator is implemented with the Linux OS1 on an embedded system development board. Experimental results show that the full-system performance benchmarks measured with the proposed storage device emulator are within 2% differences compared to the results of the reference system.
C1 [Wu, Ming-Ju; Tsai, Chun-Jen] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu 30010, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Wu, MJ (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 30010, Taiwan.
EM michael.mjwu@gmail.com; cjtsai@cs.nctu.edu.tw
RI Wu, MJ/KQV-3644-2024
OI Wu, Ming Ju/0000-0002-8059-9257
CR Agrawal N, 2012, ACM T STORAGE, V7, DOI 10.1145/2078861.2078862
   Bucy J. S., 2008, CMUPDL08101
   CANON MD, 1980, COMMUN ACM, V23, P71, DOI 10.1145/358818.358821
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang YH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146426
   Doh InHwan., 2007, 7th ACM IEEE Conference on Embedded Software (EMSOFT '07), P164
   Eklov D., 2011, 2011 International Conference on Parallel Processing, P165, DOI 10.1109/ICPP.2011.15
   Ganger GR, 1998, IEEE T COMPUT, V47, P667, DOI 10.1109/12.689646
   Gibson J, 2000, ACM SIGPLAN NOTICES, V35, P49, DOI 10.1145/384264.379000
   Gleixner T., 2006, Proceedings of the Linux Symposium, Ottawa, Canada, V1, P333
   Gleixner Thomas, 2006, HRTIMES SUBSYSTEM HI
   Gleixner Thomas, 2007, HIGH RESOLUTION TIME
   Griffin JohnLinwood., 2002, FAST, V2, P6
   Griffin JT, 2000, PERF E R SI, V28, P56, DOI 10.1145/345063.339354
   Gupta D., 2006, Proceedings of the 3rd conference on Networked Systems Design Implementation - Volume 3, NSDI'06, V3, P7
   Gutierrez A., 2014, P 2014 IEEE INT S PE, DOI [10.1109/ispass.2014.6844457, DOI 10.1109/ISPASS.2014.6844457]
   Intel, 2013, 325462048US INT CORP
   Iyer S., 2001, Operating Systems Review, V35, P117, DOI 10.1145/502059.502046
   Kim H, 2012, ACM T STORAGE, V8, DOI 10.1145/2385603.2385607
   Lee YC, 2012, IEEE EMBED SYST LETT, V4, P90, DOI 10.1109/LES.2012.2213795
   Libav, 2014, OP SOURC AUD VID PRO
   Linaro, 2014, LIN 13 11 NAN BUILD
   Linux Kernel, 2014, FTRAC FUNCT TRAC
   Linux Kernel, 2013, MAINL LIN KERN SOURC
   Linux Kernel, 2013, LIN KERN ARCH VERS 3
   Maghraoui K.E., 2010, Proceedings of the first joint WOSP/SIPEW international conference on Performance engineering, P15
   ROSENBLUM M, 1995, IEEE PARALL DISTRIB, V3, P34, DOI 10.1109/88.473612
   Rosenblum M., 1997, ACM Transactions on Modeling and Computer Simulation, V7, P78, DOI 10.1145/244804.244807
   Stultz John, 2005, P LIN S, P219
   THEKKATH CA, 1994, SOFTWARE PRACT EXPER, V24, P981, DOI 10.1002/spe.4380241102
   Traeger A., 2008, Trans. Storage, V4, P1
   Wang SY, 2007, SIMUL MODEL PRACT TH, V15, P57, DOI 10.1016/j.simpat.2006.09.013
   Witchel E., 1996, Performance Evaluation Review, V24, P68, DOI 10.1145/233008.233025
   Wright Charles P., 2005, P ANN C USENIX ANN T, P53
   Wright Charles P., 2007, AUTO PILOT BENCHMARK
   Wu CH, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721697
   Xilinx, 2014, OFF LIN KERN XIL
   Xilinx, 2013, ZYNQ 700 ALL PROGR S
   Yoo Jinsoo, 2013, P IEEE 29 S MASS STO
   ZedBoard, 2014, ZEDBOARD DOC
   Zilberberg O, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480746
NR 41
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 82
DI 10.1145/2785969
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600022
DA 2024-07-18
ER

PT J
AU Pan, A
   Rodrigues, R
   Kundu, S
AF Pan, Abhisek
   Rodrigues, Rance
   Kundu, Sandip
TI A Hardware Framework for Yield and Reliability Enhancement in Chip
   Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Chip multiprocessor; fault tolerance through redundancy; hardware
   reliability; modeling and simulation of multicore systems
ID FLOATING-POINT UNIT; LOW-COST; DESIGN; MICROARCHITECTURE
AB Device reliability and manufacturability have emerged as dominant concerns in end-of-road CMOS devices. An increasing number of hardware failures are attributed to manufacturability or reliability problems. Maintaining an acceptable manufacturing yield for chips containing tens of billions of transistors with wide variations in device parameters has been identified as a great challenge. Additionally, today's nanometer scale devices suffer from accelerated aging effects because of the extreme operating temperature and electric fields they are subjected to. Unless addressed in design, aging-related defects can significantly reduce the lifetime of a product. In this article, we investigate a micro-architectural scheme for improving yield and reliability of homogeneous chip multiprocessors (CMPs). The proposed solution involves a hardware framework that enables us to utilize the redundancies inherent in a multicore system to keep the system operational in the face of partial failures. A micro-architectural modification allows a faulty core in a CMP to use another core's resources to service any instruction that the former cannot execute correctly by itself. This service improves yield and reliability but may cause loss of performance. The target platform for quantitative evaluation of performance under degradation is a dual-core and a quad-core chip multiprocessor with one or more cores sustaining partial failure. Simulation studies indicate that when a large, high-latency, and sparingly used unit such as a floating-point unit fails in a core, correct execution may be sustained through outsourcing with at most a 16% impact on performance for a floating-point intensive application. For applications with moderate floating-point load, the degradation is insignificant. The performance impact may be mitigated even further by judicious selection of the cores to commandeer depending on the current load on each of the candidate cores. The area overhead is also negligible due to resource reuse.
C1 [Pan, Abhisek] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Rodrigues, Rance] Univ Massachusetts, Amherst, MA 01003 USA.
   [Kundu, Sandip] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
C3 Purdue University System; Purdue University; University of Massachusetts
   System; University of Massachusetts Amherst; University of Massachusetts
   System; University of Massachusetts Amherst
RP Pan, A (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 475 North Western Ave, W Lafayette, IN 47907 USA.
EM pana@purdue.edu; rance.rodrigues@gmail.com; kundu@ecs.umass.edu
OI Kundu, Sandip/0000-0001-8221-3824
FU Semiconductor Research Corporation
FX This work was supported in part by a grant from Semiconductor Research
   Corporation.
CR [Anonymous], IEEE T COMPUTERS
   [Anonymous], P 38 ANN IEEE ACM IN
   [Anonymous], P 19 IEEE PAC RIM IN
   [Anonymous], 1491 IRISA
   [Anonymous], P 2 WORKSH HIGH PERF
   [Anonymous], 2012, INT TECHN ROADM SEM
   Apostolakis A, 2009, IEEE T COMPUT, V58, P1682, DOI 10.1109/TC.2009.118
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Borodin D., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P311, DOI 10.1109/SAMOS.2011.6045477
   Bossen DC, 2002, IBM J RES DEV, V46, P77, DOI 10.1147/rd.461.0077
   Bower FA, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P51
   BROOKS D, 2000, P 27 INT S COMP ARCH
   Contreras G, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P221, DOI 10.1109/LPE.2005.195518
   Gerwig G, 1999, P S COMP ARITHM, P266, DOI 10.1109/ARITH.1999.762853
   Gizopoulos D., 2011, DESIGN AUTOMATION TE, P1, DOI DOI 10.1109/DATE.2011.5763096
   Gupta S, 2008, INT SYMP MICROARCH, P141, DOI 10.1109/MICRO.2008.4771786
   Jha N. K., 2003, Testing of Digital Systems
   Koren I, 1998, P IEEE, V86, P1819, DOI 10.1109/5.705525
   Lipetz D, 2011, P S COMP ARITHM, P73, DOI 10.1109/ARITH.2011.18
   Maniatakos M, 2011, IEEE VLSI TEST SYMP, P235, DOI 10.1109/VTS.2011.5783727
   Meixner A, 2008, IEEE MICRO, V28, P52, DOI 10.1109/MM.2008.3
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Naini A, 2001, P S COMP ARITHM, P173, DOI 10.1109/ARITH.2001.930117
   Powell MD, 2009, CONF PROC INT SYMP C, P93, DOI 10.1145/1555815.1555769
   Renau Jose., 2005, SESC SUPERESCALAR SI
   Rodrigues R., 2011, 2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011), P67, DOI 10.1109/IOLTS.2011.5993813
   Rodrigues R, 2011, ASIAN TEST SYMPOSIUM, P161, DOI 10.1109/ATS.2011.82
   Rodrigues R, 2010, INT TEST CONF P
   Rusu S., 2006, Solid-State Circuits Conference, P315
   Schuchman E, 2005, CONF PROC INT SYMP C, P160, DOI 10.1109/ISCA.2005.44
   Shivakumar P, 2003, PR IEEE COMP DESIGN, P481, DOI 10.1109/ICCD.2003.1240944
   Shivakumar P., 2001, Technical Report
   Shyam S, 2006, ACM SIGPLAN NOTICES, V41, P73, DOI 10.1145/1168918.1168868
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   STAPPER CH, 1993, IEEE T COMPUT, V42, P872, DOI 10.1109/12.237727
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   Weaver N, 2009, I C DEPEND SYS NETWO, P458, DOI 10.1109/DSN.2009.5270304
NR 38
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 12
DI 10.1145/2629688
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200012
OA Green Published
DA 2024-07-18
ER

PT J
AU Diamantopoulos, D
   Sotiriou-Xanthopoulos, E
   Siozios, K
   Economakos, G
   Soudris, D
AF Diamantopoulos, Dionysios
   Sotiriou-Xanthopoulos, Efstathios
   Siozios, Kostas
   Economakos, George
   Soudris, Dimitrios
TI Plug&Chip: A Framework for Supporting Rapid Prototyping of 3D Hybrid
   Virtual SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Virtualization; FPGA; embedded system
ID SYSTEM
AB In the embedded system domain there is a continuous demand towards providing higher flexibility for application development. This trend strives for virtual prototyping solutions capable of performing fast system simulation. Among other benefits, such a solution supports concurrent hardware/software system design by enabling to start developing, testing, and validating the embedded software substantially earlier than has been possible in the past. Towards this direction, throughout this article we introduce a new framework, named Plug&Chip, targeting to support rapid prototyping of 2D and 3D digital systems. In contrast to other relevant approaches, our solution provides higher flexibility by enabling incremental system design, while also handling platforms developed with the usage of 3D integration technology.
C1 [Diamantopoulos, Dionysios; Sotiriou-Xanthopoulos, Efstathios; Siozios, Kostas; Economakos, George; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografos 15780, Greece.
C3 National Technical University of Athens
RP Siozios, K (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Iroon Polytexneiou 9, Zografos 15780, Greece.
EM ksiop@microlab.ntua.gr
RI Siozios, Kostas/F-9726-2011; Soudris, Dimitrios/O-8843-2019; Soudris,
   Dimitrios/I-5252-2014
OI Siozios, Kostas/0000-0002-0285-2202; Soudris,
   Dimitrios/0000-0002-6930-6847; 
FU TOISE project [ENIAC-2010-1]
FX This work is partially supported by the ENIAC-2010-1 TOISE project,
   www.toise.eu.
CR Altera, 2013, ALT VIRT TARG
   Cadence, 2013, CAD 3D IC SOL
   Diamantopoulos D., 2012, Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2012), P174, DOI 10.1109/AHS.2012.6268647
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   GUPTA S, 2004, P 2004 VLSI MULT INT, P93
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Haps, 2013, SYN HIGH PERF AS PRO
   IEEE, 2009, DES AUT CON, P1
   Jovic J, 2012, DES AUT TEST EUROPE, P288
   Kostavelis I, 2014, J FIELD ROBOT, V31, P107, DOI 10.1002/rob.21484
   OpenCores, 2013, ETH MAC 10 100 MBPS
   OpenRisc, 2012, OPENRISC 1000 PROJ M
   Pavlidis Vasilis F., 2010, 3 DIMENSIONAL INTEGR
   QEMU, 2011, 1 INT QEMU US FOR
   Savidis I, 2010, MICROELECTRON J, V41, P9, DOI 10.1016/j.mejo.2009.10.006
   SCE-MI, 2011, STAND COEM MOD INT S
   Selvakkumaran N, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P726
   Siozios K, 2011, IEEE EMBED SYST LETT, V3, P97, DOI 10.1109/LES.2011.2161571
   Xilinx, 2013, XIL IS RTL SIM
   Xilinx, 2013, XIL HYBR COS FLOW QU
   Yeh T.-C., 2011, P INT MULTICONFERENC, VI, P288
NR 21
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 168
DI 10.1145/2661634
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300024
DA 2024-07-18
ER

PT J
AU Maggio, M
   Terraneo, F
   Leva, A
AF Maggio, Martina
   Terraneo, Federico
   Leva, Alberto
TI Task Scheduling: A Control-Theoretical Viewpoint for a General and
   Flexible Solution
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Task scheduling; feedback control; control-based
   system design; formal assessment; discrete-time dynamic systems
ID FEEDBACK-CONTROL; TIME
AB This article presents a new approach to the design of task scheduling algorithms, where system-theoretical methodologies are used throughout. The proposal implies a significant perspective shift with respect to mainstream design practices, but yields large payoffs in terms of simplicity, flexibility, solution uniformity for different problems, and possibility to formally assess the results also in the presence of unpredictable run-time situations. A complete implementation example is illustrated, together with various comparative tests, and a methodological treatise of the matter.
C1 [Maggio, Martina] Lund Univ, Dept Automat Control, S-22100 Lund, Sweden.
   [Terraneo, Federico; Leva, Alberto] Politecn Milan, Dept Elect & Informat, Milan, Italy.
C3 Lund University; Polytechnic University of Milan
RP Maggio, M (corresponding author), Lund Univ, Dept Automat Control, S-22100 Lund, Sweden.
EM maggio.martina@gmail.com
RI Leva, Alberto/AAA-1140-2020
OI Leva, Alberto/0000-0003-2165-2078; Maggio, Martina/0000-0002-1143-1127;
   Terraneo, Federico/0000-0001-7475-6167
CR Abeni L, 2002, REAL TIM SYST SYMP P, P71, DOI 10.1109/REAL.2002.1181563
   Arzen Karl-Erik., 2006, SIGBED REV, V3, P11
   Batcher K W., 2008, Proceedings of the conference on Design, automation and test in Europe - DATE '08, P260
   Brinkschulte U, 2002, PROCEEDINGS OF THE SEVENTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, P334, DOI 10.1109/WORDS.2002.1000071
   Brinkschulte U, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P399, DOI 10.1109/ISORC.2008.8
   Brucker P., 2007, Scheduling Algorithms, Vfifth, DOI DOI 10.1007/978-3-540-69516-5
   Cervin A, 2006, EUROMICRO, P141, DOI 10.1109/ECRTS.2006.18
   Cucinotta T, 2010, IEEE T IND INFORM, V6, P479, DOI 10.1109/TII.2010.2072962
   Franklin G.F., 2010, Feedback Control of Dynamic Systems
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Kihl M, 2008, WORLD WIDE WEB, V11, P93, DOI 10.1007/s11280-007-0030-0
   Kjaer Martin Ansbjerg, 2009, IEEE Transactions on Network and Service Management, V6, P226, DOI 10.1109/TNSM.2009.04.090403
   KLEINROCK L, 1972, J ACM, V19, P464, DOI 10.1145/321707.321717
   Kotecha K, 2008, IEEE C EVOL COMPUTAT, P2109, DOI 10.1109/CEC.2008.4631078
   Lawrence DA, 2001, IEEE IPCCC, P373, DOI 10.1109/IPCCC.2001.918675
   Leva A, 2010, IET CONTROL THEORY A, V4, P2331, DOI 10.1049/iet-cta.2009.0260
   Lohn D., 2011, 2011 Proceedings of IEEE 14th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC 2011), P83, DOI 10.1109/ISORC.2011.20
   Lu C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P56, DOI 10.1109/REAL.1999.818828
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Palopoli L, 2009, IEEE T IND INFORM, V5, P220, DOI 10.1109/TII.2009.2026272
   Pinedo M., 2012, Scheduling: Theory, algorithms, and systems, V29
   WEIDERMAN NH, 1992, REAL-TIME SYST, V4, P353, DOI 10.1007/BF00355299
   Xia F, 2007, ACM SIGPLAN NOTICES, V42, P7, DOI 10.1145/1341752.1341753
   Xu W, 2006, IEEE IFIP NETW OPER, P115, DOI 10.1109/NOMS.2006.1687544
NR 24
TC 8
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 76
DI 10.1145/2560015
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Siozios, K
   Soudris, D
   Hübner, M
AF Siozios, Kostas
   Soudris, Dimitrios
   Huebner, Michael
TI A Framework for Supporting Adaptive Fault-Tolerant Solutions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Adaptive fault tolerance; FPGA; reliability;
   CAD tool
AB For decades, computer architects pursued one primary goal: performance. The ever-faster transistors provided by Moore's law were translated into remarkable gains in operation frequency and power consumption. However, the device-level size and architecture complexity impose several new challenges, including a decrease in dependability level due to physical failures. In this article we propose a software-supported methodology based on game theory for adapting the aggressiveness of fault tolerance at runtime. Experimental results prove the efficiency of our solution since it achieves comparable fault masking to relevant solutions, but with significantly lower mitigation cost. More specifically, our framework speeds up the identification of suspicious failure resources on average by 76% as compared to the HotSpot tool. Similarly, the introduced solution leads to average PowerxDelay (PDP) savings against an existing TMR approach by 53%.
C1 [Siozios, Kostas; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografos 15780, Greece.
   [Huebner, Michael] Ruhr Univ Bochum, Embedded Syst Dept Informat Technol, D-44780 Bochum, Germany.
C3 National Technical University of Athens; Ruhr University Bochum
RP Siozios, K (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Iroon Polytexneiou 9, Zografos 15780, Greece.
EM ksiop@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Soudris, Dimitrios/O-8843-2019; Siozios,
   Kostas/F-9726-2011
OI Soudris, Dimitrios/0000-0002-6930-6847; Siozios,
   Kostas/0000-0002-0285-2202
FU Altera
FX The authors would like to thank Altera for their support of this work.
CR Altera, 2011, STRAT V DEV HDB
   Altera, 2011, ALT QUART II FRAM
   [Anonymous], DEF GRAD VIRT 6Q FPG
   [Anonymous], IEEE EMBEDD SYST LET
   [Anonymous], 2006, FRONTIERS ELECT TEST
   [Anonymous], SPAC GRAD VIRT 5QV F
   [Anonymous], 1994, COURSE GAME THEORY
   [Anonymous], XIL TMR TOOL
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Bhaduri D., 2004, Proceedings of the 14th ACM Great Lakes symposium on VLSI, GLSVLSI '04, P109
   BLACK JR, 1969, IEEE T ELECTRON DEV, VED16, P338, DOI 10.1109/T-ED.1969.16754
   Campregher N., 2005, FPGA '05, P138
   Carmichael C., 2006, Triple Module Redundancy Design Techniques for Virtex FP-GAs
   Cheatham JA, 2006, ACM T DES AUTOMAT EL, V11, P501, DOI 10.1145/1142155.1142167
   Doumar A., 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), P377, DOI 10.1109/DFTVS.1999.802905
   Gielen G, 2008, DES AUT TEST EUROPE, P1164
   Gupta R, 1997, IEEE T COMPUT AID D, V16, P95, DOI 10.1109/43.559334
   Huang L, 2010, DES AUT TEST EUROPE, P51
   Hubner M., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P143, DOI 10.1109/IPDPS.2011.135
   Jain R, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P91
   Johnson J, 2010, FPGA 10, P249
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Koren Israel, 2007, Fault-Tolerant Systems
   Mahapatra S, 2005, MICROELECTRON ENG, V80, P114, DOI 10.1016/j.mee.2005.04.053
   Mangalagiri Prasanth, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P722, DOI 10.1109/ICCAD.2008.4681656
   NASH JF, 1950, P NATL ACAD SCI USA, V36, P48, DOI 10.1073/pnas.36.1.48
   Neumann J.V., 2004, THEORY GAMES EC BEHA
   Nikolic K, 2002, NANOTECHNOLOGY, V13, P357, DOI 10.1088/0957-4484/13/3/323
   Okamoto T, 1996, IEEE IC CAD, P44, DOI 10.1109/ICCAD.1996.568938
   Poon KKW, 2005, ACM T DES AUTOMAT EL, V10, P279, DOI 10.1145/1059876.1059881
   Pratt B, 2006, INT RELIAB PHY SYM, P226, DOI 10.1109/RELPHY.2006.251221
   Puschini D, 2008, INT J RECONFIGURABLE, V2008, DOI 10.1155/2008/403086
   Rubin R., 2009, PROC INT S FIELD PRO, P23
   Siozios K, 2011, IEEE COMPUT ARCHIT L, V10, P53, DOI 10.1109/L-CA.2011.19
   SIVASWAMY S., 2008, ACM T RECONFIG TECHN, V1, P1
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   SUNDARARAJAN P., 2006, ICCAD 06, P443
   Wang WP, 2007, IEEE IC CAD, P735, DOI 10.1109/ICCAD.2007.4397353
   XILINX, 2011, DS150 XILINX
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Yu A. J., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P255
NR 42
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 169
DI 10.1145/2629473
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300025
DA 2024-07-18
ER

PT J
AU Koohi, S
   Yin, YW
   Hessabi, S
   Ben Yoo, SJ
AF Koohi, Somayyeh
   Yin, Yawei
   Hessabi, Shaahin
   Ben Yoo, S. J.
TI Towards a Scalable, Low-Power All-Optical Architecture for
   Networks-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Network-on-Chip; Optics; Power
   consumption; Scalability; Wavelength Routing
ID EFFICIENT IMPLEMENTATION; SILICON; TECHNOLOGY; ROUTER
AB This article proposes a scalable wavelength-routed optical Network on Chip (NoC) based on the Spidergon topology, named Power-efficient Scalable Wavelength-routed Network-on-chip (PeSWaN). The key idea of the proposed all-optical architecture is the utilization of per-receiver wavelengths in the data network to prevent network contention and the adoption of per-sender wavelengths in the control network to avoid end-point contention. By performing a series of simulations, we study the efficiency of the proposed architecture, its power and energy consumption, and the data transmission delay. Moreover, we compare the proposed architecture with electrical NoCs and alternative ONoC architectures under various traffic patterns.
C1 [Koohi, Somayyeh; Hessabi, Shaahin] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
   [Yin, Yawei; Ben Yoo, S. J.] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
C3 Sharif University of Technology; University of California System;
   University of California Davis
RP Koohi, S (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
EM koohi@sharif.edu
RI Hessabi, Shaahin/ABB-5246-2020; Koohi, Somayyeh/ABB-4261-2020
OI Hessabi, Shaahin/0000-0003-3193-2567; 
CR [Anonymous], THESIS U WISCONSIN
   Bononi L, 2006, DES AUT TEST EUROPE, P1489
   Brière M, 2007, DES AUT TEST EUROPE, P1084
   Chen GQ, 2007, INTEGRATION, V40, P434, DOI 10.1016/j.vlsi.2006.10.001
   Cianchetti MJ, 2009, CONF PROC INT SYMP C, P441, DOI 10.1145/1555815.1555809
   Coppola M., 2005, MODEL DRIVEN ENG DIS
   Gray J, 2003, J ACM, V50, P41, DOI 10.1145/602382.602401
   Gu H., 2009, P IEEE AS PAC C CIRC, P1728
   Gu HX, 2009, IEEE COMP SOC ANN, P19, DOI 10.1109/ISVLSI.2009.19
   Gu HX, 2009, DES AUT TEST EUROPE, P3
   Guillemot C, 1998, J LIGHTWAVE TECHNOL, V16, P2117, DOI 10.1109/50.736580
   Haurylau M, 2006, IEEE J SEL TOP QUANT, V12, P1699, DOI 10.1109/JSTQE.2006.880615
   Held J., 2006, From a Few Cores to Many: A Tera-scale Computing Research Overview
   Ho R., 2006, MTO DARPA M
   Hsieh IW, 2006, OPT EXPRESS, V14, P12380, DOI 10.1364/OE.14.012380
   Joshi A, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P124, DOI 10.1109/NOCS.2009.5071460
   Kirman N., 2010, P INT C ARCH SUPP PR
   Kirman N, 2006, INT SYMP MICROARCH, P492
   Koch BR, 2007, OPT EXPRESS, V15, P11225, DOI 10.1364/OE.15.011225
   Koohi S, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P134, DOI 10.1109/NOCS.2009.5071461
   Koonath P., 2009, APPL PHYS LETT, V86
   Lee BG, 2008, IEEE PHOTONIC TECH L, V20, P767, DOI 10.1109/LPT.2008.921100
   Lipson M, 2005, J LIGHTWAVE TECHNOL, V23, P4222, DOI 10.1109/JLT.2005.858225
   Malumbres MP, 2000, J SYST ARCHITECT, V46, P1019, DOI 10.1016/S1383-7621(00)00007-2
   Manipatruni S, 2007, OPT EXPRESS, V15, P13035, DOI 10.1364/OE.15.013035
   O'Connor I, 2004, ULTRA LOW-POWER ELECTRONICS AND DESIGN, P21, DOI 10.1007/1-4020-8076-X_2
   Pan Y, 2009, CONF PROC INT SYMP C, P429, DOI 10.1145/1555815.1555808
   Saraswat K.C., 1982, IEEE J SOLID-ST CIRC, V17, P275
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Shacham A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P53
   Sherwood-Droz N, 2008, OPT EXPRESS, V16, P15915, DOI 10.1364/OE.16.015915
   Small BA, 2007, J OPT NETW, V6, P112, DOI 10.1364/JON.6.000112
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   VARGA A, 2001, OMNET DISCRETE EVENT, P319
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   XU H, 1992, J PARALLEL DISTR COM, V16, P172, DOI 10.1016/0743-7315(92)90031-H
   Zhou LJ, 2009, APPL PHYS A-MATER, V95, P1111, DOI 10.1007/s00339-009-5121-6
NR 37
TC 13
Z9 13
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 101
DI 10.1145/2567930
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400003
DA 2024-07-18
ER

PT J
AU Majumdar, R
   Render, E
   Tabuada, P
AF Majumdar, Rupak
   Render, Elaine
   Tabuada, Paulo
TI A Theory of Robust Omega-Regular Software Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Reliability; Cyber-physical systems; linear temporal
   logic; robustness
ID SINGLE-EVENT-UPSET; INFINITE GAMES; SYSTEMS
AB A key property for systems subject to uncertainty in their operating environment is robustness: ensuring that unmodeled but bounded disturbances have only a proportionally bounded effect upon the behaviors of the system. Inspired by ideas from robust control and dissipative systems theory, we present a formal definition of robustness as well as algorithmic tools for the design of optimally robust controllers for omega-regular properties on discrete transition systems. Formally, we define metric automata-automata equipped with a metric on states-and strategies on metric automata which guarantee robustness for omega-regular properties. We present fixed-point algorithms to construct optimally robust strategies in polynomial time. In contrast to strategies computed by classical graph theoretic approaches, the strategies computed by our algorithm ensure that the behaviors of the controlled system gracefully degrade under the action of disturbances; the degree of degradation is parameterized by the magnitude of the disturbance. We show an application of our theory to the design of controllers that tolerate infinitely many transient errors provided they occur infrequently enough.
C1 [Majumdar, Rupak] Max Planck Inst Software Syst, Saarbrucken, Germany.
   [Majumdar, Rupak; Render, Elaine; Tabuada, Paulo] Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
C3 Max Planck Society; University of California System; University of
   California Los Angeles
RP Tabuada, P (corresponding author), Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
EM rupak@mpi-sws.org; elaine@cs.ucla.edu; tabuada@ee.ucla.edu
RI Tabuada, Paulo/ABD-5728-2021
OI Tabuada, Paulo/0000-0002-3417-0951
FU NSF [0820061, 0953994, 1035916]; Direct For Computer & Info Scie &
   Enginr [1035916] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [0953994] Funding Source: National Science Foundation;
   Division Of Computer and Network Systems [1035916] Funding Source:
   National Science Foundation
FX This research was funded in part by NSF awards 0820061, 0953994, and
   1035916.
CR ARORA A, 1993, IEEE T SOFTWARE ENG, V19, P1015, DOI 10.1109/32.256850
   BELLMAN R, 1954, B AM MATH SOC, V60, P503, DOI 10.1090/S0002-9904-1954-09848-8
   Bloem Roderick, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P85, DOI 10.1109/FMCAD.2009.5351139
   Bloem R, 2010, LECT NOTES COMPUT SC, V6174, P410, DOI 10.1007/978-3-642-14295-6_36
   Bloem R, 2009, LECT NOTES COMPUT SC, V5643, P140, DOI 10.1007/978-3-642-02658-4_14
   Borkar S, 2006, DES AUT CON, P807, DOI 10.1109/DAC.2006.229329
   BRANICKY MS, 1993, PROCEEDINGS OF THE 32ND IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-4, P2309, DOI 10.1109/CDC.1993.325609
   Cerny P, 2010, LECT NOTES COMPUT SC, V6269, P253, DOI 10.1007/978-3-642-15375-4_18
   DIJKSTRA EW, 1974, COMMUN ACM, V17, P643, DOI 10.1145/361179.361202
   EMERSON EA, 1991, PROCEEDINGS - 32ND ANNUAL SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE, P368, DOI 10.1109/SFCS.1991.185392
   Girault A, 2009, FORM METHOD SYST DES, V35, P190, DOI 10.1007/s10703-009-0084-y
   Golshan S, 2007, DES AUT CON, P330, DOI 10.1109/DAC.2007.375181
   Klarlund Nils, 1990, Ph.D. Dissertation
   Krishnaswamy S, 2009, IEEE T COMPUT AID D, V28, P74, DOI 10.1109/TCAD.2008.2009139
   Lesea A, 2005, IEEE T DEVICE MAT RE, V5, P317, DOI 10.1109/TDMR.2005.854207
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   MCNAUGHTON R, 1993, ANN PURE APPL LOGIC, V65, P149, DOI 10.1016/0168-0072(93)90036-D
   Miskov-Zivanov N, 2010, DES AUT CON, P531
   Namjoshi KS, 2001, LECT NOTES COMPUT SC, V2102, P2
   NERODE A, 1993, LECT NOTES COMPUTER, V736, P297
   Normand E, 1996, IEEE T NUCL SCI, V43, P2742, DOI 10.1109/23.556861
   Pola G, 2008, AUTOMATICA, V44, P2508, DOI 10.1016/j.automatica.2008.02.021
   Tarraf DC, 2008, IEEE T AUTOMAT CONTR, V53, P1133, DOI 10.1109/TAC.2008.923658
   Thomas W., 1995, STACS 95. 12th Annual Symposium on Theoretical Aspects of Computer Science. Proceedings, P1
   van der Schaft A.J., 1996, LECT NOTES CONTROL I, V218
   Wakerly J.F., 1994, Digital Design: Principles Practices
   Yu Hu, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P706, DOI 10.1109/ICCAD.2008.4681654
   Zamani M, 2010, P AMER CONTR CONF, P1021
   Zhou K, 1996, ROBUST OPTIMAL CONTR
   Zielonka W, 1998, THEOR COMPUT SCI, V200, P135, DOI 10.1016/S0304-3975(98)00009-7
NR 30
TC 8
Z9 9
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 48
DI 10.1145/2539036.2539044
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000008
DA 2024-07-18
ER

PT J
AU Mariani, G
   Palermo, G
   Zaccaria, V
   Silvano, C
AF Mariani, Giovanni
   Palermo, Gianluca
   Zaccaria, Vittorio
   Silvano, Cristina
TI Design-Space Exploration and Runtime Resource Management for Multicores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Multicore architectures; design-space exploration;
   application-specific platforms; runtime resource management; operating
   systems; genetic algorithms; throughput maximization; resource
   reservation
ID PERFORMANCE PREDICTION; REGRESSION-MODELS; POWER MANAGEMENT;
   OPTIMIZATION; ALGORITHM; ACCURATE; PLATFORM
AB Application-specific multicore architectures are usually designed by using a configurable platform in which a set of parameters can be tuned to find the best trade-off in terms of the selected figures of merit (such as energy, delay, and area). This multi-objective optimization phase is called Design-Space Exploration (DSE). Among the design-time (hardware) configurable parameters we can find the memory subsystem configuration (such as cache size and associativity) and other architectural parameters such as the instruction-level parallelism of the system processors. Among the runtime (software) configurable parameters we can find the degree of task-level parallelism associated with each application running on the platform.
   The contribution of this article is twofold; first, we introduce an evolutionary (NSGA-II-based) methodology for identifying a hardware configuration which is robust with respect to applications and corresponding datasets. Second, we introduce a novel runtime heuristic that exploits design-time identified operating points to provide guaranteed throughput to each application. Experimental results show that the design-time/runtime combined approach improves the runtime performance of the system with respect to existing reference techniques, while meeting the overall power budget.
C1 [Mariani, Giovanni] Univ Lugano, ALaRI, Lugano, Switzerland.
   [Palermo, Gianluca; Zaccaria, Vittorio; Silvano, Cristina] Politecn Milan, Milan, Italy.
C3 Universita della Svizzera Italiana; Polytechnic University of Milan
RP Mariani, G (corresponding author), Univ Lugano, ALaRI, Lugano, Switzerland.
EM marianig@alari.ch
RI Silvano, Cristina/AFI-5172-2022; PALERMO, GIANLUCA/U-5867-2019
OI Silvano, Cristina/0000-0003-1668-0883; PALERMO,
   GIANLUCA/0000-0001-7955-8012
FU Hasler Stiftung under the EMME project [11096]; European Community
   [FP7-ICT-248716-2PARMA, FP7-ICT-247999-COMPLEX, ARTEMIS-100230-SMECY]
FX This research is partially supported by the Hasler Stiftung under the
   EMME project (grant no. 11096), and by the European Community under the
   projects FP7-ICT-248716-2PARMA, FP7-ICT-247999-COMPLEX, and
   ARTEMIS-100230-SMECY.
CR [Anonymous], 2003, QUAL ENG
   [Anonymous], 2005, Single-and multi-objective evolutionary design optimization assisted by gaussian random field metamodels
   Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   Banerjee S, 2008, J SYST ARCHITECT, V54, P797, DOI 10.1016/j.sysarc.2008.02.003
   Bergamaschi Reinaldo, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P708
   Bishop Christopher M., 2002, Neural Networks for Pattern Recognition
   Blum Adam., 1992, Neural Networks in C++: An Object-Oriented Framework for Building Connectionist Systems
   Castillo PA, 2008, LECT NOTES COMPUT SC, V4974, P175
   Cook H, 2008, DES AUT CON, P960
   Curtis-Maury M, 2008, IEEE T PARALL DISTR, V19, P1396, DOI 10.1109/TPDS.2007.70804
   Czyziak P., 1998, J MULTICRITERIA DECI, V7, P34
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Emmerich MTM, 2006, IEEE T EVOLUT COMPUT, V10, P421, DOI 10.1109/TEVC.2005.859463
   Gordon MI, 2002, ACM SIGPLAN NOTICES, V37, P291, DOI 10.1145/605432.605428
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Hwang CL, 2012, Multiple objective decision making-methods and applications: a state-of-the- art survey, DOI DOI 10.1007/978-3-642-45511-737
   Ipek E, 2006, ACM SIGPLAN NOTICES, V41, P195, DOI 10.1145/1168918.1168882
   Isci C, 2006, INT SYMP MICROARCH, P347
   Jin Y. C., 2000, P 2 ANN C GENETIC EV, P786
   Jin YC, 2001, IEEE C EVOL COMPUTAT, P592, DOI 10.1109/CEC.2001.934445
   Joseph PJ, 2006, INT SYMP MICROARCH, P161
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Knowles J, 2006, IEEE T EVOLUT COMPUT, V10, P50, DOI 10.1109/TEVC.2005.851274
   Kugele SC, 2007, PROCEEDINGS IEEE SOUTHEASTCON 2007, VOLS 1 AND 2, P472, DOI 10.1109/SECON.2007.342947
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Li B, 2009, J SYST ARCHITECT, V55, P457, DOI 10.1016/j.sysarc.2009.09.004
   Li YM, 2006, INT S HIGH PERF COMP, P15
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Mariani G, 2010, DES AUT CON, P120
   Mariani G, 2009, 2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), P21, DOI 10.1109/SASP.2009.5226331
   Martinez JA, 2009, EXTRAPOLATION, V50, P5, DOI 10.3828/extr.2009.50.1.2
   Masters T., 1993, PRACTICAL NEURAL NET
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Mignolet JY, 2009, IEEE MICRO, V29, P31, DOI 10.1109/MM.2009.46
   Nollet V, 2010, J SIGNAL PROCESS SYS, V60, P251, DOI 10.1007/s11265-008-0305-4
   Ozisikyilmaz Berkin, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P495, DOI 10.1109/ICPP.2008.36
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Palermo G, 2008, EMB SYST REAL TIME M, P7, DOI 10.1109/ESTMED.2008.4696986
   Renau J., 2005, SESC Simulator
   Shojaei H., 2009, P 46 C DES AUT DAC 0
   Simunic T, 2001, DES AUT CON, P524, DOI 10.1109/DAC.2001.935564
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Ykman-Couvreur C, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P78, DOI 10.1109/ICSAMOS.2006.300812
   Ykman-Couvreur C, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/1952522.1952528
NR 45
TC 11
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 20
DI 10.1145/2514641.2514647
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300006
DA 2024-07-18
ER

PT J
AU Abbas, H
   Fainekos, G
   Sankaranarayanan, S
   Ivancic, F
   Gupta, A
AF Abbas, Houssam
   Fainekos, Georgios
   Sankaranarayanan, Sriram
   Ivancic, Franjo
   Gupta, Aarti
TI Probabilistic Temporal Logic Falsification of Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Hybrid systems; testing; robustness; metric temporal logic
ID HYBRID SYSTEMS; REACHABILITY ANALYSIS; MODEL CHECKING; VERIFICATION;
   ROBUSTNESS; SIMULATION; CIRCUITS; COVERAGE; ANALOG
AB We present a Monte-Carlo optimization technique for finding system behaviors that falsify a metric temporal logic (MTL) property. Our approach performs a random walk over the space of system inputs guided by a robustness metric defined by the MTL property. Robustness is guiding the search for a falsifying behavior by exploring trajectories with smaller robustness values. The resulting testing framework can be applied to a wide class of cyber-physical systems (CPS). We show through experiments on complex system models that using our framework can help automatically falsify properties with more consistency as compared to other means, such as uniform sampling.
C1 [Abbas, Houssam] Arizona State Univ, Sch Elect Comp & Energy Eng, Tempe, AZ 85287 USA.
   [Fainekos, Georgios] Arizona State Univ, Sch Comp Informat & Decis Syst Eng, Tempe, AZ 85287 USA.
   [Sankaranarayanan, Sriram] Univ Colorado, Dept Comp Sci, Boulder, CO 80309 USA.
C3 Arizona State University; Arizona State University-Tempe; Arizona State
   University; Arizona State University-Tempe; University of Colorado
   System; University of Colorado Boulder
RP Fainekos, G (corresponding author), Arizona State Univ, Sch Comp Informat & Decis Syst Eng, Tempe, AZ 85287 USA.
EM fainekos@asu.edu
RI Fainekos, Georgios/A-9943-2009
OI Fainekos, Georgios/0000-0002-0456-2129; Gupta, Aarti/0000-0001-6676-9400
FU NSF [CNS-1017074, CNS-1116136, CNS-1016994]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1017074]
   Funding Source: National Science Foundation; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1116136,
   1016994] Funding Source: National Science Foundation
FX This work was partially supported by NSF grants CNS-1017074,
   CNS-1116136, and CNS-1016994.
CR Abbas H., 2011, TECH REP
   Abbas H, 2011, LECT NOTES COMPUT SC, V6996, P503, DOI 10.1007/978-3-642-24372-1_39
   Alur R, 2003, P IEEE, V91, P11, DOI 10.1109/JPROC.2002.805817
   Alur R, 2003, LECT NOTES COMPUT SC, V2623, P4
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Alur R, 2000, P IEEE, V88, P971, DOI 10.1109/5.871304
   Andrieu C, 2003, MACH LEARN, V50, P5, DOI 10.1023/A:1020281327116
   Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   [Anonymous], UNDERSTANDING MOLECU
   [Anonymous], 1998, MATHEMATICAL CONTROL
   Bandemer H., 1995, Fuzzy Sets, Fuzzy Logic, Fuzzy Methods with Applications
   Bhatia A, 2004, LECT NOTES COMPUT SC, V2993, P142
   Boyd S., 2004, CONVEX OPTIMIZATION
   Branicky MS, 2006, IEE P-CONTR THEOR AP, V153, P575, DOI 10.1049/ip-cta:20050152
   CHIB S, 1995, AM STAT, V49, P327, DOI 10.2307/2684568
   Clarke E, 2009, LECT NOTES COMPUT SC, V5394, P149
   Cormen TH, 2001, INTRODUCTION TO ALGO
   Dang T, 2004, LECT NOTES COMPUT SC, V3312, P21
   Dang T, 2008, IEEE DECIS CONTR P, P4049, DOI 10.1109/CDC.2008.4739371
   de Alfaro L, 2004, LECT NOTES COMPUT SC, V3142, P97
   Donzé A, 2007, LECT NOTES COMPUT SC, V4416, P174
   Egerstedt Magnus, 2009, Control Theoretic Splines: Optimal Control, Statistics, and Path Planning
   Esposito J. M., 2004, ACM Transactions on Modeling and Computer Simulation, V14, P363, DOI 10.1145/1029174.1029177
   Esposito J. M., 2004, PROCEEDINGS OF THE I
   Esterel Technologies, 2011, SCADE SUCCESS STORIE
   Fainekos G. E., 2006, TECH REP MS CIS 06 0
   Fainekos GE, 2006, LECT NOTES COMPUT SC, V4202, P171
   Fainekos GE, 2009, REAL TIM SYST SYMP P, P345, DOI 10.1109/RTSS.2009.26
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Fehnker A, 2004, LECT NOTES COMPUT SC, V2993, P326
   Frehse G., 2011, PROCEEDINGS OF THE 2
   Girard A, 2006, LECT NOTES COMPUT SC, V3927, P272
   Grosu R, 2005, LECT NOTES COMPUT SC, V3440, P271
   Henzinger TA, 1998, J COMPUT SYST SCI, V57, P94, DOI 10.1006/jcss.1998.1581
   Henzinger TA, 1996, IEEE S LOG, P278, DOI 10.1109/LICS.1996.561342
   Julius AA, 2007, LECT NOTES COMPUT SC, V4416, P329
   Kapinski J, 2003, LECT NOTES COMPUT SC, V2623, P283
   KOPPERMAN R, 1988, AM MATH MON, V95, P89, DOI 10.2307/2323060
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Lamine K. B., 2000, Proceedings of the IASTED International Conference Robotics and Applications, P116
   Lee E. A., 2003, STRUCTURE AND INTERP
   Lerda F, 2008, LECT NOTES COMPUT SC, V4981, P344
   Lovász L, 2006, SIAM J COMPUT, V35, P985, DOI 10.1137/S009753970544727X
   Lovasz L., 2003, TECH REP MSR TR 2003
   Lygeros J, 2003, IEEE T AUTOMAT CONTR, V48, P2, DOI 10.1109/TAC.2002.806650
   Mathworks, 2011, SIMULINK USER STORIE
   Nahhal T, 2007, LECT NOTES COMPUT SC, V4590, P449
   Nghiem T, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P211
   Plaku E, 2007, LECT NOTES COMPUT SC, V4590, P463
   Plaku E, 2009, LECT NOTES COMPUT SC, V5505, P368, DOI 10.1007/978-3-642-00768-2_31
   Press W.H., 1992, NUMERICAL RECIPES TH
   Randall D, 2006, COMPUT SCI ENG, V8, P30, DOI 10.1109/MCSE.2006.30
   Rizk A, 2008, LECT N BIOINFORMAT, V5307, P251, DOI 10.1007/978-3-540-88562-7_19
   ROMELIN HE, 1994, J GLOBAL OPTIM, V5, P101, DOI 10.1007/BF01100688
   Rubinstein R. Y., 2008, WILEY SERIES IN PROB
   Sanfelice RG, 2010, AUTOMATICA, V46, P239, DOI 10.1016/j.automatica.2009.09.026
   Sankaranarayanan Sriram., 2007, PROC ESEC FSE 07, P321
   Seda A. K., 2008, COMPUT J, V53, P4
   SMITH RL, 1984, OPER RES, V32, P1296, DOI 10.1287/opre.32.6.1296
   Smith RL, 1996, 1996 WINTER SIMULATION CONFERENCE PROCEEDINGS, P260, DOI 10.1145/256562.256619
   Tripakis S., 2009, Model-Based Design of Embedded Systems, P383
   Younes HLS, 2006, INFORM COMPUT, V204, P1368, DOI 10.1016/j.ic.2006.05.002
   ZABINSKY ZB, 1993, J GLOBAL OPTIM, V3, P171, DOI 10.1007/BF01096737
   Zhao QC, 2003, IEEE CONTR SYST MAG, V23, P49, DOI 10.1109/MCS.2003.1213603
NR 64
TC 98
Z9 114
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 95
DI 10.1145/2465787.2465797
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Misailovic, S
   Kim, D
   Rinard, M
AF Misailovic, Sasa
   Kim, Deokhwan
   Rinard, Martin
TI Parallelizing Sequential Programs with Statistical Accuracy Tests
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Parallelization; accuracy; trade-off;
   interactive
AB We present QuickStep, a novel system for parallelizing sequential programs. Unlike standard parallelizing compilers (which are designed to preserve the semantics of the original sequential computation), QuickStep is instead designed to generate (potentially nondeterministic) parallel programs that produce acceptably accurate results acceptably often. The freedom to generate parallel programs whose output may differ (within statistical accuracy bounds) from the output of the sequential program enables a dramatic simplification of the compiler, a dramatic increase in the range of applications that it can parallelize, and a significant expansion in the range of parallel programs that it can legally generate.
   Results from our benchmark set of applications show that QuickStep can automatically generate acceptably accurate and efficient parallel programs-the automatically generated parallel versions of five of our six benchmark applications run between 5.0 and 7.8 times faster on eight cores than the original sequential versions. These applications and parallelizations contain features (such as the use of modern object-oriented programming constructs or desirable parallelizations with infrequent but acceptable data races) that place them inherently beyond the reach of standard approaches.
C1 [Misailovic, Sasa; Kim, Deokhwan; Rinard, Martin] MIT, CSAIL, Stata Ctr, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT)
RP Misailovic, S (corresponding author), MIT, CSAIL, Stata Ctr, 32 Vassar St, Cambridge, MA 02139 USA.
EM misailo@csail.mit.edu
FU DARPA [FA8750-tion]; NSF [0811397, 0835652, 0905244, 1036241]; Division
   of Computing and Communication Foundations; Direct For Computer & Info
   Scie & Enginr [0905244, 0811397, 1036241] Funding Source: National
   Science Foundation; Div Of Information & Intelligent Systems; Direct For
   Computer & Info Scie & Enginr [0835652] Funding Source: National Science
   Foundation
FX This research was supported by DARPA Cooperative Agreement FA8750-tion,
   and NSF Awards 0811397, 0835652, 0905244, and 1036241.
CR Aleen F., 2009, P ASPLOS
   BARNES J, 1986, NATURE, V324, P446, DOI 10.1038/324446a0
   Berger E., 2006, P PLDI
   BLUME W, 1992, IEEE T PARALL DISTR, V3, P643, DOI 10.1109/71.180621
   Blume William, 1995, INT J PARALLEL PROGR
   Bolosky W, 1993, P MICRO
   Bridges M., 2007, P MICRO
   BROWNING R, 1995, SCANNING, V17, P250, DOI 10.1002/sca.4950170406
   Carbin M., 2011, P ECOOP
   Chaudhuri S., 2011, P ESEC FSE
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   De Bosschere K., 2008, P HIPEAC IND WORKSH
   Demsky B., 2005, P ICSE
   Demsky B., 2006, P ISSTA
   Ding C., 2007, P PLDI
   Ding YH, 2003, LECT NOTES COMPUT SC, V2624, P274, DOI 10.1007/3-540-35767-X_18
   DINNING A, 1991, P ACM ONR WORKSH PAR
   Hall M.W., 1996, IEEE COMPUTER
   Harris J., 1990, P 60 ANN INT M SOC E
   HERLIHY M, 1993, P ISCA
   HOEFFDING W, 1963, J AM STAT ASSOC, V58, P13, DOI 10.2307/2282952
   Hoffmann H., 2009, USING CODE PERFORATI
   Jin G., 2011, P PLDI
   Kim D., 2011, P PLDI
   Kirsch C., 2011, 201103 U SALZB DEP C
   Lattner C., 2004, P CGO
   Meng J., 2009, P IPDPS
   Meng J., 2010, P IPDPS
   Misailovic S., 2011, MITCSAILTR2011003
   Misailovic S., 2010, MITCSAILTR2010007
   Misailovic S., 2010, P ICSE
   Misailovic S., 2011, P SAS
   Misailovic Sasa, 2010, MITCSAILTR2010038
   Nguyen H., 2007, P ISMM
   Nieh J., 1992, CSLTR92537 STANF U
   Perkins J., 2009, P SOSP
   Prabhu M., 2005, P PPOPP
   Rauchwerger L., 1995, P ICS
   Rauchwerger L., 1995, P PLDI
   Rinard M, 2006, P ICS
   Rinard M., 1994, THESIS STANFORD U ST
   Rinard M., 2010, P OOPSLA ONW
   Rinard M., 2003, P OOPSLA ONW SESS
   Rinard M., 2007, P OOPSLA
   Rinard M., 2004, P OSDI
   Rinard M., 1997, ACM T PROGR LANG SYS, V19, P6
   Rus S., 2007, P ICS
   Sidiroglou S., 2011, P ESEC FSE
   Tinker P., 1988, P LFP
   Tournavitis G., 2009, P PLDI
   Udupa A., 2011, P PLDI
   Wald Abraham, 1947, SEQUENTIAL ANAL
   Woo S.C., 1995, Proceedings of ISCA
NR 53
TC 27
Z9 37
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 88
DI 10.1145/2465787.2465790
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Reineke, J
   Grund, D
AF Reineke, Jan
   Grund, Daniel
TI Sensitivity of Cache Replacement Policies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Performance; Verification; Measurement-based timing
   analysis; cache performance; replacement policy; worst-case execution
   time; WCET analysis; predictability
ID WCET; PIPELINES
AB The sensitivity of a cache replacement policy expresses to what extent the execution history may influence the number of cache hits and misses during program execution. We present an algorithm to compute the sensitivity of a replacement policy. We have implemented this algorithm in a tool called RELACS that can handle a large class of replacement policies including LRU, FIFO, PLRU, and MRU. Sensitivity properties obtained with RELACS demonstrate that the execution history can have a strong impact on the number of cache hits and misses if FIFO, PLRU, or MRU is used. A simple model of execution time is used to evaluate the impact of cache sensitivity on measured execution times. The model shows that measured execution times may strongly underestimate the worst-case execution time for FIFO, PLRU, and MRU.
C1 [Reineke, Jan; Grund, Daniel] Univ Saarland, Dept Comp Sci, D-66123 Saarbrucken, Germany.
C3 Saarland University
RP Reineke, J (corresponding author), Univ Saarland, Dept Comp Sci, D-66123 Saarbrucken, Germany.
EM reineke@cs.uni-saarland.de
FU German Research Foundation (DFG) [SFB/TR 14 AVACS]; German-Israeli
   Foundation for Scientific Research and Development (GIF); European
   Community's Seventh Framework Programme [216008 (Predator)]
FX This work has been supported by the German Research Foundation (DFG) as
   part of SFB/TR 14 AVACS, the German-Israeli Foundation for Scientific
   Research and Development (GIF), and by the European Community's Seventh
   Framework Programme FP7 under grant agreement number 216008 (Predator).
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   Al-Zoubi H., 2004, Proceedings of the 42nd annual Southeast regional conference, P267, DOI DOI 10.1145/986537.986601
   [Anonymous], THESIS
   Berg C., 2006, PROCEEDINGS OF THE 6
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Deverge J.-F., 2005, PROCEEDINGS OF THE 5
   Eklov D., 2011, 2011 International Conference on Parallel Processing, P165, DOI 10.1109/ICPP.2011.15
   Engblom J, 2002, LECT NOTES COMPUT SC, V2491, P334
   Ferdinand Christian., 2001, EMSOFT 01, P469
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Lawler E. L., 1966, P INT S THEOR GRAPHS, P209
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Reineke J, 2008, ACM SIGPLAN NOTICES, V43, P51, DOI 10.1145/1379023.1375665
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Reineke Jan, 2008, THESIS
   Schlickling M, 2010, ACM SIGPLAN NOTICES, V45, P67, DOI 10.1145/1755951.1755899
   Silberschatz A., 2005, OPERATING SYSTEM CON, V2nd
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   VERA X, 2003, SIGMETRICS PERFORM E, V31, P272
   WENZEL I, 2006, THESIS TU WIEN
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
NR 23
TC 9
Z9 10
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 42
DI 10.1145/2435227.2435238
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Di Biagio, A
   Agosta, G
   Sykora, M
   Silvano, C
AF Di Biagio, Andrea
   Agosta, Giovanni
   Sykora, Martino
   Silvano, Cristina
TI Architecture Optimization of Application-Specific Implicit Instructions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performances; Pipeline architecture; implicit instruction issue
AB Dynamic configuration of application-specific implicit instructions has been proposed to better exploit the available parallelism at the instruction level in pipelined processors. The support of such implicit instruction issue-requires the pipeline to be extended with a trigger table that describes the instruction implicitly issued as a response to a value written into a triggering register by a triggering instruction (which may be an add or sub instruction). In this article, we explore the design optimization of the trigger table to maximize the number of instructions that can be implicitly issued while keeping the limited size of the trigger table. The concept of implicitly issued instruction has been formally defined by considering the inter-basic block analysis of control and data dependencies. A compilation tool chain has been developed to automatically identify the optimization opportunities, taking into account the constraints imposed by control and data dependencies as well as by architectural limitations. The proposed solutions have been applied to the case of a baseline scalar MIPS processor where, for the selected set of benchmarks (DSPStone and Mibench/automotive), we obtained an average speedup of 17%.
C1 [Agosta, Giovanni] Politecn Milan, DEI, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Agosta, G (corresponding author), Politecn Milan, DEI, Piazza L da Vinci 32, I-20133 Milan, Italy.
EM agosta@elet.polimi.it
RI Silvano, Cristina/AFI-5172-2022
OI Silvano, Cristina/0000-0003-1668-0883; Agosta,
   Giovanni/0000-0002-0255-4475
CR [Anonymous], LANGUAGE DRIVEN EXPL
   [Anonymous], 1997, Microprocessor Architectures: from VLIW to TTA
   [Anonymous], 2006, COMPILERS PRINCIPLES
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Benini L, 2002, DES AUTOM EMBED SYST, V7, P183, DOI 10.1023/A:1019722105713
   Bracy A, 2004, INT SYMP MICROARCH, P18
   GATHAUS MR, 2001, P IEEE 4 ANN WORKSH
   Gochman S., 2003, INTEL TECHNOLOGY J, V07, P21
   Gordon-Ross A, 2005, IEEE T COMPUT, V54, P1203, DOI 10.1109/TC.2005.165
   HEINRICH J, 1993, MIPS R4000 MICROPROC
   Hrishikesh MS, 2002, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2002.1003558
   Hu S., 2006, Twelfth International Symposium on High-Performance Computer Architecture, P41
   Hu SL, 2004, INT SYM CODE GENER, P213
   Kreahling W, 2006, ACM SIGPLAN NOTICES, V41, P64, DOI 10.1145/1134650.1134661
   Krishnaswamy Arvind., 2005, ACM Transactions on Embedded Computing Systems (TECS), V4, P3, DOI DOI 10.1145/1053271.1053273
   RIXNER S., 2000, P INT S HIGH PERF CO
   Sassone PG, 2004, INT SYMP MICROARCH, P7
   Sykora M, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1509
   Zivojnovic Vojin, 1994, P INT C SIGN PROC AP
NR 19
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 44
DI 10.1145/2331147.2331154
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300006
DA 2024-07-18
ER

PT J
AU Li, CX
   Jha, NK
   Raghunathan, A
AF Li, Chunxiao
   Jha, Niraj K.
   Raghunathan, Anand
TI Secure Reconfiguration of Software-Defined Radio
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Security; Performance; Design; Software defined radio;
   reconfiguration; virtualization
AB Software-defined radio (SDR) implements a radio system in software that executes on a programmable processor. The components of SDR, such as the filters, amplifiers, and modulators, can be easily reconfigured to adapt to the operating environment and user preferences. However, the flexibility of radio reconfiguration brings along the serious security concern of malicious modification of software in the SDR system, leading to radio malfunction and interference with other users' communications. Both the SDR device and the network need to be protected from such malicious radio reconfiguration.
   In this article, a new architecture targeted at protecting SDR devices from malicious reconfiguration is proposed. The architecture is based on robust separation of the radio operation environment and user application environment, through the use of virtualization. A new radio middleware layer is designed to securely intercept all attempts to reconfigure the radio, and a security policy monitor checks the target configuration against security policies that represent the interests of various parties. Even if the operating system in the user application environment is compromised, the proposed architecture can ensure secure reconfiguration in the radio operation environment. We have prototyped the proposed secure SDR architecture using VMware and the GNU Radio toolkit and demonstrate that overheads incurred by the architecture are small and tolerable. Therefore, we believe that the proposed solution could be applied to address secure SDR reconfiguration in both general-purpose and embedded computing systems.
C1 [Li, Chunxiao; Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Princeton University; Purdue University System; Purdue University
RP Li, CX (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM chunxiao@princeton.edu; jha@princeton.edu; raghunathan@purdue.edu
RI Jha, Nandan Kumar/AAX-9516-2020; Raghunathan, Anand/HLQ-2491-2023
OI Raghunathan, Anand/0000-0002-4624-564X
CR [Anonymous], 2007, OTT LIN S
   BRAWERMAN A., 2005, P IEEE INT C COMM, V5
   Brawerman A., 2004, P INT WORKSH MOB MAN, P98
   FALK R, 2002, SDRF02I0056
   Flanigan P., 2005, P SOFTW DEF RAD TECH
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   HILL R., 2005, P WORLD WIR C
   Jones ST, 2006, USENIX ASSOCIATION PROCEEDINGS OF THE 2006 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Kurdziel M, 2005, IEEE MILIT COMMUN C, P2244
   Lee P., SDR Architecture
   Michael LB, 2002, 13TH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOL 1-5, PROCEEDINGS, P442, DOI 10.1109/PIMRC.2002.1046740
   Michael LB, 2002, IEEE COMMUN MAG, V40, P88, DOI 10.1109/MCOM.2002.1018012
   Mulliner C., Fuzzing the phone in your phone
   MYAGMAR S., 2008, THESIS U ILLINOIS UR
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Sakaguchi K, 2003, IEICE T COMMUN, VE86B, P3417
   *SDR FOR, 2002, SDRF02A0003
   *SDR FOR, 2002, SDRF02A0006
   *SDR FOR, 2004, SDRF04I0023
   *SDR FOR, 2003, SDRF03I0010
   *SDR FOR, 2005, SDRF04W0006
   SDR FORUM, 2004, HARDW ABSTR LAYER WO
   SDR FORUM, 1999, ARCH EL SDR SYST REL
   SDR FORUM SYSTEM INTERFACE WORKING GROUP, 2003, API POS PAP
   TONMUKAYAKUL A., 2004, P TEL POL RES C
   Uchikawa H, 2002, 13TH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOL 1-5, PROCEEDINGS, P437, DOI 10.1109/PIMRC.2002.1046739
NR 26
TC 1
Z9 5
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 10
DI 10.1145/2146417.2146427
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400010
DA 2024-07-18
ER

PT J
AU Schliecker, S
   Ernst, R
AF Schliecker, Simon
   Ernst, Rolf
TI Real-Time Performance Analysis of Multiprocessor Systems with Shared
   Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Reliability; Verification; Real-time; multiprocessor
   performance analysis; shared memory
ID SCHEDULABILITY ANALYSIS; MODEL
AB Predicting timing behavior is key to reliable real-time system design and verification, but becomes increasingly difficult for current multiprocessor systems on chip. The integration of formerly separate functionality into a single multicore system introduces new intercore timing dependencies resulting from the common use of the now shared resources.
   This feedback of system timing on local timing makes traditional performance analysis approaches inappropriate. This article presents a general methodology to model the shared resource traffic and consider its effect on the local task execution. The aggregate busy time captures the timing of multiple accesses to a shared memory far better than the traditional models that focus on the timing of individual events. An iterative approach is proposed to tackle the analysis dependencies that exist in systems with event-driven task activation and dynamic resource arbitration.
C1 [Schliecker, Simon; Ernst, Rolf] Tech Univ Carolo Wilhelmina Braunschweig, D-38106 Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Schliecker, S (corresponding author), Tech Univ Carolo Wilhelmina Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
EM schliecker@ida.ing.tu-bs.de; ernst@ida.ing.tu-bs.de
CR ADILETTA M, 2002, NETWORK PROCESS, V6
   Albers K, 2006, EUROMICRO, P97, DOI 10.1109/ECRTS.2006.12
   Altmeyer S, 2009, EUROMICRO, P109, DOI 10.1109/ECRTS.2009.21
   ANDREI A, 2008, P 21 INT C VLSI DES
   Barre J, 2008, LECT NOTES COMPUT SC, V4934, P161, DOI 10.1007/978-3-540-78153-0_13
   BEKOOIJ M, 2004, P SCOPES WORKSH
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bletsas K, 2005, 11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P525, DOI 10.1109/RTCSA.2005.48
   Brandenburg BB, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P342, DOI 10.1109/RTAS.2008.27
   BUSQUETSMATAIX JV, 1996, P 2 REAL TIM TECHN A
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   CROWLEY P, 2003, P HPCA 9 WORKSH NETW, P36
   ERICSSON C, 1998, P NORD WORKSH PROGR, V63
   GARY S, 1994, IEEE DES TEST COMPUT, V11, P14, DOI 10.1109/54.329447
   GRESSER K, 1993, P 5 EUR WORKSH REAL, P118
   Gutierrez JCP, 1997, EUROMICRO, P136, DOI 10.1109/EMWRTS.1997.613774
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   HENDRIKS M, 2006, P WORKSH PAR DISTR R
   HENRIKSSON T, 2007, P WORKSH EMB SYST RE
   HENZINGER T, 2006, P REAL TIM EMB TECHN
   IVERS M, 2007, P 15 INT C REAL TIM
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kirner R, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P333, DOI 10.1109/ISORC.2008.65
   Lee CG, 2001, IEEE T SOFTWARE ENG, V27, P805, DOI 10.1109/32.950317
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   PALENCIA JC, 1998, P 19 REAL TIM SYST S
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   PETTERS S, 2001, P WORKSH REAL TIM EM
   Pop P, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P184
   Pop T, 2006, EUROMICRO, P203, DOI 10.1109/ECRTS.2006.31
   RICHTER K, 2003, P 24 REAL TIM SYST S
   SCHLIECKER S, 2010, P DES AUT TEST EUR
   SCHLIECKER S, 2009, IEEE T IND INF, V5
   Schliecker S., 2008, P 6 INT C HARDW SOFT
   SCHLIECKER S, 2006, P IEEE N E WORKSH CI, P249
   Schliecker Simon., 2006, Proc. of the 4th international conference on Hardware/software codesign and system synthesis, P288
   Schoeberl M., 2009, P 9 INT WORKSH WORST
   Segars S, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P230, DOI 10.1109/ICCD.1998.727055
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Staschulat J., 2005, SYMTA P PERFORMANCE
   Staschulat J, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274863
   STEIN S, 2008, CONVERGENCE SYMTA S
   STOHR J, 2005, P 17 EUR C REAL TIM
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
NR 49
TC 35
Z9 38
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 22
DI 10.1145/1880050.1880058
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500008
DA 2024-07-18
ER

PT J
AU Bini, E
   Buttazzo, G
   Lipari, G
AF Bini, Enrico
   Buttazzo, Giorgio
   Lipari, Giuseppe
TI Minimizing CPU Energy in Real-Time Systems with Discrete Speed
   Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Algorithms; Design; Performance; Theory; Real-time systems; CPU energy
AB This article presents a general framework to analyze and design embedded systems minimizing the energy consumption without violating timing requirements. A set of realistic assumptions is considered in the model in order to apply the results in practical real-time applications. The processor is assumed to have as a set of discrete operating modes, each characterized by speed and power consumption. The energy overhead and the transition delay incurred during mode switches are considered. Task computation times are modeled with a part that scales with the speed and a part having a fixed duration, to take I/O operations into account.
   The proposed method allows to compute the optimal sequence of voltage/speed changes that approximates the minimum continuous speed, which guarantees the feasibility of a given set of real-time tasks, without violating the deadline constraints. The analysis is performed both under fixed and dynamic priority assignments.
C1 [Bini, Enrico; Buttazzo, Giorgio; Lipari, Giuseppe] Scuola Super Sant Anna, Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Bini, E (corresponding author), Scuola Super Sant Anna, Pisa, Italy.
EM bini@sssup.it; giorgio@sssup.it; lipari@sssup.it
RI Lipari, Giuseppe/E-7761-2010; Bini, Enrico/I-8296-2016
OI Bini, Enrico/0000-0001-9205-584X; Lipari, Giuseppe/0000-0002-7544-5309
CR AbouGhazaleh N, 2003, COMPILERS AND OPERATING SYSTEMS FOR LOW POWER, P37
   Almeida L, 2002, IEEE T IND ELECTRON, V49, P1189, DOI 10.1109/TIE.2002.804967
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bini E, 2005, EUROMICRO, P3, DOI 10.1109/ECRTS.2005.29
   BINI E, 2004, THESIS SCUOLA SUPERI
   Buttazzo GiorgioC., 2004, HARD REAL TIME COMPU
   Chandrakasan A., 1995, Low Power Digital CMOS Design
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   GRESSER K, 1993, P 5 EUR WORKSH REAL, P118
   Hong IK, 1998, REAL TIM SYST SYMP P, P178, DOI 10.1109/REAL.1998.739744
   Irani S, 2003, SIAM PROC S, P37
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Lee S, 2000, DES AUT CON, P806
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu YB, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P116
   Mochocki B, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P726, DOI 10.1109/ICCAD.2002.1167612
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Qadi A, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P52, DOI 10.1109/REAL.2003.1253253
   Quan G, 2004, REAL TIM SYST SYMP P, P309
   Rabaey J.M., 2002, Digital Integrated CircuitA Design Perspective, V2nd ed.
   Richter K, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P506, DOI 10.1109/DATE.2002.998348
   Ripoll I, 1996, REAL-TIME SYST, V11, P19, DOI 10.1007/BF00365519
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Scordino C, 2006, IEEE T COMPUT, V55, P1509, DOI 10.1109/TC.2006.190
   Seth K, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P40, DOI 10.1109/REAL.2003.1253252
   SHIN I, 2003, P IEEE REAL TIM SYST, P2
   TAL J, 1978, PULSEWIDTH MODULATED
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhuo JL, 2005, DES AUT CON, P628, DOI 10.1109/DAC.2005.193887
NR 34
TC 45
Z9 53
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 31
DI 10.1145/1550987.1550994
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800007
DA 2024-07-18
ER

PT J
AU Mitra, S
   Liberzon, D
   Lynch, N
AF Mitra, Sayan
   Liberzon, Daniel
   Lynch, Nancy
TI Verifying Average Dwell Time of Hybrid Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th International Workshop on Hybrid Systems - Computation and Control
CY MAR 29-31, 2006
CL Santa Barbara, CA
SP Natl Sci Fdn, SRI Int, Univ Calif Santa Barbara
DE Hybrid systems; simulation relation; optimization-based verification
ID SUPERVISORY CONTROL; SWITCHED SYSTEMS; STABILITY
AB Average dwell time (ADT) properties characterize the rate at which a hybrid system performs mode switches. In this article, we present a set of techniques for verifying ADT properties. The stability of a hybrid system A can be verified by combining these techniques with standard methods for checking stability of the individual modes of A.
   We introduce a new type of simulation relation for hybrid automata-switching simulation-for establishing that a given automaton A switches more rapidly than another automaton B. We show that the question of whether a given hybrid automaton has ADT tau(a) can be answered either by checking an invariant or by solving an optimization problem. For classes of hybrid automata for which invariants can be checked automatically, the invariant-based method yields an automatic method for verifying ADT; for automata that are outside this class, the invariant has to be checked using inductive techniques. The optimization-based method is automatic and is applicable to a restricted class of initialized hybrid automata. A solution of the optimization problem either gives a counterexample execution that violates the ADT property, or it confirms that the automaton indeed satisfies the property. The optimization and the invariant-based methods can be used in combination to find the unknown ADT of a given hybrid automaton.
C1 [Mitra, Sayan; Liberzon, Daniel] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
   [Lynch, Nancy] MIT, Cambridge, MA 02139 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Massachusetts Institute of Technology (MIT)
RP Mitra, S (corresponding author), Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
EM mitras@illinois.edu; liberzon@uiuc.edu; lynch@csail.mit.edu
OI Mitra, Sayan/0000-0002-6672-8470
CR ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Alur R., 1992, LECTURE NOTES COMPUT, V736, P209, DOI [DOI 10.1007/3-540-57318-6_30, 10.1007/3-540-45027-0_11, DOI 10.1007/3-540-45027-0_11]
   [Anonymous], SWITCHING SYSTEMS CO
   [Anonymous], GLPK GNU LIN PROGR K
   [Anonymous], 2000, An Introduction to Hybrid Dynamical Systems
   Branicky MS, 1998, IEEE T AUTOMAT CONTR, V43, P475, DOI 10.1109/9.664150
   Branicky MS, 1998, IEEE T AUTOMAT CONTR, V43, P31, DOI 10.1109/9.654885
   BRANICKY MS, 1995, THESIS MIT CAMBRIDGE
   Chatterjee D, 2006, SIAM J CONTROL OPTIM, V45, P174, DOI 10.1137/040619429
   Cormen T.H., 1990, Introduction to Algorithms
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P114, DOI 10.1109/18.61109
   Floyd R.W., 1967, P S APPL MATH, V19, P19
   HEITMEYER C, 1994, REAL TIM SYST SYMP P, P120, DOI 10.1109/REAL.1994.342724
   Henzinger T. A., 1995, Proceedings of the Twenty-Seventh Annual ACM Symposium on the Theory of Computing, P373, DOI 10.1145/225058.225162
   Hespanha J. P., 1999, Proceedings of the 38th IEEE Conference on Decision and Control (Cat. No.99CH36304), P2655, DOI 10.1109/CDC.1999.831330
   Hespanha JP, 2003, AUTOMATICA, V39, P263, DOI 10.1016/S0005-1098(02)00241-8
   KHALIL H., 2014, Nonlinear Systems, V3rd
   Livadas C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P115, DOI 10.1109/REAL.1999.818833
   Lynch N, 2003, INFORM COMPUT, V185, P105, DOI 10.1016/S0890-5401(03)00067-1
   Lynch N, 1996, INFORM COMPUT, V128, P1, DOI 10.1006/inco.1996.0060
   Mitra S., 2007, THESIS MIT CAMBRIDGE
   Mitra S, 2005, ELECTRON NOTES THEOR, V125, P45, DOI 10.1016/j.entcs.2005.01.005
   Morse AS, 1996, IEEE T AUTOMAT CONTR, V41, P1413, DOI 10.1109/9.539424
   Vu L, 2007, AUTOMATICA, V43, P639, DOI 10.1016/j.automatica.2006.10.007
   Weinberg HB, 1996, REAL TIM SYST SYMP P, P62, DOI 10.1109/REAL.1996.563701
   Williams H., 1990, Model building in mathematical programming
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 51
TC 15
Z9 15
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 3
DI 10.1145/1457246.1457249
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 389YE
UT WOS:000262130700003
DA 2024-07-18
ER

PT J
AU Park, T
   Shin, KG
AF Park, Taejoon
   Shin, Kang G.
TI Attack-Tolerant Localization via Iterative Verification of Locations in
   Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Anomaly detection; attack-tolerance; localization; recursive least
   squares; sensor networks
AB In sensor networks, secure localization-determining sensors' locations in a hostile, untrusted environment-is a challenging, but very important, problem that has not yet been addressed effectively. This paper presents an attack-tolerant localization protocol, called Verification for Iterative Localization (VeIL), under which sensors cooperatively safeguard the localization service. By exploiting the high spatiotemporal correlation existing between adjacent nodes, VeIL realizes (a) adaptive management of a profile for normal localization behavior, and (b) distributed detection of false locations advertised by attackers by comparing them against the profile of normal behavior. Our analysis and simulation results show that VeIL achieves high-level tolerance to many critical attacks, and is computationally feasible on resource-limited sensors.
C1 [Park, Taejoon] Samsung Elect, Seoul, South Korea.
   [Park, Taejoon; Shin, Kang G.] Univ Michigan, Dept Elect Engn & Comp Sci, Real Time Comp Lab, Ann Arbor, MI 48109 USA.
C3 Samsung; Samsung Electronics; University of Michigan System; University
   of Michigan
RP Park, T (corresponding author), Samsung Elect, Seoul, South Korea.
EM taejoonp@eecs.umich.edu; kgshin@eecs.umich.edu
CR Akkaya K, 2005, I C COMP SYST APPLIC
   [Anonymous], 2003, P 4 ACM INT S MOB AD
   [Anonymous], P 1 INT WORKSH PEER
   [Anonymous], ADAPTIVE FILTER THEO, DOI DOI 10.1109/ISCAS.2017.8050871
   [Anonymous], P 4 INT S INF PROC S
   [Anonymous], 2003, P 9 ANN INT C MOB CO
   [Anonymous], P 7 ANN INT C MOB CO
   BASALAJ W, 2001, PROXIMITY VISUALIZAT
   BORRIELLO G, 2005, P 3 ANN C MOB SYST A
   BULUSU N, 2000, IEEE PERSON COMM MAG, V7, P5
   Capkun  S., 2004, EPFLIC200444
   CHAN HW, 2003, P IEEE S SEC PRIV IE
   COSTA J, 2005, P INT C AC SPEECH SI
   Costa JA, 2006, ACM T SENSOR NETWORK, V2, P1
   *CROSSB TECHN, 2005, MICA MICA2 MOT SENS
   Eschenauer L., 2002, P 9 ACM C COMPUTER C
   HU L, 2004, P 10 INT C MOB COMM
   Jain R, 2001, IEEE PERS COMMUN, V8, P48, DOI 10.1109/98.904899
   JI X, 2004, P 23 ANN JOINT C IEE
   LAZOS L, 2004, P 3 ACM WORKSH WIR S
   Liu D., 2005, P 4 INT S INF PROC S
   Mishra A, 2004, IEEE WIREL COMMUN, V11, P48, DOI 10.1109/MWC.2004.1269717
   NICOLESCU D, 2001, P GLOB TEL C GLOBECO
   Park T, 2005, IEEE T MOBILE COMPUT, V4, P297, DOI 10.1109/TMC.2005.44
   Pathirana PN, 2005, IEEE T MOBILE COMPUT, V4, P285, DOI 10.1109/TMC.2005.43
   Patwari N, 2003, IEEE T SIGNAL PROCES, V51, P2137, DOI 10.1109/TSP.2003.814469
   PRIYANTHA NB, 2005, P 24 ANN JOINT C IEE
   Sastry N., 2003, P 2 ACM WORKSH WIR S
   SAVARESE C, 2002, USENIX ANN TECHN C U
   WATERS B, 2003, TR66703 PRINC U
   WHITEHOUSE K, 2002, P 1 ACM INT WORKSH W
   Zhang Y, 2000, P 6 ANN INT C MOB CO
NR 32
TC 15
Z9 15
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 2
DI 10.1145/1457246.1457248
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 389YE
UT WOS:000262130700002
DA 2024-07-18
ER

PT J
AU Wilhelm, R
   Engblom, J
   Ermedahl, A
   Holsti, N
   Thesing, S
   Whalley, D
   Bernat, G
   Ferdinand, C
   Heckmann, R
   Mitra, T
   Mueller, F
   Puaut, I
   Puschner, P
   Staschulat, J
   Stenström, P
AF Wilhelm, Reinhard
   Engblom, Jakob
   Ermedahl, Andreas
   Holsti, Niklas
   Thesing, Stephan
   Whalley, David
   Bernat, Guillem
   Ferdinand, Christian
   Heckmann, Reinhold
   Mitra, Tulika
   Mueller, Frank
   Puaut, Isabelle
   Puschner, Peter
   Staschulat, Jan
   Stenstroem, Per
TI The worst-case execution-time problem -: Overview of methods and survey
   of tools
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Review
DE verification; reliability; hard real time; worst-case execution times
ID CACHE BEHAVIOR PREDICTION; TIMING ANALYSIS; ILP
AB The determination of upper bounds on execution times, commonly called worst-case execution times (WCETs), is a necessary step in the development and validation process for hard real-time systems. This problem is hard if the underlying processor architecture has components, such as caches, pipelines, branch prediction, and other speculative components. This article describes different approaches to this problem and surveys several commercially available tools(1) and research prototypes.
C1 [Wilhelm, Reinhard; Thesing, Stephan] Univ Saarland, Fachrichtung Informat, D-66041 Saarbrucken, Germany.
   [Engblom, Jakob] Virtutech AB, SE-11327 Stockholm, Sweden.
   [Ermedahl, Andreas] Malardalen Univ, Dept Comp Sci & Elect, SE-72123 Vasteras, Sweden.
   [Holsti, Niklas] Tidorum Ltd, FI-00200 Helsinki, Finland.
   [Whalley, David] Florida State Univ, Dept Comp Sci, Tallahassee, FL 32306 USA.
   [Mitra, Tulika] Natl Univ Singapore, Singapore, Singapore.
   [Mueller, Frank] N Carolina State Univ, Raleigh, NC 27695 USA.
   [Puschner, Peter] TU Vienna, Vienna, Austria.
   [Staschulat, Jan] TU Braunschweig, Braunschweig, Germany.
C3 Saarland University; Malardalen University; State University System of
   Florida; Florida State University; National University of Singapore;
   North Carolina State University; Technische Universitat Wien;
   Braunschweig University of Technology
RP Wilhelm, R (corresponding author), Univ Saarland, Fachrichtung Informat, D-66041 Saarbrucken, Germany.
RI Mitra, Tulika/HCI-5887-2022; Puschner, Peter/AAJ-1459-2020; Mitra,
   Tulika/J-4464-2017
OI Mitra, Tulika/0000-0003-4136-4188; Puschner, Peter/0000-0002-2495-0778
CR Anantaraman A, 2004, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2004.19
   ANANTARAMAN A, 2003, INT S COMP ARCH, P250
   [Anonymous], BEHAV INTERVALS EMBE
   [Anonymous], THESIS SAARLAND U
   [Anonymous], THESIS UPPSALA U
   [Anonymous], IEEE COMPUTER
   [Anonymous], THESIS CHALMERS U TE
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   ATANASSOV P, 1999, P 10 EUR WORKSH DEP, P109
   Berkelaar M., 1997, lp solve: A mixed integer linear program solver
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bernat G., 2005, J EMBED COMPUT, V1, P179
   Byhlin S, 2005, EUROMICRO, P249, DOI 10.1109/ECRTS.2005.7
   CARLSSON M, 2002, P 2 INT WORKSH REAL
   Chvatal V., 1983, Linear programming
   Clarke EM, 1999, MODEL CHECKING, P1
   Colin A, 2002, EUROMICRO, P50, DOI 10.1109/EMRTS.2002.1019185
   Colin A, 2001, EUROMICRO, P191, DOI 10.1109/EMRTS.2001.934029
   Colin A, 2001, EUROMICRO, P37
   COLIN A, 2002, J REAL TIME SYST, V18, P249
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   DESIKAN R, 2001, P 28 INT S COMP ARCH
   ENGBLOM J, 2002, THESIS UPPSALA U UPP
   ERIKSSON O, 2005, THESIS MALARDALEN U
   Ermedahl A, 2005, IEEE T COMPUT, V54, P1104, DOI 10.1109/TC.2005.139
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   Ferdinand C, 1999, SCI COMPUT PROGRAM, V35, P163, DOI 10.1016/S0167-6423(99)00010-6
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Ferdinand Christian., 2001, EMSOFT 01, P469
   Gansner ER, 2000, SOFTWARE PRACT EXPER, V30, P1203, DOI 10.1002/1097-024X(200009)30:11<1203::AID-SPE338>3.0.CO;2-N
   GRAHAM RL, 1966, AT&T TECH J, V45, P1563, DOI 10.1002/j.1538-7305.1966.tb01709.x
   Gustafsson J., 2005, P 10 IEEE INT WORKSH
   GUSTAFSSON J, 2003, 8 IEEE INT WORKSH OR
   Healy C, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P79, DOI 10.1109/RTTAS.1999.777663
   HEALY C, 2002, IEEE T SOFTWARE ENG, P763
   HEALY C, 2000, J REAL TIME SYST, P121
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Healy CA, 1999, IEEE T COMPUT, V48, P53, DOI 10.1109/12.743411
   HEALY CA, 1998, P 4 IEEE REAL TIM TE
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   HOFSTEE P, 2005, 11 S HIGH PERF COMP
   HOLSTI N, 2000, P EUSIPCO 2000 C 10
   HOLSTI N, 2000, ESA SP
   JAYASEELAN R., 2006, 12 IEEE REAL TIM EMB
   Kirner R, 2002, EUROMICRO, P31, DOI 10.1109/EMRTS.2002.1019183
   Kirner R., 2003, THESIS TU WIEN VIENN
   KIRNER R, 2003, P 7 INT WORKSH SOFTW, P298
   KIRNER R, 2002, 1318211040 TU WIEN I
   KREWELL K, 2005, IBM SPEEDS XBOX 360
   Langenbach M, 2002, LECT NOTES COMPUT SC, V2477, P294
   LI X, 2004, IEEE REAL TIM SYST S
   LI X, 2003, ACM DES AUT C DAC
   LI X, 2005, THESIS NATL U SINGAP
   Li XF, 2005, REAL-TIME SYST, V29, P27, DOI 10.1023/B:TIME.0000048933.15922.f9
   Li Y-T.S., 1999, ACM T DES AUTOMAT EL, V4, P3
   Li YTS, 1995, IEEE REAL TIME, P298, DOI 10.1109/REAL.1995.495219
   LI YTS, 1995, DES AUT CON, P456
   Li YTS, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P380, DOI 10.1109/ICCAD.1995.480144
   LIM SS, 1995, IEEE T SOFTWARE ENG, V21, P593, DOI 10.1109/32.392980
   Lundqvist T., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P255, DOI 10.1109/RTCSA.1999.811244
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Lundqvist T, 1999, REAL-TIME SYST, V17, P183, DOI 10.1023/A:1008138407139
   MITRA T, 2002, ACM SIGDA INT S SYST
   Mohan S, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P405
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Nielson F., 1999, Principles of Program Analysis
   OLUKOTUN K, 2005, FUTURE MICROPROCESSO
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   PUGH W, 1991, SUPERCOMPUTING 91, P4
   Puschner P, 2005, WORDS 2005: 10TH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE, PROCEEDINGS, P205, DOI 10.1109/WORDS.2005.36
   Puschner P, 1998, REAL TIM SYST SYMP P, P134, DOI 10.1109/REAL.1998.739738
   Puschner P., 1995, Computing maximum task execution times with linear programming techniques
   Puschner PP, 1997, REAL-TIME SYST, V13, P67, DOI 10.1023/A:1007905003094
   Ramaprasad H, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148
   REINEKE J, 2006, NOTION TIMI IN PRESS
   Sandell D., 2004, P 1 INT S LEV APPL F
   SEHLBERG D, 2005, THESIS MALARDALEN U
   Seth K, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P40, DOI 10.1109/REAL.2003.1253252
   SHAW AC, 1989, IEEE T SOFTWARE ENG, V15, P875, DOI 10.1109/32.29487
   SOUYRIS J, 2005, WCET 2005, P15
   Stappert F, 2000, J SYST ARCHITECT, V46, P339, DOI 10.1016/S1383-7621(99)00010-7
   STAPPERT F, 2001, P 4 INT C COMP ARCH
   STASCHULAT J, 2006, ECRTS
   Staschulat J., 2005, ECRTS
   Staschulat Jan., 2004, EMSOFT
   Theiling H, 2002, LECT NOTES COMPUT SC, V2491, P349
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Theiling H., 2002, THESIS U SAARLANDES
   Thesing S, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P625, DOI 10.1109/DSN.2003.1209972
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Vivancos E, 2001, P ACM SIGPLAN WORKSH, P88
   Wenzel I, 2005, THIRD IEEE WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE EMBEDDED AND UBIQUITOUS SYSTEMS, PROCEEDINGS, P7, DOI 10.1109/SEUS.2005.12
   WENZEL I, 2005, P DES AUT TEST EUR D
   White RT, 1999, REAL-TIME SYST, V17, P209, DOI 10.1023/A:1008190423977
   Wilhelm R, 2004, LECT NOTES COMPUT SC, V2937, P309
   WILHELM R, 2003, EUROMICRO WORKSH WCE
   Wilhelm Reinhard., 2005, Handbook on Embedded Systems, P14
   Wolf F, 2002, MICROELECTRON J, V33, P91, DOI 10.1016/S0026-2692(01)00108-2
   Wolf F, 2002, DES AUTOM EMBED SYST, V7, P271, DOI 10.1023/A:1019734423460
   Wolf F, 2001, IEEE T VLSI SYST, V9, P773, DOI 10.1109/92.974891
   ZHANG Y, 2005, THESIS MALARDALEN U
   [No title captured]
NR 102
TC 956
Z9 1067
U1 0
U2 41
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 36
DI 10.1145/1347375.1347389
PG 53
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900014
DA 2024-07-18
ER

PT J
AU Zhou, Y
   Lee, EA
AF Zhou, Ye
   Lee, Edward A.
TI Causality interfaces for actor networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; reliability; theory; verification; actors; behavioral types;
   causality; data flow; deadlock; discrete-event models; interfaces;
   synchronous languages; timed systems
ID PROGRAM DEPENDENCE GRAPH; EXTENSIONAL TREATMENT; SEMANTICS; DESIGN;
   MODEL
AB We consider concurrent models of computation where "actors" ( components that are in charge of their own actions) communicate by exchanging messages. The interfaces of actors principally consist of "ports," which mediate the exchange of messages. Actor-oriented architectures contrast with and complement object-oriented models by emphasizing the exchange of data between concurrent components rather than transformation of state. Examples of such models of computation include the classical actor model, synchronous languages, data-flow models, process networks, and discrete-event models. Many experimental and production languages used to design embedded systems are actor oriented and based on one of these models of computation. Many of these models of computation benefit considerably from having access to causality information about the components. This paper augments the interfaces of such components to include such causality information. It shows how this causality information can be algebraically composed so that compositions of components acquire causality interfaces that are inferred from their components and the interconnections. We illustrate the use of these causality interfaces to statically analyze timed models and synchronous language compositions for causality loops and data-flow models for deadlock. We also show that that causality analysis for each communication cycle can be performed independently and in parallel, and it is only necessary to analyze one port for each cycle. Finally, we give a conservative approximation technique for handling dynamically changing causality properties.
C1 [Zhou, Ye; Lee, Edward A.] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Zhou, Y (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
EM zhouye@eecs.berkeley.edu; eal@eecs.berkeley.edu
RI Lee, Edward/AAU-4604-2021
OI Lee, Edward/0000-0002-5663-0584
CR ABRAMSKY S, 1995, DEDUCTIVE PROGRAM DE
   AGHA G, 1990, COMMUN ACM, V33, P125, DOI 10.1145/83880.84528
   Alur R, 1999, FORM METHOD SYST DES, V15, P7, DOI 10.1023/A:1008739929481
   [Anonymous], 2002, ADV COMPUTERS
   [Anonymous], P WORKSH SOFTW ENG E
   [Anonymous], 1990, Introduction to Lattices and Order
   Arbab F, 2005, SCI COMPUT PROGRAM, V55, P3, DOI 10.1016/j.scico.2004.05.010
   Arbab F, 2004, MATH STRUCT COMP SCI, V14, P329, DOI 10.1017/S0960129504004153
   Armstrong JamesR., 2000, VHDL DESIGN REPRESEN, VSecond
   BENVENISTE A, 1990, IEEE T AUTOMAT CONTR, V35, P535, DOI 10.1109/9.53519
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry Gerard., 1996, The Constructive Semantics of Pure Esterel
   Broy M, 2001, THEOR COMPUT SCI, V258, P99, DOI 10.1016/S0304-3975(99)00322-9
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Buck J.T., 1993, Ph. D. Dissertation
   Cassandras Christos., 1993, Discrete Event Systems: Modeling and Performance Analysis
   Chakrabarti A, 2003, LECT NOTES COMPUT SC, V2855, P117
   de Alfaro L., 2001, LECT NOTES COMPUTER, V2211, P148
   de Kock EA, 2000, DES AUT CON, P402
   Dennis Jack B., 1974, Report MAC TM61
   EDWARDS SA, 2003, SCI COMPUT PROGRAMMI, V48
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   EKER J, 2002, UCBERLM0348 U CAL
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   Girault A, 1999, IEEE T COMPUT AID D, V18, P742, DOI 10.1109/43.766725
   GOESSLER G, 2005, 2 INT WORKSH EMB SOF
   GOESSLER G, 2005, SCI COMPUT PROGRAMMI, V55
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   HEWITT C, 1977, ARTIF INTELL, V8, P323, DOI 10.1016/0004-3702(77)90033-9
   HORWITZ S, 1988, SIGPLAN NOTICES, V23, P35
   Kahn G., 1977, INFORM PROCESSING
   Kahn Gilles, 1974, P IFIP C, P471
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Lee EA, 2005, LECT NOTES COMPUT SC, V3414, P25
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Lee EA, 1999, ANN SOFTW ENG, V7, P25, DOI 10.1023/A:1018998524196
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   LEE EA, 2005, FDN INTERFACE TECHNO
   LEE EA, 2004, C FORM METH MOD COD
   Lee EK, 2004, INFORMS J COMPUT, V16, P3, DOI 10.1287/ijoc.1030.0027
   LIU X, 2005, THESIS U CALIFORNIA
   LU X, 2006, UCBEECS200667 U CAL
   MATTHEWS SG, 1995, THEOR COMPUT SCI, V151, P195, DOI 10.1016/0304-3975(95)00051-W
   OTTENSTEIN KJ, 1984, SIGPLAN NOTICES, V19, P177, DOI 10.1145/390011.808263
   Papadopoulos GA, 2006, SCI COMPUT PROGRAM, V60, P27, DOI 10.1016/j.scico.2005.06.002
   Rutten JJMM, 2005, MATH STRUCT COMP SCI, V15, P93, DOI 10.1017/S0960129504004517
   SCHNEIDER K, 2004, INT C COMP ARCH SYNT
   Talcott C.L., 1996, Formal Methods for Open Object-Based Distributed Systems (FMOODS)
   Thies W., 2002, LNCS, V2304
   Tiller M., 2001, Introduction to Physical Modeling with Modelica
   WADGE WW, 1981, THEOR COMPUT SCI, V13, P3, DOI 10.1016/0304-3975(81)90108-0
   WEGNER P, 2005, WORKSH FDN INT COMP
   Winskel G., 1993, The Formal Semantics of Programming Languages
   WINTER M, 2002, 2 INT WORKSH COMP LA
   XIONG Y, 2002, THESIS U CALIFORNIA
   YATES RK, 1993, LNCS, V715
NR 59
TC 11
Z9 12
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 29
DI 10.1145/1347375.1347382
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wu, CH
   Kuo, TW
   Chang, LP
AF Wu, Chin-Hsien
   Kuo, Tei-Wei
   Chang, Li Ping
TI An efficient B-tree layer implementation for flash-memory storage
   systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; performance; algorithm; flash memory; B-tree; storage systems;
   embedded systems; database systems
AB With the significant growth of the markets for consumer electronics and various embedded systems, flash memory is now an economic solution for storage systems design. Because index structures require intensively fine-grained updates/modifications, block-oriented access over flash memory could introduce a significant number of redundant writes. This might not only severely degrade the overall performance, but also damage the reliability of flash memory. In this paper, we propose a very different approach, which can efficiently handle fine-grained updates/modifications caused by B-tree index access over flash memory. The implementation is done directly over the flash translation layer (FTL); hence, no modifications to existing application systems are needed. We demonstrate that when index structures are adopted over flash memory, the proposed methodology can significantly improve the system performance and, at the same time, reduce both the overhead of flash-memory management and the energy dissipation. The average response time of record insertions and deletions was also significantly reduced.
C1 [Wu, Chin-Hsien; Kuo, Tei-Wei] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Grad Inst Networking & Multimedia, Taipei 10764, Taiwan.
   [Chang, Li Ping] Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 30050, Taiwan.
C3 National Taiwan University; National Yang Ming Chiao Tung University
RP Wu, CH (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Grad Inst Networking & Multimedia, Taipei 10764, Taiwan.
EM d90003@csie.ntu.edu; ktw@csie.ntu.edu.tw; lpchang@cis.nctu.edu.tw
OI KUO, TEI-WEI/0000-0003-1974-0394
CR [Anonymous], P ACM S APPL COMP SA
   Bayer R., 1972, Acta Informatica, V1, P173, DOI 10.1007/BF00288683
   Becker B., 1996, VLDB Journal, V5, P264, DOI 10.1007/s007780050028
   Chang L.-P., 2002, REAL TIM EMB TECHN A
   Chang Li-Pin, 2004, ACM Transactions on Embedded Computing Systems (TECS)
   CHANG LP, 2001, C CONS EL ICCE IEEE
   COMER D, 1979, COMPUT SURV, V11, P121, DOI 10.1145/356770.356776
   DOUGLIS F, 1994, S OP SYST DES IMPL O, P25
   FREESTON M, 1995, SIGMOD C SAN JOS CA
   Garey M.R., 1979, COMPUTERS INTRACTABI
   HANJOON K, 1999, P COMP SOFTW APPL C
   KAWAGUCHI A, 1995, USENIX TECHN C UN AD
   KIM HJ, 1999, ANN INT COMP SOFTW A
   Kim Jesung., 2002, IEEE Transactions on Consumer Electronics - IEEE TRANS CONSUM ELECTRON, V48
   KUO TW, 1999, INT C DAT ENG ICDE S
   PARK C, 2003, INT C HARDW SOFTW CO
   PARK C, 2004, INT S LOW POW EL DES
   *RAM GEHRK, 2003, DAT MAN SYST
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Vazirani V.V., 2001, Approximation algorithms, V1
   WOODHOUSE D, JFFS J FLASH FILE SY
   WU CH, 2004, INT C HARDW SOFTW CO
   WU CH, 2006, INT S OBJ COMP OR RE
   WU M, 1994, P INT C ARCH SUPP PR
   Yokota H, 1999, PROC INT CONF DATA, P448, DOI 10.1109/ICDE.1999.754961
   1998, COMPACT FLASH 1 4 SP
   1999, SMARTMEDIA SPECIFICA
NR 27
TC 86
Z9 103
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 3
AR 19
DI 10.1145/1275986.1275991
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LC
UT WOS:000256880500005
DA 2024-07-18
ER

PT J
AU Hussein, D
   Bhat, G
AF Hussein, Dina
   Bhat, Ganapati
TI CIM: A Novel Clustering-based Energy-Efficient Data Imputation Method
   for Human Activity Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Human activity recognition; wearable electronics; missing data
   detection; data imputation; clustering; health monitoring
AB Human activity recognition (HAR) is an important component in a number of health applications, including rehabilitation, Parkinson's disease, daily activity monitoring, and fitness monitoring. State-of-the-art HAR approaches use multiple sensors on the body to accurately identify activities at runtime. These approaches typically assume that data from all sensors are available for runtime activity recognition. However, data from one or more sensors may be unavailable due to malfunction, energy constraints, or communication challenges between the sensors. Missing data can lead to significant degradation in the accuracy, thus affecting quality of service to users. A common approach for handling missing data is to train classifiers or sensor data recovery algorithms for each combination of missing sensors. However, this results in significant memory and energy overhead on resource-constrained wearable devices. In strong contrast to prior approaches, this paper presents a clustering-based approach (CIM) to impute missing data at runtime. We first define a set of possible clusters and representative data patterns for each sensor in HAR. Then, we create and store a mapping between clusters across sensors. At runtime, when data from a sensor are missing, we utilize the stored mapping table to obtain most likely cluster for the missing sensor. The representative window for the identified cluster is then used as imputation to perform activity classification. We also provide a method to obtain imputation-aware activity prediction sets to handle uncertainty in data when using imputation. Experiments on three HAR datasets show that CIM achieves accuracy within 10% of a baseline without missing data for one missing sensor when providing single activity labels. The accuracy gap drops to less than 1% with imputation-aware classification. Measurements on a low-power processor show that CIM achieves close to 100% energy savings compared to state-of-the-art generative approaches.
C1 [Hussein, Dina; Bhat, Ganapati] Washington State Univ, POB 642752, Pullman, WA 99164 USA.
C3 Washington State University
RP Hussein, D (corresponding author), Washington State Univ, POB 642752, Pullman, WA 99164 USA.
EM dina.hussein@wsu.edu; ganapati.bhat@wsu.edu
RI Bhat, Ganapati/AAF-5081-2021; Hussein, Dina/JXL-3397-2024
OI Bhat, Ganapati/0000-0003-1085-2189; Hussein, Dina/0000-0002-1914-7526
FU NSF CAREER award [CNS-2238257]
FX This work was supported in part by NSF CAREER award CNS-2238257.
CR Aguileta AA, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19173808
   [Anonymous], 2001, The elements of statistical learning: data mining, inference and prediction
   Arif M, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0095-0
   Bhat G, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20185356
   Brophy E, 2021, Arxiv, DOI [arXiv:2107.11098, DOI 10.48550/ARXIV.2107.11098]
   Chung S, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19071716
   De Waal T., 2011, Handbook of Statistical Data Editing and Imputation.Wiley Handbooks in Survey Methodology, V563, DOI DOI 10.1002/9780470904848
   Dempsey P., 2015, Engineering Technology, V10, P88
   Espay AJ, 2016, MOVEMENT DISORD, V31, P1272, DOI 10.1002/mds.26642
   Guo ZJ, 2019, NEUROCOMPUTING, V360, P185, DOI 10.1016/j.neucom.2019.06.007
   Hamerly G., 2015, PARTITIONAL CLUSTERI, P41, DOI [10.1007/978-3-319-09259-1_2, DOI 10.1007/978-3-319-09259-1_2]
   Hardkernel, 2014, ODROID-XU3
   Heldman D, 2017, NEUROLOGY, V88, DOI 10.1159/000475801
   Hossain T, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20143811
   Hossain T, 2019, 2019 JOINT 8TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV) AND 2019 3RD INTERNATIONAL CONFERENCE ON IMAGING, VISION & PATTERN RECOGNITION (ICIVPR) WITH INTERNATIONAL CONFERENCE ON ACTIVITY AND BEHAVIOR COMPUTING (ABC), P124, DOI [10.1109/ICIEV.2019.8858520, 10.1109/iciev.2019.8858520]
   Hsu AL, 2003, ARCH PHYS MED REHAB, V84, P1185, DOI 10.1016/S0003-9993(03)00030-3
   Hussein D, 2022, ICCAD-IEEE ACM INT, DOI 10.1145/3508352.3549430
   Hussein D, 2022, DES AUT TEST EUROPE, P84, DOI 10.23919/DATE54114.2022.9774548
   James G, 2013, SPRINGER TEXTS STAT, V103, P1, DOI [10.1007/978-1-4614-7138-7, 10.1007/978-1-4614-7138-7_1]
   Kingma Diederik, 2015, P 3 INT C LEARN REPR
   Kong LH, 2013, IEEE INFOCOM SER, P1654
   Kunze K, 2014, IEEE PERVAS COMPUT, V13, P32, DOI 10.1109/MPRV.2014.73
   Kwapisz JR., 2011, ACM SIGKDD EXPLORATI, V12, P74, DOI [DOI 10.1145/1964897.1964918, 10.1145/1964897.1964918]
   Lara OD, 2013, IEEE COMMUN SURV TUT, V15, P1192, DOI 10.1109/SURV.2012.110112.00192
   Liu SZ, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411818
   Luo YH, 2018, ADV NEUR IN, V31
   Maetzler W, 2016, MOVEMENT DISORD, V31, P1263, DOI 10.1002/mds.26673
   Mamun Abdullah, 2022, Annu Int Conf IEEE Eng Med Biol Soc, V2022, P2442, DOI 10.1109/EMBC48229.2022.9871046
   Nvidia, 2022, Nvidia Tesla T4 GPU
   Nweke H.F., 2018, Proceedings of the international conference on data processing and applications, P22
   Odema M, 2021, ASIA S PACIF DES AUT, P621, DOI 10.1145/3394885.3431513
   Paszke A, 2019, ADV NEUR IN, V32
   Pires IM, 2020, FUTURE INTERNET, V12, DOI 10.3390/fi12090155
   Prabowo OM, 2016, INT CONF ICT SMART S, P59, DOI 10.1109/ICTSS.2016.7792849
   Rashid N, 2022, IEEE INTERNET THINGS, V9, P13041, DOI 10.1109/JIOT.2022.3140465
   Reiss A, 2012, IEEE INT SYM WRBL CO, P108, DOI 10.1109/ISWC.2012.13
   Saeed A, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18092967
   Samie F, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2974004
   Shafer G, 2008, J MACH LEARN RES, V9, P371
   Shoaib M, 2014, SENSORS-BASEL, V14, P10146, DOI 10.3390/s140610146
   Talukder S, 2022, Arxiv, DOI arXiv:2206.08094
   Xu C, 2022, Arxiv, DOI arXiv:2010.09107
   Yeo HS, 2015, MULTIMED TOOLS APPL, V74, P2687, DOI 10.1007/s11042-013-1501-1
   Yoon J, 2018, PR MACH LEARN RES, V80
   Zhao Z, 2016, ADV INTELL SYST, V392, P233, DOI 10.1007/978-3-319-24560-7_30
NR 45
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609111
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300019
OA Bronze
DA 2024-07-18
ER

PT J
AU Klashtorny, A
   Wu, ZH
   Kaushik, AM
   Patel, H
AF Klashtorny, Artem
   Wu, Zhuanhao
   Kaushik, Anirudh Mohan
   Patel, Hiren
TI Predictable GPUWavefront Splitting for Safety-Critical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE GPU; safety-critical systems
AB We present a predictable wavefront splitting (PWS) technique for graphics processing units (GPUs). PWS improves the performance of GPU applications by reducing the impact of branch divergence while ensuring that worst-case execution time (WCET) estimates can be computed. This makes PWS an appropriate technique to use in safety-critical applications, such as autonomous driving systems, avionics, and space, that require strict temporal guarantees. In developing PWS on an AMD-based GPU, we propose microarchitectural enhancements to the GPU, and a compiler pass that eliminates branch serializations to reduce the WCET of a wavefront. Our analysis of PWS exhibits a performance improvement of 11% over existing architectures with a lower WCET than prior works in wavefront splitting.
C1 [Klashtorny, Artem; Wu, Zhuanhao; Patel, Hiren] Univ Waterloo, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
   [Kaushik, Anirudh Mohan] Intel Canada, Toronto, ON, Canada.
C3 University of Waterloo
RP Klashtorny, A (corresponding author), Univ Waterloo, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
EM aklashto@uwaterloo.ca; z284wu@uwaterloo.ca; anirudh.kaushik@intel.com;
   hdpatel@uwaterloo.ca
OI Klashtorny, Artem/0009-0001-8458-8512
CR Aamodt Tor M., 2018, GeneralPurpose Graphics Processor Architecture, P21
   Advanced Micro Devices, 2016, Graphics Core Next Architecture Reference Guide
   Advanced Micro Devices, 2019, Introducing RDNA Architecture
   Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   Bannon Pete., 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), Cupertino, CA, USA, August 18-20, 2019, P1, DOI DOI 10.1109/HOTCHIPS.2019.8875645
   Betts A, 2013, EUROMICRO, P193, DOI 10.1109/ECRTS.2013.29
   Bharadwaj S, 2021, INT SYMP NETW CHIP, P49, DOI 10.1145/3479876.3481590
   Brosgol BM, 2011, SIGADA 2011: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON ADA AND RELATED TECHNOLOGIES, P5, DOI 10.1145/2070336.2070341
   Brunie N, 2012, CONF PROC INT SYMP C, P49, DOI 10.1109/ISCA.2012.6237005
   Damani Sana, 2022, P INT S HIGH PERF CO
   Fung WWL, 2007, INT SYMP MICROARCH, P407, DOI 10.1109/MICRO.2007.30
   Huangfu YJ, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P101, DOI 10.1109/ISORC.2017.24
   LI YTS, 1995, DES AUT CON, P456
   Lowe-Power J, 2020, Arxiv, DOI arXiv:2007.03152
   Lu KL, 2019, INT CONF CONNECT VEH, DOI 10.1109/iccve45908.2019.8965235
   Meng JY, 2010, CONF PROC INT SYMP C, P235, DOI 10.1145/1816038.1815992
   Otterness N, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P24, DOI 10.1145/3453417.3453432
   Platzer M., 2021, P 33 EUR C REAL TIM
   Rhu M, 2013, INT S HIGH PERF COMP, P591, DOI 10.1109/HPCA.2013.6522352
   Robeck Corbin, 2016, ROCm Developer Tools: HIP Examples
   Spliet R, 2022, IEEE T COMPUT, V71, P851, DOI 10.1109/TC.2021.3064290
   Yang M., 2018, ECRTS, p20:07
   Zhang W, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P570, DOI 10.1145/3503222.3507721
NR 23
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 107
DI 10.1145/3609102
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300010
DA 2024-07-18
ER

PT J
AU Köhl, MA
   Hermanns, H
AF Koehl, Maximilian A.
   Hermanns, Holger
TI Model-Based Diagnosis of Real-Time Systems: Robustness Against Varying
   Latency, Clock Drift, and Out-of-Order Observations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Online fault diagnosis; embedded real-time systems; timed automata
ID DISCRETE-EVENT SYSTEMS; DIAGNOSABILITY
AB Online fault diagnosis techniques are a key enabler of effective failure mitigation. For real-time systems, the problem of identifying faults is aggravated by timing imprecisions such as varying latency between events and their observation. This paper tackles the challenge of diagnosing faults based on partial observations which are subject to timing imprecisions and potentially made out-of-order due to latency. In this paper, we develop a theory of robust real-time diagnosis importing well-established notions from timed automata theory and the diagnosis of discrete event systems. The theory itself enables a foundational understanding and investigation of the problem and its intricacies. Based on this theory, we further devise an online diagnosis algorithm consuming observations incrementally as they are made and enabling diagnosis, whenever possible, within a bounded worst-case delay. We prove the correctness of the algorithm and its properties with respect to the theory. Aiming at practical feasibility, we also show how to obtain sound but not necessarily complete diagnosis results with space and time requirements bounded by the size of the system model and independent of the number of observations. Finally, using a prototypical implementation, we report on first empirical results obtained by simulation of a small excerpt of an industrial automation example.
C1 [Koehl, Maximilian A.; Hermanns, Holger] Saarland Univ, Campus E1-3, D-66123 Saarbrucken, Germany.
C3 Saarland University
RP Köhl, MA (corresponding author), Saarland Univ, Campus E1-3, D-66123 Saarbrucken, Germany.
EM koehl@cs.uni-saarland.de; hermanns@cs.uni-saarland.de
OI Kohl, Maximilian A./0000-0003-2551-2814
FU DFG [TRR 248, 389792660]; VolkswagenStiftung [AZ 98514]
FX This work was partially supported by the DFG under the project TRR 248
   (see https://perspicuous-computing.science, project ID 389792660) and by
   VolkswagenStiftung as part of Grant AZ 98514 EIS-Explainable Intelligent
   Systems (see https://explainable-intelligent.systems).
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Athanasopoulou E, 2006, WODES 2006: EIGHTH INTERNATIONAL WORKSHOP ON DISCRETE EVENT SYSTEMS, PROCEEDINGS, P301
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   Bouyer P, 2005, LECT NOTES COMPUT SC, V3829, P112
   Bouyer P, 2005, LECT NOTES COMPUT SC, V3441, P219
   Broster I, 2002, REAL TIM SYST SYMP P, P269, DOI 10.1109/REAL.2002.1181581
   Buckl Christian, 2010, P 10 ACM INT C EMB S, DOI [10.1145/1879021.1879053, DOI 10.1145/1879021.1879053]
   Budde CE, 2017, LECT NOTES COMPUT SC, V10206, P151, DOI 10.1007/978-3-662-54580-5_9
   Carvalho LK, 2013, AUTOMATICA, V49, P223, DOI 10.1016/j.automatica.2012.09.017
   Cassandras C. G., 2009, Introduction to Discrete Event Systems
   de Kleer J., 2003, IFAC P, V36, P25, DOI [10.1016/S1474-6670(17)36467-4, DOI 10.1016/S1474-6670(17)36467-4]
   De Wulf M, 2008, FORM METHOD SYST DES, V33, P45, DOI 10.1007/s10703-008-0056-7
   DILL DL, 1990, LECT NOTES COMPUT SC, V407, P197
   DiNatale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P1, DOI 10.1007/978-1-4614-0314-2
   Felser M, 2005, P IEEE, V93, P1118, DOI 10.1109/JPROC.2005.849720
   HENZINGER TA, 1992, PROCEEDINGS OF THE SEVENTH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, P394, DOI 10.1109/LICS.1992.185551
   Iversen Torsten K., 2000, Proceedings 12th Euromicro Conference on Real-Time Systems. Euromicro RTS 2000, P147, DOI 10.1109/EMRTS.2000.854002
   Kohl Maximilian A., 2021, Tools and Algorithms for the Construction and Analysis of Systems. 27th International Conference, TACAS 2021. Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2021. Proceedings. Lecture Notes in Computer Science (LNCS 12652), P389, DOI 10.1007/978-3-030-72013-1_23
   Kohl Maximilian A., 2023, ARTIFACT ROBUST MODE, DOI [10.5281/zenodo.7896268, DOI 10.5281/ZENODO.7896268]
   Larsen KG, 1997, REAL TIM SYST SYMP P, P14, DOI 10.1109/REAL.1997.641265
   Lugaresi G., 2020, PROCEDIA MANUFACTURI, V45, P271, DOI [https://doi.org/10.1016/j.promfg.2020.04.106, DOI 10.1016/J.PROMFG.2020.04.106]
   Pop T, 2008, REAL-TIME SYST, V39, P205, DOI 10.1007/s11241-007-9040-3
   Puri A, 1998, LECT NOTES COMPUT SC, V1486, P210, DOI 10.1007/BFb0055349
   Sampath M, 1996, IEEE T CONTR SYST T, V4, P105, DOI 10.1109/87.486338
   SAMPATH M, 1995, IEEE T AUTOMAT CONTR, V40, P1555, DOI 10.1109/9.412626
   Schranzhofer Andreas, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P215, DOI 10.1109/RTAS.2010.24
   Swaminathan M, 2008, INT FED INFO PROC, V273, P537
   Thorsley D, 2008, P AMER CONTR CONF, P1158, DOI 10.1109/ACC.2008.4586649
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   Tripakis S., 2002, Formal Techniques in Real-Time and Fault-Tolerant Systems. 7th International Symposium, FTRTFT 2002. Proceedings (Lecture Notes in Computer Science Vol.2469), P205
NR 31
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 68
DI 10.1145/3597209
PG 48
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300009
OA Bronze
DA 2024-07-18
ER

PT J
AU Paul, S
   Drolia, U
   Hu, YC
   Chakradhar, S
AF Paul, Sibendu
   Drolia, Utsav
   Hu, Y. Charlie
   Chakradhar, Srimat
TI AQuA: A New ImageQuality Metric for Optimizing Video Analytics Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Video analytics; image quality; machine learning systems
ID IMAGE QUALITY ASSESSMENT; STATISTICS
AB Millions of cameras at the edge are being deployed to power a variety of different deep learning applications. However, the frames captured by these cameras are not always pristine-they can be distorted due to lighting issues, sensor noise, compression etc. Such distortions not only deteriorate visual quality, they impact the accuracy of deep learning applications that process such video streams. In this work, we introduce AQuA, to protect application accuracy against such distorted frames by scoring the level of distortion in the frames. It takes into account the analytical quality of frames, not the visual quality, by learning a novel metric, classifier opinion score, and uses a lightweight, CNN-based, object-independent feature extractor. AQuA accurately scores distortion levels of frames and generalizes to multiple different deep learning applications. When used for filtering poor-quality frames at edge, it reduces high-confidence errors for analytics applications by 17%. Through filtering, and due to its low overhead (14 ms), AQuA can also reduce computation time and average bandwidth usage by 25%. Finally, we discuss numerous new avenues of optimizations of video analytics pipelines enabled by AQuA.
C1 [Paul, Sibendu; Hu, Y. Charlie] Purdue Univ, W Lafayette, IN 47907 USA.
   [Drolia, Utsav] Apple, San Francisco, CA USA.
   [Chakradhar, Srimat] NEC Labs Amer, Princeton, NJ USA.
C3 Purdue University System; Purdue University; Apple Inc; NEC Corporation
RP Paul, S (corresponding author), Purdue Univ, W Lafayette, IN 47907 USA.
EM paul90@purdue.edu; udrolia@apple.com; ychu@purdue.edu; chak@nec-labs.com
CR Aja-Fernandez Santiago, 2006, 2006 INT C IEEE ENG, P4815
   Analytics Market, 2019, VID AN MARK STAT
   Ananthanarayanan G, 2017, COMPUTER, V50, P58, DOI 10.1109/MC.2017.3641638
   [Anonymous], BHATTACHARYYA DISTAN
   [Anonymous], 2020, The Wall Street Journal
   Apicharttrisorn K, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P96, DOI 10.1145/3356250.3360044
   Athalye A, 2018, PR MACH LEARN RES, V80
   Biasielli M, 2022, IEEE T EMERG TOP COM, V10, P648, DOI 10.1109/TETC.2021.3100623
   Canel C, 2019, Proceedings of Machine Learning and Systems, P406
   Carlini N., 2017, P 10 ACM WORKSH ART, P3, DOI DOI 10.1145/3128572.3140444
   Chen TYH, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P155, DOI 10.1145/2809695.2809711
   Chow LS, 2016, BIOMED SIGNAL PROCES, V27, P145, DOI 10.1016/j.bspc.2016.02.006
   CNBC-Study, 2019, ON BILL SURV CAM WIL
   CNET, 2019, How 5G aims to end network latency
   cocoapi github, pycocotools
   Constantinou M, 2016, Arxiv, DOI arXiv:1701.00133
   Deng J., 2019, ARXIV, DOI 10.48550/arXiv.1905.00641
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng Y, 2020, IEEE OPEN J COMP SOC, V1, P62, DOI 10.1109/OJCS.2020.2996184
   Diamond S, 2021, Arxiv, DOI arXiv:1701.06487
   Ding XT, 2020, APPL INTELL, V50, P3007, DOI 10.1007/s10489-020-01665-9
   Dodge S, 2016, 2016 EIGHTH INTERNATIONAL CONFERENCE ON QUALITY OF MULTIMEDIA EXPERIENCE (QOMEX)
   Dodge SF, 2018, IEEE T IMAGE PROCESS, V27, P5553, DOI 10.1109/TIP.2018.2855966
   facefirst, 2019, WHAT DOES FUT STOR L
   Ghadiyaram D, 2018, IEEE T CIRC SYST VID, V28, P2061, DOI 10.1109/TCSVT.2017.2707479
   Gu JX, 2018, PATTERN RECOGN, V77, P354, DOI 10.1016/j.patcog.2017.10.013
   Guo CA, 2017, PR MACH LEARN RES, V70
   Guo GD, 2019, COMPUT VIS IMAGE UND, V189, DOI 10.1016/j.cviu.2019.102805
   H264, H264 VID ENC
   Haris M, 2018, Arxiv, DOI [arXiv:1803.11316, DOI 10.48550/ARXIV.1803.11316]
   He KM, 2017, IEEE I CONF COMP VIS, P2980, DOI [10.1109/ICCV.2017.322, 10.1109/TPAMI.2018.2844175]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P270, DOI 10.1109/MICRO50266.2020.00033
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Hsieh K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P269
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Jain S, 2020, 2020 IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2020), P110, DOI 10.1109/SEC50012.2020.00016
   Jiang JC, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P253, DOI 10.1145/3230543.3230574
   Jiang T, 2021, BMC MED INFORM DECIS, V21, DOI 10.1186/s12911-021-01508-8
   Jin X, 2019, IET COMPUT VIS, V13, P206, DOI 10.1049/iet-cvi.2018.5249
   Jordon Jeremy, CONVOLUTION NEURAL N
   JS, JENS SHANN DIV
   Kang D, 2019, PROC VLDB ENDOW, V13, P533, DOI 10.14778/3372716.3372725
   Kang D, 2017, PROC VLDB ENDOW, V10, P1586, DOI 10.14778/3137628.3137664
   Kang L, 2014, PROC CVPR IEEE, P1733, DOI 10.1109/CVPR.2014.224
   Kingma D. P., 2014, arXiv
   KL, KULLBACK LEIBLER DIV
   Kortli Y, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20020342
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lakshminarayanan B, 2017, ADV NEUR IN, V30
   LeCun Y., 2015, Lenet-5, convolutional neural networks
   Levi G, 2015, IEEE COMPUT SOC CONF
   Li P, 2019, Arxiv, DOI arXiv:1805.11519
   Li YQ, 2020, SIGCOMM '20: PROCEEDINGS OF THE 2020 ANNUAL CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION ON THE APPLICATIONS, TECHNOLOGIES, ARCHITECTURES, AND PROTOCOLS FOR COMPUTER COMMUNICATION, P359, DOI 10.1145/3387514.3405874
   Liang QL, 2020, Arxiv, DOI arXiv:2003.12488
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu LY, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300116
   Liu ZW, 2015, IEEE I CONF COMP VIS, P3730, DOI 10.1109/ICCV.2015.425
   Minderer M, 2021, ADV NEUR IN, V34
   Mittal A, 2012, IEEE T IMAGE PROCESS, V21, P4695, DOI 10.1109/TIP.2012.2214050
   Moon G, 2019, PROC CVPR IEEE, P7765, DOI 10.1109/CVPR.2019.00796
   Moorthy AK, 2011, IEEE T IMAGE PROCESS, V20, P3350, DOI 10.1109/TIP.2011.2147325
   Moorthy AK, 2010, IEEE SIGNAL PROC LET, V17, P513, DOI 10.1109/LSP.2010.2043888
   Murray N, 2012, PROC CVPR IEEE, P2408, DOI 10.1109/CVPR.2012.6247954
   Ng HW, 2014, IEEE IMAGE PROC, P343, DOI 10.1109/ICIP.2014.7025068
   Ngan Mei, 2019, FACE RECOGNITION VEN
   Nikolic I., 2019, SHOPP CTR QUIETL TES
   Nyberg O, 2021, LECT NOTES ARTIF INT, V12712, P578, DOI 10.1007/978-3-030-75762-5_46
   Paul S, 2021, 2021 ACM/IEEE 6TH SYMPOSIUM ON EDGE COMPUTING (SEC 2021), P135, DOI 10.1145/3453142.3491279
   Pei YT, 2018, Arxiv, DOI arXiv:1810.05552
   Ponomarenko Nikolay, 2013, 2013 4th European Workshop on Visual Information Processing (EUVIP), P106
   Pytorch, PRETR MOD
   Qiao SY, 2020, Arxiv, DOI [arXiv:2006.02334, 10.48550/arXiv.2006.02334]
   Qualcomm, 2019, 5G LOWL IMPR YOUR MO
   Ranjan Rajeev, 2019, IEEE Transactions on Biometrics, Behavior, and Identity Science, V1, P82, DOI 10.1109/TBIOM.2019.2908436
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Rothe R, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION WORKSHOP (ICCVW), P252, DOI 10.1109/ICCVW.2015.41
   Roussi Antoaneta, 2020, RESISTING RISE FACIA
   Saad MA, 2012, IEEE T IMAGE PROCESS, V21, P3339, DOI 10.1109/TIP.2012.2191563
   Saeed SU, 2021, LECT NOTES COMPUT SC, V12729, P755, DOI 10.1007/978-3-030-78191-0_58
   Sajjad M, 2020, FUTURE GENER COMP SY, V108, P995, DOI 10.1016/j.future.2017.11.013
   Schroff F, 2015, PROC CVPR IEEE, P815, DOI 10.1109/CVPR.2015.7298682
   Seshadrinathan K, 2010, IEEE T IMAGE PROCESS, V19, P1427, DOI 10.1109/TIP.2010.2042111
   Sheikh HR, 2005, LIVE IMAGE QUALITY A, DOI DOI 10.1109/CVPR.2015.7298594
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tadros T, 2019, ACM T APPL PERCEPT, V16, DOI 10.1145/3342349
   Talebi H, 2018, IEEE T IMAGE PROCESS, V27, P3998, DOI 10.1109/TIP.2018.2831899
   Tan M., 2020, P IEEECVF C COMPUTER, P10781, DOI [10.48550/arXiv.1911.09070, DOI 10.1109/CVPR42600.2020.01079]
   Tao Li, 2018, SHENZHEN POLICE CAN
   Vasiljevic I, 2017, Arxiv, DOI arXiv:1611.05760
   Verge, 2020, MAJ EXP FAC REC AUTH
   Veronesi A, 2022, IEEE INT SYMP DESIGN, P142, DOI 10.1109/DDECS54261.2022.9770169
   VP9, VP9 VID COD
   Wang JJ, 2017, PROCEEDINGS OF THE 8TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'17), P38, DOI 10.1145/3083187.3083192
   Xue WF, 2014, IEEE T IMAGE PROCESS, V23, P4850, DOI 10.1109/TIP.2014.2355716
   Yang CY, 2014, LECT NOTES COMPUT SC, V8692, P372, DOI 10.1007/978-3-319-10593-2_25
   Ye P, 2012, PROC CVPR IEEE, P1098, DOI 10.1109/CVPR.2012.6247789
   Yi Juheon, 2020, P 26 ANN INT C MOBIL, P1
   Zhang B, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P236, DOI 10.1145/3230543.3230554
   Zhang HY, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P377
   Zhang J, 2018, IEEE VLSI TEST SYMP
   Zhang T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P426, DOI 10.1145/2789168.2790123
   Zhang ZC, 2018, IEEE ACCESS, V6, P11534, DOI 10.1109/ACCESS.2018.2796632
   Zheng SP, 2016, Arxiv, DOI [arXiv:1604.04326, 10.48550/ARXIV.1604.04326]
   Zhou YR, 2017, INT CONF ACOUST SPEE, P1213, DOI 10.1109/ICASSP.2017.7952349
NR 108
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 74
DI 10.1145/3568423
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300015
DA 2024-07-18
ER

PT J
AU Koul, K
   Melchert, J
   Sreedhar, K
   Truong, L
   Nyengele, G
   Zhang, KY
   Liu, QY
   Setter, J
   Chen, PH
   Mei, YC
   Strange, M
   Daly, R
   Donovick, C
   Carsello, A
   Kong, T
   Feng, K
   Huff, D
   Nayak, A
   Setaluri, R
   Thomas, J
   Bhagdikar, N
   Durst, D
   Myers, Z
   Tsiskaridze, N
   Richardson, S
   Bahr, R
   Fatahalian, K
   Hanrahan, P
   Barrett, C
   Horowitz, M
   Torng, C
   Kjolstad, F
   Raina, P
AF Koul, Kalhan
   Melchert, Jackson
   Sreedhar, Kavya
   Truong, Leonard
   Nyengele, Gedeon
   Zhang, Keyi
   Liu, Qiaoyi
   Setter, Jeff
   Chen, Po-Han
   Mei, Yuchen
   Strange, Maxwell
   Daly, Ross
   Donovick, Caleb
   Carsello, Alex
   Kong, Taeyoung
   Feng, Kathleen
   Huff, Dillon
   Nayak, Ankita
   Setaluri, Rajsekhar
   Thomas, James
   Bhagdikar, Nikhil
   Durst, David
   Myers, Zachary
   Tsiskaridze, Nestan
   Richardson, Stephen
   Bahr, Rick
   Fatahalian, Kayvon
   Hanrahan, Pat
   Barrett, Clark
   Horowitz, Mark
   Torng, Christopher
   Kjolstad, Fredrik
   Raina, Priyanka
TI AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable
   Accelerators and Compilers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware accelerators; coarse-grained reconfigurable arrays;
   domainspecific languages; image processing
ID PARALLELISM; LANGUAGE
AB With the slowing of Moore's law, computer architects have turned to domain-specific hardware specialization to continue improving the performance and efficiency of computing systems. However, specialization typically entails significant modifications to the software stack to properly leverage the updated hardware. The lack of a structured approach for updating the compiler and the accelerator in tandem has impeded many attempts to systematize this procedure. We propose a new approach to enable flexible and evolvable domain-specific hardware specialization based on coarse-grained reconfigurable arrays (CGRAs). Our agile methodology employs a combination of new programming languages and formal methods to automatically generate the accelerator hardware and its compiler from a single source of truth. This enables the creation of design-space exploration frameworks that automatically generate accelerator architectures that approach the efficiencies of hand-designed accelerators, with a significantly lower design effort for both hardware and compiler generation. Our current system accelerates dense linear algebra applications but is modular and can be extended to support other domains. Our methodology has the potential to significantly improve the productivity of hardware-software engineering teams and enable quicker customization and deployment of complex accelerator-rich computing systems.
C1 [Koul, Kalhan; Melchert, Jackson; Sreedhar, Kavya; Truong, Leonard; Nyengele, Gedeon; Zhang, Keyi; Liu, Qiaoyi; Setter, Jeff; Chen, Po-Han; Mei, Yuchen; Strange, Maxwell; Daly, Ross; Donovick, Caleb; Carsello, Alex; Kong, Taeyoung; Feng, Kathleen; Huff, Dillon; Nayak, Ankita; Setaluri, Rajsekhar; Thomas, James; Bhagdikar, Nikhil; Durst, David; Myers, Zachary; Tsiskaridze, Nestan; Richardson, Stephen; Bahr, Rick; Fatahalian, Kayvon; Hanrahan, Pat; Barrett, Clark; Horowitz, Mark; Torng, Christopher; Kjolstad, Fredrik; Raina, Priyanka] Stanford Univ, 450 Serra Mall, Stanford, CA 94305 USA.
C3 Stanford University
RP Koul, K (corresponding author), Stanford Univ, 450 Serra Mall, Stanford, CA 94305 USA.
EM kkoul@stanford.edu; melchert@stanford.edu; skavya@stanford.edu;
   lenny@stanford.edu; nyengele@stanford.edu; keyi@stanford.edu;
   joeyliu@stanford.edu; setter@stanford.edu; pohan@stanford.edu;
   yuchenm@stanford.edu; mstrange@stanford.edu; ross.daly@stanford.edu;
   donovick@cs.stanford.edu; ajcars@gmail.com; kongty@gmail.com;
   kzf@gmail.com; dillonhuff@gmail.com; ankitan@stanford.edu;
   setaluri@stanford.edu; jjthomas@stanford.edu; nikhil3@stanford.edu;
   durst@stanford.edu; zamyers@stanford.edu; nestan@stanford.edu;
   steveri@stanford.edu; bahr@stanford.edu; kayvonf@cs.stanford.edu;
   hanrahan@cs.stanford.edu; barrettc@stanford.edu;
   horowitz@ee.stanford.edu; ctorng@stanford.edu; kjolstad@cs.stanford.edu;
   praina@stanford.edu
RI Yu, Shicheng/KHU-3059-2024; Kong, Taeyoung/JAO-2771-2023; Chen,
   Zheng/KCY-2338-2024; yu, xiao/KFT-1725-2024
OI Zhang, Keyi/0000-0002-8902-2518; Liu, Qiaoyi/0000-0003-1083-9953;
   Donovick, Caleb/0000-0001-9336-1267; , Kavya/0000-0002-8456-6313; Torng,
   Christopher/0000-0002-2385-619X; Carsello, Alex/0000-0003-2549-9525;
   Barrett, Clark/0000-0002-9522-3084; Kjolstad, Fredrik
   Berg/0000-0002-2267-903X; Raina, Priyanka/0000-0002-8834-8663; Chen,
   Po-Han/0000-0001-9760-9565; Fatahalian, Kayvon/0000-0001-8754-0429; Mei,
   Yuchen/0000-0002-9459-5994
FU DSSoC DARPA grant; Stanford AHA Agile Hardware Center and Affiliates
   Program; Intel's Science and Technology Center (ISTC); Stanford SystemX
   Alliance
FX This work was supported by the DSSoC DARPA grant, the Stanford AHA Agile
   Hardware Center and Affiliates Program, Intel's Science and Technology
   Center (ISTC), and the Stanford SystemX Alliance.
CR Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   [Anonymous], MaxCompiler
   [Anonymous], 2023, ACM T EMBED COMPUT S, V22
   [Anonymous], 2023, J DIABETES SCI TECHN, V22
   Barrett C., 2016, The Satisfiability Modulo Theories Library (SMT-LIB)
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Carsello Alex, 2022, DESIGN AUTOMATION C
   Carsello Alex, 2022, AMBER
   Chen YC, 2014, ICCAD-IEEE ACM INT, P647, DOI 10.1109/ICCAD.2014.7001421
   Chi YZ, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240850
   Chin SA, 2017, IEEE INT CONF ASAP, P184, DOI 10.1109/ASAP.2017.7995277
   Chugh N, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P327, DOI 10.1145/2967938.2967969
   Cooper KD, 2001, ACM T PROGR LANG SYS, V23, P603, DOI 10.1145/504709.504710
   Daly Ross, 2018, 2 WORKSH OP SOURC ED
   Dégila JR, 2004, IEEE COMMUN SURV TUT, V6, P18, DOI 10.1109/COMST.2004.5342296
   Durst D, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P408, DOI 10.1145/3385412.3385983
   Govindaraju V, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.51
   Hegarty J, 2016, ACM T GRAPHIC, V35, DOI 10.1145/2897824.2925892
   Hegarty J, 2014, ACM T GRAPHIC, V33, DOI 10.1145/2601097.2601174
   Hinze R, 2004, LECT NOTES COMPUT SC, V3125, P186
   Huff D, 2021, ANN IEEE SYM FIELD P, P186, DOI 10.1109/FCCM51124.2021.00030
   Intel Inc, ALT OPENCL
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kahng A.B., 2005, P 2005 INT S PHYS DE, P233
   Kjolstad F, 2019, INT SYM CODE GENER, P180, DOI [10.1109/cgo.2019.8661185, 10.1109/CGO.2019.8661185]
   Kjolstad F, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133901
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Laarhoven P. J. M., 1987, Simulated Annealing, DOI [10.1007/978-94-015-7744-1, DOI 10.1007/978-94-015-7744-1_2]
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Li JJ, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P51, DOI 10.1145/3373087.3375320
   Liu Qiaoyi, 2021, arXiv
   Masud Muhammad, 2000, THESIS U BRIT COLUMB
   Meeus W, 2012, DES AUTOM EMBED SYST, V16, P31, DOI 10.1007/s10617-012-9096-8
   Mei Baisha, 2007, FINE COARSE GRAIN RE, DOI 10.1007/978-1-4020-6505-7_6
   Mentor Graphics Inc, CATAPULTHIGH LEV SYN
   Moreau T, 2019, Arxiv, DOI arXiv:1807.04188
   Moreau T, 2018, 1ST ACM REQUEST WORKSHOP/TOURNAMENT ON REPRODUCIBLE SOFTWARE/HARDWARE CO-DESIGN OF PARETO-EFFICIENT DEEP LEARNING, DOI 10.1145/3229762.3229766
   Mullapudi RT, 2016, ACM T GRAPHIC, V35, DOI 10.1145/2897824.2925952
   Nayak A, 2020, DES AUT TEST EUROPE, P846, DOI 10.23919/DATE48585.2020.9116477
   O'Donnell John., 1988, FUSION HARDWARE DESI, P309
   OpenCLWorking Group, OPENCLT C SPEC
   Prabhakar R, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P389, DOI 10.1145/3079856.3080256
   Pu J, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3107953
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Reiche O, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656081
   Sharma H, 2016, INT SYMP MICROARCH
   Swartz J. S., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P140, DOI 10.1145/275107.275134
   Torng C, 2021, INT S HIGH PERF COMP, P412, DOI 10.1109/HPCA51647.2021.00042
   Truong L., 2019, 3rd Summit on Advances in Programming Languages, SNAPL 2019, May 16-17, 2019, Providence, RI, USA, V136, p7:1
   Truong L, 2020, LECT NOTES COMPUT SC, V12224, P403, DOI 10.1007/978-3-030-53288-8_19
   Tsiskaridze Nestan, 2021, 2021 FORMAL METHODS, DOI [10.34727/2021/isbn.978-3-85448-046-4_19, DOI 10.34727/2021/ISBN.978-3-85448-046-4_19]
   Vasilyev A, 2016, INT SYMP MICROARCH
   Venkatesan R, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942127
   Veripool, Verilator
   Wang RD, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P1089, DOI 10.1109/HPCC.and.EUC.2013.154
   Xilinx Inc, Vivado High-Level Synthesis
   Xu PF, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P40, DOI 10.1145/3373087.3375306
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zuo W., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, P9
NR 62
TC 8
Z9 9
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 35
DI 10.1145/3534933
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600016
DA 2024-07-18
ER

PT J
AU Dong, JK
   Zheng, FY
   Lin, JQ
   Liu, Z
   Xiao, F
   Fan, G
AF Dong, Jiankuo
   Zheng, Fangyu
   Lin, Jingqiang
   Liu, Zhe
   Xiao, Fu
   Fan, Guang
TI EC-ECC: Accelerating Elliptic Curve Cryptography for Edge Computing on
   Embedded GPU TX2
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE ECC; embedded graphics processing units; edge computing
ID SECURITY; FORM
AB Driven by artificial intelligence and computer vision industries, Graphics Processing Units (GPUs) are now rapidly achieving extraordinary computing power. In particular, the NVIDIA Tegra K1/X1/X2 embedded GPU platforms, which are also treated as edge computing devices, are now widely used in embedded environments such as mobile phones, game consoles, and vehicle-mounted systems to support high-dimension display, auto-pilot, and so on. Meanwhile, with the rise of the Internet of Things (IoT), the demand for cryptographic operations for secure communications and authentications between edge computing nodes and IoT devices is also expanding. In this contribution, instead of the conventional implementations based on FPGA, ASIC, and ARM CPUs, we provide an alternative solution for cryptographic implementation on embedded GPU devices. Targeting the new cipher suite added in TLS 1.3, we implement Edwards25519/448 and Curve25519/448 on an edge computing platform, embedded GPU NVIDIA Tegra X2, where various performance optimizations are customized for the target platform, including a novel parallel method for the register-limited embedded GPUs. With about 15 W of power consumption, it can provide 210k/31k ops/s of Curve25519/448 scalar multiplication, 834k/123k ops/s of fixed-point Edwards25519/448 scalar multiplication, and 150k/22k ops/s of unknown-point one, which are respectively the primitives and main workloads of key agreement, signature generation, and verification of the TLS 1.3 protocol. Our implementations achieve 8 to 26 times speedup of OpenSSL running in the very powerful ARM CPU of the same platform and outperform the state-of-the-art implementations in FPGA by a wide margin with better power efficiency.
C1 [Dong, Jiankuo; Xiao, Fu] Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing, Jiangsu, Peoples R China.
   [Zheng, Fangyu; Fan, Guang] Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing, Peoples R China.
   [Lin, Jingqiang] Univ Sci & Technol China, Sch Cyber Secur, Hefei, Peoples R China.
   [Liu, Zhe] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; Chinese Academy of
   Sciences; Institute of Information Engineering, CAS; Chinese Academy of
   Sciences; University of Science & Technology of China, CAS; Nanjing
   University of Aeronautics & Astronautics
RP Zheng, FY (corresponding author), Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing, Peoples R China.
EM djiankuo@njupt.edu.cn; zhengfangyu@iie.ac.cn; linjq@ustc.edu.cn;
   zhe.liu@nuaa.edu.cn
RI ZHENG, FANG/HJZ-0472-2023; LIU, zhe/HGD-6875-2022
FU National Key Research and Development Program of China [2018YFB0803400];
   CCF-Tencent Open Fund [RAGR20210130, RAGR20210131]; National Natural
   Science Foundation of China [61902392, 62132008]; National Engineering
   Laboratory for Mobile Internet System and Application Security
FX This work is supported in part by the National Key Research and
   Development Program of China under Grant 2018YFB0803400, in part by
   CCF-Tencent Open Fund under Grant RAGR20210130 and RAGR20210131, in part
   by National Natural Science Foundation of China under Grant 61902392 and
   62132008, and in part by Open Project of National Engineering Laboratory
   for Mobile Internet System and Application Security.
CR [Anonymous], 2017, CUDA C PROGRAMMING G
   [Anonymous], 2017, 8032 RFC IETF
   Azarderakhsh Reza, 2017, Supersingular Isogeny Key Encapsulation. Submission to the NIST Post-Quantum Standardization Project
   Barker Elaine B., 2007, SP NATL I STANDARDS
   Bernstein DJ, 2008, LECT NOTES COMPUT SC, V5023, P389
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   Bernstein DJ, 2012, LECT NOTES COMPUT SC, V7428, P320, DOI 10.1007/978-3-642-33027-8_19
   Bernstein DJ, 2009, LECT NOTES COMPUT SC, V5479, P483, DOI 10.1007/978-3-642-01001-9_28
   Bernstein Daniel J., 2015, FAILURES NISTS ECC S
   Bos JW, 2012, LECT NOTES COMPUT SC, V7658, P467, DOI 10.1007/978-3-642-34961-4_29
   Bos JW, 2012, INT J PARALLEL PROG, V40, P532, DOI 10.1007/s10766-012-0198-5
   Dong JK, 2018, IEEE CONF COMM NETW
   Dong JK, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/3508786
   Edwards HM, 2007, B AM MATH SOC, V44, P393, DOI 10.1090/S0273-0979-07-01153-6
   Emmart N, 2015, INT PARALL DISTRIB P, P166, DOI 10.1109/IPDPS.2015.69
   Evans D., 2011, CISCO
   Fangyu Zheng, 2014, Information Security. 17th International Conference, ISC 2014. Proceedings: LNCS 8783, P198, DOI 10.1007/978-3-319-13257-0_12
   Gallagher P., 2013, Fips pub 186-4: Digital signature standard, dss
   Gao LL, 2020, INT PARALL DISTRIB P, P494, DOI 10.1109/IPDPS47924.2020.00058
   Hamburg M., 2015, Cryptology ePrint Archive
   Hamburg M, 2015, LECT NOTES COMPUT SC, V9215, P705, DOI 10.1007/978-3-662-47989-6_34
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Harrison O, 2009, LECT NOTES COMPUT SC, V5580, P350, DOI 10.1007/978-3-642-02384-2_22
   Hisil H, 2008, LECT NOTES COMPUT SC, V5350, P326, DOI 10.1007/978-3-540-89255-7_20
   Inc. Amazon Web Services, AWS CLOUDHSM US GUID
   Jang K., 2011, NSDI
   KOC CK, 1995, COMPUT MATH APPL, V30, P17, DOI 10.1016/0898-1221(95)00153-P
   Koppermann P, 2017, MICROPROCESS MICROSY, V52, P491, DOI 10.1016/j.micpro.2017.07.001
   Langley A., 2016, 7748 RFC IETF
   Liu Z, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2967103
   Mehrabi MA, 2019, INFORMATION, V10, DOI 10.3390/info10090285
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Neves S, 2011, IEEE INT CONF ASAP, P133, DOI 10.1109/ASAP.2011.6043261
   NVIDIA, 2017, INL PTX ASS CUDA
   NVIDIA, 2017, PAR THREAD EX ISA VE
   Okeya K., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P126
   Okeya K, 2002, IEICE T FUND ELECTR, VE85A, P84
   OpenSSL Software Foundation, 2016, OPENSSL CRYPT SSL TL
   Pan WQ, 2017, IEEE T INF FOREN SEC, V12, P111, DOI 10.1109/TIFS.2016.2603974
   Reddy VenuGopal., 2008, Neon technology introduction
   Rescorla E., 2018, RFC 8446, DOI [10.17487/RFC8446, DOI 10.17487/RFC8446]
   Roman R, 2018, FUTURE GENER COMP SY, V78, P680, DOI 10.1016/j.future.2016.11.009
   Roy DB, 2019, IEEE T VLSI SYST, V27, P1587, DOI 10.1109/TVLSI.2019.2905899
   Sha KW, 2020, DIGIT COMMUN NETW, V6, P195, DOI 10.1016/j.dcan.2019.08.006
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shujie Cui, 2014, Information Security Practice and Experience. 10th International Conference, ISPEC 2014. Proceedings: LNCS 8434, P202, DOI 10.1007/978-3-319-06320-1_16
   Szerwinski R, 2008, LECT NOTES COMPUT SC, V5154, P79, DOI 10.1007/978-3-540-85053-3_6
   Turan F, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3312742
   Wikipedia, 2018, NVIDIA TEGR
   Xiao Y, 2019, 2019 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING (DSC), P203, DOI [10.1109/JPROC.2019.2918437, 10.1109/dsc47296.2019.8937659]
   Yao S, 2017, INT PARALL DISTRIB P, P565, DOI 10.1109/IPDPS.2017.32
   Zhang JL, 2018, IEEE ACCESS, V6, P18209, DOI 10.1109/ACCESS.2018.2820162
NR 52
TC 10
Z9 10
U1 2
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 16
DI 10.1145/3492734
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800003
DA 2024-07-18
ER

PT J
AU Maity, S
   Ghose, A
   Dey, S
   Biswas, S
AF Maity, Srijeeta
   Ghose, Anirban
   Dey, Soumyajit
   Biswas, Swarnendu
TI Thermal-aware Adaptive Platform Management for Heterogeneous Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Heterogeneous computing; thermal violation; adaptive thermal management
ID CPU; PERFORMANCE; HARDWARE; SOFTWARE
AB Recent trends in real-time applications have raised the demand for high-throughput embedded platforms with integrated CPU-GPU based Systems-On-Chip (SoCs). The enhanced performance of such SoCs, however, comes at the cost of increased power consumption, resulting in significant heat dissipation and high onchip temperatures. The prolonged occurrences of high on-chip temperature can cause accelerated in-circuit ageing, which severely degrades the long-term performance and reliability of the chip. Violation of thermal constraints leads to on-board dynamic thermal management kicking-in, which may result in timing unpredictability for real-time tasks due to transient performance degradation. Recent work in adaptive software design have explored this issue from a control theoretic stand-point, striving for smooth thermal envelopes by tuning the core frequency.
   Existing techniques do not handle thermal violations for periodic real-time task sets in the presence of dynamic events like change of task periodicity, more so in the context of heterogeneous SoCs with integrated CPU-GPUs. This work presents an OpenCL runtime extension for thermal-aware scheduling of periodic, realtime tasks on heterogeneous multi-core platforms. Our framework mitigates dynamic thermal violations by adaptively tuning task mapping parameters, with the eventual control objective of satisfying both platform-level thermal constraints and task-level deadline constraints. We consider multiple platform-level control actions like task migration, frequency tuning and idle slot insertion as the task mapping parameters. To the best of our knowledge, this is the first work that considers such a variety of task mapping control actions in the context of heterogeneous embedded platforms. We evaluate the proposed framework on an Odroid-XU4 board using OpenCL benchmarks and demonstrate its effectiveness in reducing thermal violations.
C1 [Maity, Srijeeta; Ghose, Anirban; Dey, Soumyajit] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
   [Biswas, Swarnendu] Indian Inst Technol Kanpur, Dept Comp Sci & Engn, Kanpur 208016, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kanpur
RP Maity, S (corresponding author), Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM srijeeta.maity@iitkgp.ac.in; anirban.ghose@cse.iitkgp.ac.in;
   soumya@cse.iitkgp.ac.in; swarnendu@cse.iitk.ac.in
RI Maity, Subhendu/N-4646-2015
FU IHUB NTIHAC Foundation IIT Kanpur
FX This article appears as part of the ESWEEK-TECS special issue and was
   presented in the International Conference on Embedded Software (EMSOFT),
   2021. The authors acknowledge generous grant received from "IHUB NTIHAC
   Foundation IIT Kanpur" for partially supporting this work.
CR Abdelzaher TF, 2003, IEEE CONTR SYST MAG, V23, P74, DOI 10.1109/MCS.2003.1200252
   Amrouch H, 2019, IEEE T COMPUT, V68, P1647, DOI 10.1109/TC.2019.2916869
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chien TH, 2016, J SYST ARCHITECT, V62, P54, DOI 10.1016/j.sysarc.2015.12.003
   Chose A, 2017, PARALLEL PROCESS LET, V27, DOI 10.1142/S0129626417500086
   Coffman E. G., 1999, HDB COMBINATORIAL OP, P151, DOI DOI 10.1007/978-1-4757-3023-4_
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Deng QY, 2012, INT SYMP MICROARCH, P143, DOI 10.1109/MICRO.2012.22
   Dev Kapil, 2016, 2016 14th ACM/IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia), P78, DOI 10.1145/2993452.2994307
   Dey S, 2019, I CONF VLSI DESIGN, P19, DOI 10.1109/VLSID.2019.00022
   Dhodapkar AS, 2002, CONF PROC INT SYMP C, P233, DOI 10.1109/ISCA.2002.1003581
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Ghose A, 2016, PROCEEDINGS OF THE 9TH INDIA SOFTWARE ENGINEERING CONFERENCE, P131, DOI 10.1145/2856636.2856639
   Ghose Anirban, DATE
   Giraldo J, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3203245
   Goswami D, 2013, DES AUT TEST EUROPE, P1123
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Grewe D, 2011, LECT NOTES COMPUT SC, V6601, P286, DOI 10.1007/978-3-642-19861-8_16
   Hanson H, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P219, DOI 10.1145/1283780.1283827
   Hellerstein Joseph L, 2004, Feedback control of computing systems
   Imes C, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P75, DOI 10.1109/RTAS.2015.7108419
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Isuwa S, 2019, DES AUT TEST EUROPE, P438, DOI [10.23919/date.2019.8714794, 10.23919/DATE.2019.8714794]
   Kim YG, 2015, DES AUT TEST EUROPE, P1533
   Kofler Klaus., 2013, P 27 INT ACM C INT C, P149, DOI DOI 10.1145/2464996.2465007
   Lampka K, 2016, DES AUT TEST EUROPE, P385
   Lee J, 2013, INT CONFER PARA, P245, DOI 10.1109/PACT.2013.6618821
   Lee Y, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358235
   Lee Y, 2018, IEEE T COMPUT AID D, V37, P2857, DOI 10.1109/TCAD.2018.2857279
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Maity S, 2020, I CONF VLSI DESIGN, P125, DOI 10.1109/VLSID49098.2020.00039
   Majumdar A, 2017, INT S HIGH PERF COMP, P613, DOI 10.1109/HPCA.2017.34
   Mishra N, 2018, ACM SIGPLAN NOTICES, V53, P184, DOI [10.1145/3296957.3173184, 10.1145/3173162.3173184]
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Munshi Aaftab, 2009, HOT CHIPS 21 S HCS 2, P1, DOI [10.1109/HOTCHIPS.2009.7478342, DOI 10.1109/HOTCHIPS.2009.7478342]
   Rahmani AM, 2018, ACM SIGPLAN NOTICES, V53, P169, DOI [10.1145/3296957.3173199, 10.1145/3173162.3173199]
   Rudi A, 2014, 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P82, DOI 10.1109/HPCSim.2014.6903672
   Sermanet P, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P2809, DOI 10.1109/IJCNN.2011.6033589
   Shafique M., 2016, P 53 ACM EDAC IEEE D, P1, DOI DOI 10.1109/ICPES.2016.7584097
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Skadron K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P10, DOI 10.1109/DATE.2004.1268820
   Tahboub K, 2017, IEEE IMAGE PROC, P4187, DOI 10.1109/ICIP.2017.8297071
   Wang SQ, 2019, IEEE T COMPUT AID D, V38, P393, DOI 10.1109/TCAD.2018.2873210
   Xu C, 2010, INT SYM PERFORM ANAL, P76, DOI 10.1109/ISPASS.2010.5452065
   Yan JJ, 2013, PROC CVPR IEEE, P3033, DOI 10.1109/CVPR.2013.390
   Zhang HZ, 2016, ACM SIGPLAN NOTICES, V51, P545, DOI 10.1145/2954679.2872375
   Zhu Q, 2017, INT PARALL DISTRIB P, P967, DOI 10.1109/IPDPS.2017.124
NR 49
TC 6
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 97
DI 10.1145/3477028
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600048
DA 2024-07-18
ER

PT J
AU Ahmed, S
   Nawaz, M
   Bakar, A
   Bhatti, NA
   Alizai, MH
   Siddiqui, JH
   Mottola, L
AF Ahmed, Saad
   Nawaz, Muhammad
   Bakar, Abu
   Bhatti, Naveed Anwar
   Alizai, Muhammad Hamad
   Siddiqui, Junaid Haroon
   Mottola, Luca
TI Demystifying Energy Consumption Dynamics in Transiently powered
   Computers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Transiently powered computers; intermittent computing; energy modelling
AB Transiently powered computers (TPCs) form the foundation of the battery-less Internet of Things, using energy harvesting and small capacitors to power their operation. This kind of power supply is characterized by extreme variations in supply voltage, as capacitors charge when harvesting energy and discharge when computing. We experimentally find that these variations cause marked fluctuations in clock speed and power consumption. Such a deceptively minor observation is overlooked in existing literature. Systems are thus designed and parameterized in overly conservative ways, missing on a number of optimizations.
   We rather demonstrate that It is possible to accurately model and concretely capitalize on these fluctuations. We derive an energy model as a function of supply voltage and prove its use in two settings. First, we develop EPIC, a compile-time energy analysis tool. We use it to substitute for the constant power assumption in existing analysis techniques, giving programmers accurate information on worst-case energy consumption of programs. When using EPIC with existing TPC system support, run-time energy efficiency drastically improves, eventually leading up to a 350% speedup in the time to complete a fixed workload. Further, when using EPIC with existing debugging tools, it avoids unnecessary program changes that hurt energy efficiency. Next, we extend the MSPsim emulator and explore its use in parameterizing a different TPC system support. The improvements in energy efficiency yield up to more than 1000% time speedup to complete a fixed workload.
C1 [Ahmed, Saad; Nawaz, Muhammad; Bakar, Abu; Alizai, Muhammad Hamad; Siddiqui, Junaid Haroon] Lahore Univ Management Sci LUMS, Lahore 54792, Pakistan.
   [Bhatti, Naveed Anwar] Air Univ, Islamabad, Pakistan.
   [Mottola, Luca] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Via Golgi 42, IT-20133 Milan, Italy.
C3 Lahore University of Management Sciences; Air University Islamabad;
   Polytechnic University of Milan
RP Ahmed, S (corresponding author), Lahore Univ Management Sci LUMS, Lahore 54792, Pakistan.
EM saad.ahmed@lums.edu.pk; 15030025@lums.edu.pk; abubakar@lums.edu.pk;
   naveed.bhatti@mail.au.edu.pk; hamad.alizai@lums.edu.pk;
   junaid.siddiqui@lums.edu.pk; luca.mottola@polimi.it
RI Ahmed, Saad/IXX-0506-2023
OI Ahmed, Saad/0000-0002-0341-2997; Bhatti, Naveed
   Anwar/0000-0003-4115-9889
FU Swedish Foundation for Strategic Research (SSF)
FX This research has been partially supported by the Swedish Foundation for
   Strategic Research (SSF).
CR Alizai M. H., 2016, P 2016 INT C EMBEDDE, P35
   Allen J, 2017, ICPE'17: COMPANION OF THE 2017 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING, P39, DOI 10.1145/3053600.3053610
   Anacleto D.H., 2012, Loughbrgh. Antennas Propag. Conf, V1, P1, DOI DOI 10.1109/LAPC.2012.6402975
   [Anonymous], 2017, P 2 SUMM ADV PROGR L
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Benedetti D, 2013, ENSSYS 2013: PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ENERGY NEUTRAL SENSING SYSTEMS, DOI 10.1145/2534208.2534215
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Bhatti NA, 2014, PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN' 14), P261, DOI 10.1109/IPSN.2014.6846758
   Branco Adriano, 2019, P 17 ACM INT C EMB N
   Buettner Michael, 2011, P 8 USENIX S NETW SY
   Castagnetti A, 2012, EURASIP J EMBED SYST, DOI 10.1186/1687-3963-2012-8
   Challen GeoffreyWerner., 2010, Proceedings of the 8th international conference on Mobile systems, applications, and services, MobiSys '10, P35, DOI DOI 10.1145/1814433.1814439
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Colin Alexei, 2016, P 21 INT C ARCHI ASP, DOI 10.1145/2872362
   Dall'Ora R, 2014, 2014 IEEE 39TH CONFERENCE ON LOCAL COMPUTER NETWORKS WORKSHOPS (LCN WORKSHOPS), P566, DOI 10.1109/LCNW.2014.6927704
   De Mil P, 2010, EURASIP J WIREL COMM, DOI 10.1155/2010/343690
   Didioui A, 2013, MIDWEST SYMP CIRCUIT, P800, DOI 10.1109/MWSCAS.2013.6674770
   Eriksson Joakim., 2007, Proceedings of the European Conference on Wireless Sensor Networks (EWSN), Poster/Demo session, V118
   Furlong M, 2016, PROCEEDINGS OF THE 4TH INTERNATIONAL WORKSHOP ON ENERGY HARVESTING AND ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS'16), P23, DOI 10.1145/2996884.2996889
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gutiérrez J, 2014, IEEE T INSTRUM MEAS, V63, P166, DOI 10.1109/TIM.2013.2276487
   Hester J., 2014, P 12 ACM C EMB NETW, P1, DOI [10.1145/2668332.2668336, DOI 10.1145/2668332.2668336]
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Hester Josiah, 2017, P 15 ACM C EMB NETW
   Horowitz P, 1989, ART ELECT
   Jayakumar H, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2700249
   Landsiedel O, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P344, DOI 10.1109/IPSN.2008.31
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Lukosevicius Giedrius., 2017, Proceedings of the Fifth ACM International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P31
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Merrett V., 2009, PROC IEEE INT C SENS, P1
   Nowka KJ, 2002, IEEE J SOLID-ST CIRC, V37, P1441, DOI 10.1109/JSSC.2002.803941
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Ransford B., 2011, P 16 INT C ARCH SUPP, P159, DOI [DOI 10.1145/1961296.1950386, 10.1145/1950365.1950386, DOI 10.1145/1950365.1950386]
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sánchez A, 2011, PM2HW2N 11: PROCEEDINGS OF THE SIXTH ACM INTERNATIONAL WORKSHOP ON PERFORMANCE MONITORING, MEASUREMENT, AND EVALUATION OF HETEROGENEOUS WIRELESS AND WIRED NETWORKS, P17
   Shnayder Victor, 2004, P ACM C EMB NETW SEN
   Smith H, 2015, GENDER SEX HIST, P125
   Tapparello Cristiano, 2014, P 2 INT WORKSH EN NE, P37
   Texas Instruments, 2018, POW MAN INT CHIP PMI
   Texas Instruments, 2018, TI E2E COMM
   TI, 2018, DAT SHEET
   van der Merwe JR, 2016, EUROP RADAR CONF, P17
   Yildirim Kasim Sinan, 2018, P ACM C EMB NETW SEN
NR 47
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 47
DI 10.1145/3391893
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300007
OA Green Published
DA 2024-07-18
ER

PT J
AU Azari, E
   Vrudhula, S
AF Azari, Elham
   Vrudhula, Sarma
TI ELSA: A Throughput-Optimized Design of an LSTM Accelerator for
   Energy-Constrained Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Recurrent neural network; LSTM; embedded systems; accelerator; deep
   learning; domain-specific architecture; low power
AB The next significant step in the evolution and proliferation of artificial intelligence technology will be the integration of neural network (NN) models within embedded and mobile systems. This calls for the design of compact, energy efficient NN models in silicon. In this article, we present a scalable application specific integrated circuit (ASIC) design of an energy-efficient Long Short-Term Memory (LSTM) accelerator, named ELSA, which is suitable for energy-constrained devices. It includes several architectural innovations to achieve small area and high energy efficiency. To reduce the area and power consumption of the overall design, the compute-intensive units of ELSA employ approximate multiplications and still achieve high performance and accuracy. The performance is further improved through efficient synchronization of the elastic pipeline stages to maximize the utilization. The article also includes a performance model of ELSA, as a function of the hidden nodes and timesteps, permitting its use for the evaluation of any LSTM application. ELSA was implemented in register transfer level (RTL) and was synthesized and placed and routed in 65nm technology. Its functionality is demonstrated for language modeling-a common application of LSTM. ELSA is compared against a baseline implementation of an LSTM accelerator with standard functional units and without any of the architectural innovations of ELSA. The article demonstrates that ELSA can achieve significant improvements in power, area, and energy-efficiency when compared to the baseline design and several ASIC implementations reported in the literature, making it suitable for use in embedded systems and real-time applications.
C1 [Azari, Elham; Vrudhula, Sarma] Arizona State Univ, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Azari, E (corresponding author), Arizona State Univ, Tempe, AZ 85281 USA.
EM eazari@asu.edu; vrudhula@asu.edu
RI Vrudhula, Sarma/ADN-6012-2022
OI Vrudhula, Sarma/0000-0001-9278-2959
FU NSF I/UCRC Center for Embedded Systems; NSF [1361926]
FX This work was supported by the NSF I/UCRC Center for Embedded Systems
   and NSF grant number 1361926.
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Amodei D, 2016, PR MACH LEARN RES, V48
   [Anonymous], 2015, P 28 INF C NEUR INF
   [Anonymous], 2018, P 2018 IEEE CUST INT, DOI DOI 10.1109/CICC.2018.8357068
   [Anonymous], 2016, 2016 IEEE INT, DOI DOI 10.1109/SiPS.2016.48
   [Anonymous], 1997, NEURAL COMPUT
   Cao SJ, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P63, DOI 10.1145/3289602.3293898
   Chanana Ashish, 2017, 2017 42nd International Conference on Infrared, Millimeter and Terahertz Waves (IRMMW-THz), DOI 10.1109/IRMMW-THz.2017.8067214
   Cho K., 2014, P 8 WORKSH SYNT SEM, P103
   Das S., 2015, Neuraltalk on embedded system and GPU-accelerated RNN"
   Ferreira JC, 2016, PROC INT CONF RECON
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Graves A, 2012, STUD COMPUT INTELL, V385, P5
   Guan YD, 2017, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON RELIABILITY SYSTEMS ENGINEERING (ICRSE 2017)
   Guan YJ, 2017, ASIA S PACIF DES AUT, P629, DOI 10.1109/ASPDAC.2017.7858394
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Hochreiter S., 2001, FIELD GUIDE DYNAMICA
   HU XB, 1991, IEEE T COMPUT, V40, P13, DOI 10.1109/12.67316
   Hwang K, 2015, INT CONF ACOUST SPEE, P1047, DOI 10.1109/ICASSP.2015.7178129
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Karpathy Andrej, 2016, MULTILAYER RECURRENT
   Li SC, 2015, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FCCM.2015.50
   Muller Jean-Michel, 2005, Elementary Functions: Algorithms and Implementation
   Nurvitadhi E, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577314
   Rybalkin V, 2018, I C FIELD PROG LOGIC, P89, DOI 10.1109/FPL.2018.00024
   Rybalkin V, 2017, DES AUT TEST EUROPE, P1390, DOI 10.23919/DATE.2017.7927210
   Shin D, 2017, ISSCC DIG TECH PAP I, P240, DOI 10.1109/ISSCC.2017.7870350
   Sim H, 2017, DES AUT CON, DOI 10.1145/3061639.3062290
   Srivastava N., 2015, JMLR P, V37, P843
   Sundermeyer M, 2015, IEEE-ACM T AUDIO SPE, V23, P517, DOI 10.1109/TASLP.2015.2400218
   Sutskever I, 2014, ADV NEUR IN, V27
   Wang S., 2018, P ACM SIGDA INT S FI, P11, DOI DOI 10.1145/3174243.3174253
   Wang ZS, 2017, IEEE T VLSI SYST, V25, P2763, DOI 10.1109/TVLSI.2017.2717950
NR 34
TC 13
Z9 13
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 3
DI 10.1145/3366634
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Liang, YP
   Chen, TY
   Chang, YH
   Chen, SH
   Lam, KY
   Li, WH
   Shih, WK
AF Liang, Yu-Pei
   Chen, Tseng-Yi
   Chang, Yuan-Hao
   Chen, Shuo-Han
   Lam, Kam-Yiu
   Li, Wei-Hsin
   Shih, Wei-Kuan
TI Enabling Sequential-write-constrained B<SUP>+</SUP>-tree Index Scheme to
   Upgrade Shingled Magnetic Recording Storage Performance
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Sequential write; shingled magnetic recording; file index; B+-tree
AB When a shingle magnetic recording (SMR) drive has been widely applied to modern computer systems (e.g., archive file systems, big data computing systems, and large-scale database systems), storage system developers should thoroughly review whether current designs (e.g., index schemes and data placements) are appropriate for an SMR drive because of its sequential write constraint. Through many prior works excellently manage data in an SMR drive by integrating their proposed solutions into the driver layer, an index scheme over an SMR drive has never been optimized by any previous works because managing index over the SMR drive needs to jointly consider the properties of B+-tree and SMR natures (e.g., sequential write constraint and zone partitions) in a host storage system. Moreover, poor index management will result in terrible storage performance because an index manager is extensively used in file systems and database applications. For optimizing the B+-tree index structure over an SMR storage, this work identifies performance overheads caused by the B+-tree index structure in an SMR drive. By such observation, this study proposes a sequential-write-constrained B+-tree index scheme, namely SW-B+ tree, which consists of an address redirection data structure, an SMR-aware node allocation mechanism, and a frequency-aware garbage collection strategy. According to our experiments, the SW-B(+)tree can improve the SMR storage performance 55% on average.
C1 [Liang, Yu-Pei; Li, Wei-Hsin; Shih, Wei-Kuan] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
   [Chen, Tseng-Yi] Yuan Ze Univ, Dept Comp Sci & Engn, Taoyuan 320, Taiwan.
   [Chang, Yuan-Hao; Chen, Shuo-Han] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Lam, Kam-Yiu] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
C3 National Tsing Hua University; Yuan Ze University; Academia Sinica -
   Taiwan; City University of Hong Kong
RP Liang, YP (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
EM s106062804@m106.nthu.edu.tw; tsengyi2005@gmail.com;
   johnson@iis.sinica.edu.tw; qoolili@iis.sinica.edu.tw;
   cskylam@cityu.edu.hk; liweishin216@gmail.com; wshih@cs.nthu.edu.tw
RI Lam, Kam Yiu/W-3711-2018; Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111; Chen, Shuo-Han/0000-0002-1619-4335;
   Chen, Tseng-Yi/0000-0003-2939-2821
FU Academia Sinica [AS-CDA-107-M05]; Ministry of Science and Technology
   [107-2923-E-001-001-MY3, 107-2218-E155-006-MY3, 107-2221-E-007-014-MY3,
   108-2218-E-002-048, 108-2221-E-001-001-MY3, 108-2221E-155-001-MY3,
   108-2221-E-001-004-MY3]
FX This work is supported by supported in part by Academia Sinica under
   grant no. AS-CDA-107-M05 and Ministry of Science and Technology under
   grant nos. 107-2923-E-001-001-MY3, 107-2218-E155-006-MY3,
   107-2221-E-007-014-MY3, 108-2218-E-002-048, 108-2221-E-001-001-MY3,
   108-2221E-155-001-MY3 and 108-2221-E-001-004-MY3.
CR Cassuto Y, 2010, 2010 IEEE INFORMATION THEORY WORKSHOP (ITW)
   Chang F, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1365815.1365816
   Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Chi P, 2014, I SYMPOS LOW POWER E, P69, DOI 10.1145/2627369.2627630
   Chong EI, 2003, SIGMOD RECORD, V32, P78, DOI 10.1145/776985.777000
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Feldman Tim, 2013, USENIX, V38
   Gao XF, 2015, IEEE ICC, P301, DOI 10.1109/ICC.2015.7248338
   Greaves S, 2009, IEEE T MAGN, V45, P3823, DOI 10.1109/TMAG.2009.2021663
   He WP, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P121
   INCITS T10 Technical Committee, 2014, 536 INCITS T10 TECHN
   Jagadish HV, 2005, ACM T DATABASE SYST, V30, P364, DOI 10.1145/1071610.1071612
   Kadekodi Saurabh, 2015, 7 USENIX WORKSH HOT
   Manzanares Adam, 2016, 8 USENIX WORKSH HOT
   Mathur Avantika, 2007, P LINUX S, V2, P21
   ONeil P, 1996, ACTA INFORM, V33, P351, DOI 10.1007/s002360050048
   Rodeh O, 2013, ACM T STORAGE, V9, DOI 10.1145/2501620.2501623
   Seagate Inc, DAT SHEET BARR
   Shiroishi Y, 2009, IEEE T MAGN, V45, P3816, DOI 10.1109/TMAG.2009.2024879
   Wu Cathy, 2018, 2018 IEEE International Conference on Robotics and Automation (ICRA), P6012, DOI 10.1109/ICRA.2018.8460567
   Wu FG, 2017, IEEE T COMPUT, V66, P1932, DOI 10.1109/TC.2017.2713360
   Wu Fenggang, 2016, 8 USENIX WORKSH HOT
   Wu S, 2010, PROC VLDB ENDOW, V3, P1207, DOI 10.14778/1920841.1920991
NR 23
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 66
DI 10.1145/3358201
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700022
DA 2024-07-18
ER

PT J
AU Passerone, R
   Romeo, II
   Sangiovanni-Vincentelli, AL
AF Passerone, Roberto
   Romeo, Inigo Incer
   Sangiovanni-Vincentelli, Alberto L.
TI Coherent Extension, Composition, and Merging Operators in Contract
   Models for System Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Interface; contract; merging; conformance; separation
ID INTERFACE
AB Contract models have been proposed to promote and facilitate reuse and distributed development. In this paper, we cast contract models into a coherent formalism used to derive general results about the properties of their operators. We study several extensions of the basic model, including the distinction between weak and strong assumptions and maximality of the specification. We then analyze the disjunction and conjunction operators, and show how they can be broken up into a sequence of simpler operations. This leads to the definition of a new contract viewpoint merging operator, which better captures the design intent in contrast to the more traditional conjunction. The adjoint operation, which we call separation, can be used to repartition the specification into different viewpoints. We show the symmetries of these operations with respect to composition and quotient.
C1 [Passerone, Roberto] Univ Trento, Dipartimento Ingn & Sci Informaz, Via Sommar 9, I-38123 Trento, Italy.
   [Romeo, Inigo Incer; Sangiovanni-Vincentelli, Alberto L.] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 University of Trento; University of California System; University of
   California Berkeley
RP Passerone, R (corresponding author), Univ Trento, Dipartimento Ingn & Sci Informaz, Via Sommar 9, I-38123 Trento, Italy.
EM roberto.passerone@unitn.it; inigo@eecs.berkeley.edu;
   alberto@eecs.berkeley.edu
RI Passerone, Roberto/B-5272-2015; Sangiovanni-Vincentelli, Alberto
   L/F-5742-2018
OI Incer, Inigo/0000-0001-7933-692X
FU NSF Contract CPS Medium [1739816]
FX This work was supported in part by NSF Contract CPS Medium 1739816.
CR ABADI M, 1993, ACM T PROGR LANG SYS, V15, P73, DOI 10.1145/151646.151649
   [Anonymous], 2005, P 10 EUROPEAN SOFTWA, DOI [10.1145/1095430.1081713, DOI 10.1145/1095430.1081713]
   [Anonymous], THESIS
   Back RJ, 2000, INFORM COMPUT, V156, P25, DOI 10.1006/inco.1999.2820
   Bauer SS, 2012, LECT NOTES COMPUT SC, V7212, P43, DOI 10.1007/978-3-642-28872-2_3
   Benveniste A, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376811
   Benveniste A, 2008, LECT NOTES COMPUT SC, V5382, P200, DOI 10.1007/978-3-540-92188-2_9
   Benveniste H, 2018, FRONT NEUROSCI-SWITZ, V12, DOI 10.3389/fnins.2018.00631
   Benvenuti L, 2008, LECT NOTES COMPUT SC, V4981, P58
   Benvenuti Luca, 2008, 2008 Forum on Specification, Verification & Design Languages (FDL), P142, DOI 10.1109/FDL.2008.4641436
   Carmona J, 2013, THEOR COMPUT SCI, V484, P1, DOI 10.1016/j.tcs.2013.03.006
   Chakrabarti A, 2003, LECT NOTES COMPUT SC, V2855, P117
   Chilton C, 2014, THEOR COMPUT SCI, V549, P146, DOI 10.1016/j.tcs.2014.07.018
   Cimatti A, 2015, SCI COMPUT PROGRAM, V97, P333, DOI 10.1016/j.scico.2014.06.011
   Damm W., 2005, FDN INTERFACE TECHNO
   Damm W, 2011, DES AUT TEST EUROPE, P1023
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Dill D.L., 1989, TRACE THEORY AUTOMAT
   Dragomir Iulia, 2015, SOFTWARE SYSTEMS MOD, P1
   Floyd R.W., 1967, P S APPL MATH, V19, P19
   Graf S., 2014, EMBEDDED SYSTEMS DEV, V20, P139, DOI DOI 10.1007/978-1-4614-3879-3_8
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   Incer Romeo I., 2018, 16 ACM IEEE INT C FO
   LAMPORT L, 1990, ACM T PROGR LANG SYS, V12, P396, DOI 10.1145/78969.78970
   Lane SaundersMac., 1998, Categories for the Working Mathematician, volume 5 of Graduate Texts in Mathematics 5, V5
   Larsen KG, 2006, LECT NOTES COMPUT SC, V4085, P82
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Lee EA, 2004, FORM ASP COMPUT, V16, P210, DOI 10.1007/s00165-004-0043-8
   Mangeruca L, 2013, INT SYM IND EMBED, P120, DOI 10.1109/SIES.2013.6601484
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   Negulescu R., 2000, CONCUR 2000 - Concurrency Theory. 11th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1877), P199
   Nyman U, 2007, LECT NOTES COMPUT SC, V4421, P64
   Passerone Roberto, 2019, DISI19004 U TRENT
   Raclet JB, 2011, FUND INFORM, V108, P119, DOI 10.3233/FI-2011-416
   Raclet JB, 2009, NINTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P119, DOI 10.1109/ACSD.2009.22
   Le TTH, 2016, SCI COMPUT PROGRAM, V115, P225, DOI 10.1016/j.scico.2015.06.004
   Tripakis Stavros, 2013, Model Checking Software. 20th International Symposium, SPIN 2013. Proceedings, P358, DOI 10.1007/978-3-642-39176-7_22
   Tripakis S, 2011, ACM T PROGR LANG SYS, V33, DOI 10.1145/1985342.1985345
   Wolf Elizabeth, 1995, THESIS
NR 40
TC 6
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 86
DI 10.1145/3358216
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700042
DA 2024-07-18
ER

PT J
AU Van Pinxten, J
   Geilen, M
   Basten, T
AF Van Pinxten, Joost
   Geilen, Marc
   Basten, Twan
TI Parametric Scheduler Characterization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Real time scheduling; system design; re-entrant flexible manufacturing
   system
AB Schedulers assign starting times to events in a system such that a set of constraints is met and system productivity is maximized. We characterize the scheduler behaviour for the case where decisions are made by comparing affine expressions of design parameters such as task workload, processing speed, robot travelling speed, or a controller's rise and settling time. Deterministic schedulers can be extended with symbolic execution, to keep track of the affine conditions on the parameters for which the scheduling decisions are made. We introduce a divide-and-conquer algorithm that uses this information to determine parameter regions for which the same sequence of decisions is taken given a particular scenario. The results provide designers insight in the impact of parameter changes on the performance of their system. The exploration can also be executed with the KLEE symbolic execution engine of the LLVM tool chain to extract the same results. We show that the divide-and-conquer approach provides the results much faster than the generic symbolic execution engine of KLEE. The results allow visualization of the sensitivity to all parameter combinations. The results of our approach therefore provide more insight in the sensitivity to parameters.
C1 [Van Pinxten, Joost] Oce Technol BV, POB 101, NL-5900 MA Venlo, Netherlands.
   [Van Pinxten, Joost; Geilen, Marc; Basten, Twan] Eindhoven Univ Technol, Groene Loper 19,Flux 4-132, NL-5612 AZ Eindhoven, Netherlands.
   [Basten, Twan] TNO ESI, Eindhoven, Netherlands.
C3 Oce-Technologies BV; Eindhoven University of Technology
RP Van Pinxten, J (corresponding author), Oce Technol BV, POB 101, NL-5900 MA Venlo, Netherlands.
EM joost.vanpinxten@oce.com; m.c.w.geilen@tue.nl; a.a.basten@tue.nl
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274; Geilen, Marc/0000-0002-2629-3249
FU Netherlands Organisation for Scientific Research (NWO) [12693]
FX This work is part of the research programme Robust CPS with project
   number 12693 which is (partly) financed by the Netherlands Organisation
   for Scientific Research (NWO). We thank the anonymous reviewers for
   their helpful comments.
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Bini E, 2004, IEEE T COMPUT, V53, P1462, DOI 10.1109/TC.2004.103
   Cadar C., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, (USA), P209
   Cimatti A, 2008, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2008.36
   FEAUTRIER P, 1992, INT J PARALLEL PROG, V21, P313, DOI 10.1007/BF01407835
   FEAUTRIER P, 1988, RAIRO-RECH OPER, V22, P243
   Fukuda K., 1996, Combinatorics and Computer Science. 8th Franco-Japanese and 4th Franco-Chinese Conference. Selected Papers, P91
   Gastin Paul, 2018, INT C CONC THEOR CON
   Ghamarian AH, 2008, DES AUT TEST EUROPE, P114
   Heloue KR, 2012, IEEE T COMPUT AID D, V31, P472, DOI 10.1109/TCAD.2011.2175392
   Hune T., 2002, Journal of Logic and Algebraic Programming, V52-53, P183, DOI 10.1016/S1567-8326(02)00037-1
   Nasri M, 2017, REAL TIM SYST SYMP P, P12, DOI 10.1109/RTSS.2017.00009
   Nasri Mitra, 2018, EUR C REAL TIM SYST, P9
   Subramani K., 2001, High Performance Computing - HiPC 2001. 8th International Conference. Proceedings (Lecture Notes in Computer Science Vol.2238), P36
   van Pinxten J, 2018, IEEE T COMPUT AID D, V37, P2697, DOI 10.1109/TCAD.2018.2857360
   Waqas U, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P215, DOI 10.1109/DSD.2016.26
   Waqas U, 2015, DES AUT TEST EUROPE, P573
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
NR 19
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 110
DI 10.1145/3358226
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700066
OA Green Published
DA 2024-07-18
ER

PT J
AU Yan, Y
   Gokul, G
   Dantu, K
   Ko, SY
   Ziarek, L
   Vitek, J
AF Yan, Yin
   Gokul, Girish
   Dantu, Karthik
   Ko, Steven Y.
   Ziarek, Lukasz
   Vitek, Jan
TI Can Android Run on Time? Extending and Measuring the Android Platform's
   Timeliness
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time; Android; mobile devices
AB Time predictability is difficult to achieve in the complex, layered execution environments that are common in modern embedded devices such as smartphones. We explore adopting the Android programming model for a range of embedded applications that extends beyond mobile devices, under the constraint that changes to widely used libraries should be minimized. The challenges we explore include the interplay between real-time activities and the rest of the system, how to express the timeliness requirements of components. and how well those requirements can be met on stock embedded platforms. We detail the design and implementation of our modifications to the Android framework along with a real-time VM and OS, and we provide experimental data validating feasibility over five applications.
C1 [Yan, Yin; Gokul, Girish; Dantu, Karthik; Ko, Steven Y.; Ziarek, Lukasz] Univ Buffalo State Univ New York, New York, NY 14222 USA.
   [Vitek, Jan] Northeastern Univ, Shenyang, Liaoning, Peoples R China.
   [Vitek, Jan] Czech Tech Univ, Prague, Czech Republic.
   [Yan, Yin; Gokul, Girish; Dantu, Karthik; Ko, Steven Y.; Ziarek, Lukasz; Vitek, Jan] 338E Davis Hall, Buffalo, NY 14260 USA.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Buffalo; Northeastern University - China; Czech Technical
   University Prague
RP Yan, Y (corresponding author), Univ Buffalo State Univ New York, New York, NY 14222 USA.; Yan, Y (corresponding author), 338E Davis Hall, Buffalo, NY 14260 USA.
EM yinyan@buffalo.edu; g8@buffalo.edu; kdantu@buffalo.edu;
   stevko@buffalo.edu; lizarek@buffalo.edu; j.vitek@northeastern.edu
RI Vitek, Jan/J-9051-2014
FU European Research Council (ERC) under the European Union [695412]; NSF
   [1823230, 1523426, 1513006, 1405614, 1749539, 1544542, 1518844]; ONR
   [503353]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1749539] Funding Source:
   National Science Foundation; Division Of Computer and Network Systems;
   Direct For Computer & Info Scie & Enginr [1523426, 1405614, 1823230,
   1513006] Funding Source: National Science Foundation
FX We thank the reviewers for their constructive feedback. This work
   received funding from the European Research Council (ERC) under the
   European Union's Horizon 2020 research and innovation programme (grant
   agreement 695412), the NSF (award 1823230, 1523426, 1513006, 1405614,
   1749539, 1544542 and 1518844) as well as ONR (award 503353).
CR Ali H, 2013, IEEE T BIO-MED ENG, V60, P3060, DOI 10.1109/TBME.2013.2262712
   [Anonymous], P EMB LIN C EUR ELCE
   Czerniejewski A, 2016, P 14 INT WORKSH JAV
   Fosh Lesley., 2013, PROC CHI 13, P149, DOI DOI 10.1145/2470654.2470675
   Gerlitz Thomas, 2013, P INT WORKSH JAV TEC, DOI [10.1145/2512989.2512999, DOI 10.1145/2512989.2512999]
   Gokul G., 2016, Proceedings of the 14th International Workshop on Java Technologies for Real-Time and Embedded Systems, P1
   Gosling James., 2000, The Real-Time Specification for Java
   Heller F, 2014, PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON HUMAN-COMPUTER INTERACTION WITH MOBILE DEVICES AND SERVICES (MOBILEHCI'14), P483, DOI 10.1145/2628363.2634220
   Kalibera T., 2010, P 8 INT WORKSH JAV T, P164, DOI [10.1145/1850771.1850794, DOI 10.1145/1850771.1850794]
   Kalkov Igor, 2014, INT WORKSH JAV TECHN, DOI [10.1145/2661020.2661023, DOI 10.1145/2661020.2661023]
   Kalkov Igor, 2012, INT WORKSH JAV TECHN, DOI [10.1145/2388936.2388955, DOI 10.1145/2388936.2388955]
   Kang H, 2016, J SUPERCOMPUT, V72, P196, DOI 10.1007/s11227-015-1542-5
   Kim H, 2014, UBICOMP'14: PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P277, DOI 10.1145/2632048.2636077
   Kim H, 2015, REAL TIM SYST SYMP P, P285, DOI 10.1109/RTSS.2015.34
   Liu K., 2013, Proceeding of the 11th annual international conference on Mobile systems, applications, and services, P235
   Maia Claudio, 2010, P INT WORKSH OPO SYS
   Myrent Noah J., 2015, WIND EN S, DOI [10.2514/6.2015-1001, DOI 10.2514/6.2015-1001]
   Oh Hyeong-Seok, 2012, INT WORKSH JAV TECHN, DOI [10.1145/2388936.2388956, DOI 10.1145/2388936.2388956]
   Peguero E., P 2016 IEEE INT C SM, DOI [10.1109/smartcomp.2016.7501679, DOI 10.1109/SMARTCOMP.2016.7501679]
   Peng Chunyi, 2007, P SENSYS, DOI [10.1145/1322263.1322265, DOI 10.1145/1322263.1322265]
   Perneel Luc, 2012, COMPUTER SYSTEMS IND, DOI [10.1109/ICCSII.2012.6454350, DOI 10.1109/ICCSII.2012.6454350]
   Pizlo F, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P69
   Qiu Jian., 2011, SenSys, P190
   Rahman T, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P2, DOI 10.1145/2594368.2594386
   Rajguru Ganesh Jairam, 2014, INT J MANAGEMENT IT, V4, P6
   Ruiz A.P., 2015, P JTRES 15 13 INT WO, DOI [10.1145/2822304.2822317, DOI 10.1145/2822304.2822317]
   Tang Daniel., 2010, Proceeding of the International Workshop on Java Technologies for Real-Time and Embedded Systems, JTRES '10, P148, DOI DOI 10.1145/1850771.1850792
   Tarzia Stephen P, 2011, P 9 INT C MOB SYST A, P155
   Tofte Mads, 1994, P 21 ACM SIGPLAN SIG, P188, DOI DOI 10.1145/174675.177855
   Yan Y, 2016, IEEE T MOBILE COMPUT, V15, P2564, DOI 10.1109/TMC.2015.2499187
   Yan Y, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P273, DOI 10.1145/2594368.2594381
   Yan Yin, 2017, P REAL TIM EMB TECHN, DOI [10.1109/RTAS.2017.38, DOI 10.1109/RTAS.2017.38]
   Yin Yan, 2018, ACM SIGBED Review, V15, P7, DOI 10.1145/3269482.3269484
   Zhang Zengbin, 2012, P 10 INT C MOB SYST, P1, DOI [10.1145/2307636.2307638, DOI 10.1145/2307636.2307638]
NR 34
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 97
DI 10.1145/3289257
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500007
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, H
   Ota, K
   Dong, MX
AF Li, He
   Ota, Kaoru
   Dong, Mianxiong
TI Energy Cooperation in Battery-Free Wireless Communications with Radio
   Frequency Energy Harvesting
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Batter-free networks; energy cooperation; RF energy harvesting
ID C-MEANS ALGORITHMS; INFORMATION; NETWORKS
AB Radio frequency (RF) energy harvesting techniques are becoming a potential method to power battery-free wireless networks. In RF energy harvesting communications, energy cooperation enables shaping and optimization of the energy arrivals at the energy-receiving node to improve the overall system performance. In this article, we propose an energy cooperation scheme that enables energy cooperation in battery-free wireless networks with RF harvesting. We first study the battery-free wireless network with RF energy harvesting and then state the problem that optimizing the system performance with limited harvesting energy through new energy cooperation protocol. Finally, from the extensive simulation results, our energy cooperation protocol performs better than the original battery-free wireless network solution.
C1 [Li, He; Ota, Kaoru; Dong, Mianxiong] Muroran Inst Technol, Mizumoto Cho 27-1, Muroran, Hokkaido 0508585, Japan.
C3 Muroran Institute of Technology
RP Li, H; Dong, MX (corresponding author), Muroran Inst Technol, Mizumoto Cho 27-1, Muroran, Hokkaido 0508585, Japan.
EM heli@mmm.muroran-it.ac.jp; ota@mmm.muroran-it.ac.jp;
   mxdong@mmm.muroran-it.ac.jp
RI Ota, Kaoru/HDR-5303-2022; Dong, Mianxiong/O-7489-2019; Li,
   He/AAC-6600-2019
OI Ota, Kaoru/0000-0002-3382-1652; Dong, Mianxiong/0000-0002-2788-3451; Li,
   He/0000-0003-4325-6631
FU JSPS KAKENHI [JP16K00117, JP15K15976, JP17K12669]; KDDI Foundation;
   Research Fund for Postdoctoral Program of Muroran Institute of
   Technology; Grants-in-Aid for Scientific Research [17K12669, 15K15976]
   Funding Source: KAKEN
FX This work is supported by JSPS KAKENHI Grants No. JP16K00117, No.
   JP15K15976, and No. JP17K12669, KDDI Foundation, and Research Fund for
   Postdoctoral Program of Muroran Institute of Technology.
CR Akbar S, 2015, IEEE GLOB COMM CONF, DOI 10.1109/GLOCOM.2015.7417762
   Barroca N, 2013, 2013 IEEE 24TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), P532, DOI 10.1109/PIMRC.2013.6666194
   Beeby, 2010, ENERGY HARVESTING SY
   Chalasani S, 2008, PROCEEDINGS IEEE SOUTHEASTCON 2008, VOLS 1 AND 2, P442
   Cheng P, 2013, IEEE T WIREL COMMUN, V12, P3072, DOI 10.1109/TWC.2013.050313.121691
   Chia YK, 2014, IEEE T WIREL COMMUN, V13, P6996, DOI 10.1109/TWC.2014.2339845
   Erol-Kantarci M., 2012, P 2012 IEEE S COMP C, DOI 10.1109/ISCC.2012.6249261
   Fu LK, 2016, IEEE T VEH TECHNOL, V65, P278, DOI 10.1109/TVT.2015.2391119
   Fu LK, 2013, IEEE INFOCOM SER, P2922
   Gao YL, 2012, PROC IEEE INT SYMP, P298, DOI 10.1109/ISIE.2012.6237101
   Gurakan B, 2013, IEEE T COMMUN, V61, P4884, DOI 10.1109/TCOMM.2013.110113.130184
   Gurakan B, 2012, CONF REC ASILOMAR C, P58, DOI 10.1109/ACSSC.2012.6488958
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Huang C, 2013, IEEE J SEL AREA COMM, V31, P1469, DOI 10.1109/JSAC.2013.130811
   Jabbar H, 2010, IEEE T CONSUM ELECTR, V56, P247, DOI 10.1109/TCE.2010.5439152
   Ju H, 2014, IEEE GLOB COMM CONF, P1430, DOI 10.1109/GLOCOM.2014.7037009
   Kitayoshi H, 2005, IEEE VTS VEH TECHNOL, P2696
   Li YJ, 2015, IEEE COMMUN LETT, V19, P1802, DOI 10.1109/LCOMM.2015.2468212
   Liu H, 2008, IEEE NETWORK, V22, P26, DOI 10.1109/MNET.2008.4694171
   Lu X, 2015, IEEE COMMUN SURV TUT, V17, P757, DOI 10.1109/COMST.2014.2368999
   Mattern F, 2010, LECT NOTES COMPUT SC, V6462, P242, DOI 10.1007/978-3-642-17226-7_15
   Olgun U., 2012, 2012 IEEE Antennas and Propagation Society International Symposium and USNC/URSI National Radio Science Meeting, DOI 10.1109/APS.2012.6349384
   Othman A.-K., 2009, International Conference on Ultra Modern Telecommunications Workshops, P1, DOI DOI 10.1109/ICUMT.2009.5345571
   Parks AN, 2013, IEEE TOPIC CONF BIOM, P154, DOI 10.1109/BioWireleSS.2013.6613706
   Philipose M, 2005, IEEE PERVAS COMPUT, V4, P37, DOI 10.1109/MPRV.2005.7
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Tutuncuoglu K., 2013, 2013 INFORM THEORY A, P1
   Visser HJ, 2013, P IEEE, V101, P1410, DOI 10.1109/JPROC.2013.2250891
   Vyas RJ, 2013, IEEE T MICROW THEORY, V61, P2491, DOI 10.1109/TMTT.2013.2258168
   Zhang QC, 2018, INFORM FUSION, V39, P72, DOI 10.1016/j.inffus.2017.04.002
   Zhang QC, 2015, INT J SENS NETW, V18, P32, DOI 10.1504/IJSNET.2015.069871
   Zhang YM, 2016, IEEE ACM T NETWORK, V24, P1632, DOI 10.1109/TNET.2015.2425146
   Zheng G, 2014, IEEE T SIGNAL PROCES, V62, P2290, DOI 10.1109/TSP.2014.2310433
NR 34
TC 18
Z9 19
U1 2
U2 33
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 44
DI 10.1145/3141249
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500016
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Lin, C
   Zhou, YH
   Song, HB
   Yu, CW
   Wu, GW
AF Lin, Chi
   Zhou, Yanhong
   Song, Houbing
   Yu, Chang Wu
   Wu, Guowei
TI OPPC: An Optimal Path Planning Charging Scheme Based on Schedulability
   Evaluation for WRSNs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless rechargeable sensor networks; on-demand charging architecture;
   schedulability evaluation; charging efficiency; charging path planning
ID WIRELESS SENSOR NETWORKS; ENERGY-TRANSFER
AB The lack of schedulability evaluation of previous charging schemes in wireless rechargeable sensor networks (WRSNs) degrades the charging efficiency, leading to node exhaustion. We propose an Optimal Path Planning Charging scheme, namely OPPC, for the on-demand charging architecture. OPPC evaluates the schedulability of a charging mission, which makes charging scheduling predictable. It provides an optimal charging path which maximizes charging efficiency. When confronted with a non-schedulable charging mission, a node discarding algorithm is developed to enable the schedulability. Experimental simulations demonstrate that OPPC can achieve better performance in successful charging rate as well as charging efficiency.
C1 [Lin, Chi; Zhou, Yanhong; Wu, Guowei] Dalian Univ Technol, Sch Software Technol, Key Lab Ubiquitous Network & Serv Software Liaoni, Dalian, Peoples R China.
   [Song, Houbing] West Virgina univ, Dept Elect & Comp Engn, Morgantown, WV USA.
   [Yu, Chang Wu] Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
   [Lin, Chi; Zhou, Yanhong; Wu, Guowei] Dalian Univ Technol, Sch Software Technol, Dalian 116621, Peoples R China.
   [Lin, Chi; Zhou, Yanhong; Wu, Guowei] Key Lab Ubiquitous Network & Serv Software Liaoni, Dalian 116621, Peoples R China.
C3 Dalian University of Technology; Chung Hua University; Dalian University
   of Technology
RP Lin, C (corresponding author), Dalian Univ Technol, Sch Software Technol, Key Lab Ubiquitous Network & Serv Software Liaoni, Dalian, Peoples R China.; Lin, C (corresponding author), Dalian Univ Technol, Sch Software Technol, Dalian 116621, Peoples R China.; Lin, C (corresponding author), Key Lab Ubiquitous Network & Serv Software Liaoni, Dalian 116621, Peoples R China.
EM c.lin@dlut.edu.cn; zyhali37@gmail.com; h.song@ieee.org;
   james.cwyu@gmail.com; wgwdut@dlut.edu.cn
RI Song, Houbing Herbert/E-3628-2010; song, hu/JVO-3838-2024; Yu, Chang
   Wu/A-6334-2010
OI Song, Houbing Herbert/0000-0003-2631-9223; Yu, Chang
   Wu/0000-0001-7783-1513
FU National Natural Science Foundation of China [61402078, 61672129];
   Fundamental Research Funds for the Central Universities [DUT14RC (3)090]
FX This research is sponsored by the National Natural Science Foundation of
   China (No. 61402078 and No. 61672129) and Fundamental Research Funds for
   the Central Universities (No. DUT14RC (3)090).
CR [Anonymous], 2013, INT C MOBILE UBIQUIT
   [Anonymous], 2014, P ACM MOBIHOC
   Dai HP, 2015, IEEE T PARALL DISTR, V26, P527, DOI 10.1109/TPDS.2014.2310484
   Fu LK, 2016, IEEE T VEH TECHNOL, V65, P278, DOI 10.1109/TVT.2015.2391119
   Gross D., 2009, Fundamentals of Queueing Theory, V4th
   Guo ST, 2014, IEEE T MOBILE COMPUT, V13, P2836, DOI 10.1109/TMC.2014.2307332
   He JP, 2015, IEEE T SIGNAL PROCES, V63, P1651, DOI 10.1109/TSP.2015.2394507
   He L, 2015, IEEE T MOBILE COMPUT, V14, P1861, DOI 10.1109/TMC.2014.2368557
   He L, 2013, IEEE INT CONF MOB, P28, DOI 10.1109/MASS.2013.51
   He SB, 2016, IEEE T VEH TECHNOL, V65, P7448, DOI 10.1109/TVT.2015.2498281
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Hu C, 2014, IEEE INT CONF SENS, P450, DOI 10.1109/SAHCN.2014.6990383
   Kurs A, 2007, SCIENCE, V317, P83, DOI 10.1126/science.1143254
   Liang WF, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2898357
   Lin C, 2018, IEEE T MOBILE COMPUT, V17, P211, DOI 10.1109/TMC.2017.2703094
   Lin C, 2017, IEEE T VEH TECHNOL, V66, P8047, DOI 10.1109/TVT.2017.2683493
   Lin C, 2016, J SYST ARCHITECT, V70, P26, DOI 10.1016/j.sysarc.2016.04.005
   Lin C, 2016, J SYST SOFTWARE, V121, P88, DOI 10.1016/j.jss.2016.08.046
   Lin C, 2016, J SYST SOFTWARE, V113, P381, DOI 10.1016/j.jss.2015.12.017
   Lin C, 2015, IEEE I C EMBED SOFTW, P503, DOI 10.1109/HPCC-CSS-ICESS.2015.115
   Madhja A, 2015, IEEE WCNC, P1285, DOI 10.1109/WCNC.2015.7127654
   Nikoletseas S, 2015, INT CON DISTR COMP S, P196, DOI 10.1109/ICDCS.2015.28
   Ren X., 2014, P 23 INT C COMP COMM, P1
   Sheng Zhang, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P2344, DOI 10.1109/INFOCOM.2015.7218622
   Shu YC, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2700257
   Shu YC, 2016, IEEE T MOBILE COMPUT, V15, P1699, DOI 10.1109/TMC.2015.2473163
   Stankovic J. A., 2012, Deadline scheduling for real-time systems: EDF and related algorithms, V460
   Tian YL, 2014, 2014 10TH INTERNATIONAL CONFERENCE ON HETEROGENEOUS NETWORKING FOR QUALITY, RELIABILITY, SECURITY AND ROBUSTNESS (QSHINE), P115, DOI [10.1109/QSHINE.2014.6928669, 10.4108/icst.qshine.2014.256209]
   Wu J, 2014, J COMPUT SCI TECH-CH, V29, P550, DOI 10.1007/s11390-014-1449-2
   Xie LG, 2013, IEEE INFOCOM SER, P1636
   Xie LG, 2012, IEEE ACM T NETWORK, V20, P1748, DOI 10.1109/TNET.2012.2185831
   Xu WZ, 2014, 2014 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATION (PIMRC), P1269, DOI 10.1109/PIMRC.2014.7136363
   Yang QQ, 2015, IEEE T VEH TECHNOL, V64, P367, DOI 10.1109/TVT.2014.2300181
   Yang Y., 2015, WIRELESS RECHARGEABL
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Zhang S, 2015, IEEE T COMPUT, V64, P654, DOI 10.1109/TC.2013.2297926
   Zhang Y., 2016, IEEE Transactions on Mobile Computing, VPP, P1
   Zhao M, 2014, IEEE T MOBILE COMPUT, V13, P2689, DOI 10.1109/TMC.2014.2307335
NR 38
TC 17
Z9 17
U1 0
U2 30
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 7
DI 10.1145/3126684
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100007
DA 2024-07-18
ER

PT J
AU Lesi, V
   Jovanov, I
   Pajic, M
AF Lesi, Vuk
   Jovanov, Ilija
   Pajic, Miroslav
TI Security-Aware Scheduling of Embedded Control Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CPS security; real-time scheduling; quality-of-control; mixed integer
   linear programming
ID SYSTEMS; ATTACKS
AB In this work, we focus on securing cyber-physical systems (CPS) in the presence of network-based attacks, such as Man-in-the-Middle (MitM) attacks, where a stealthy attacker is able to compromise communication between system sensors and controllers. Standard methods for this type of attacks rely on the use of cryptographic mechanisms, such as Message Authentication Codes (MACs) to ensure data integrity. However, this approach incurs significant computation overhead, limiting its use in resource constrained systems. Consequently, we consider the problem of scheduling multiple control tasks on a shared processor while providing a suitable level of security guarantees. Specifically, by security guarantees we refer to control performance, i.e., Quality-of-Control (QoC), in the presence of attacks. We start by mapping requirements for QoC under attack into constraints for security-aware control tasks that, besides standard control operations, intermittently perform data authentication. This allows for the analysis of the impact that security-related computation overhead has on both schedulability of control tasks and QoC. Building on this analysis, we introduce a mixed-integer linear programming-based technique to obtain a schedulable task set with predefined QoC requirements. Also, to facilitate optimal resource allocation, we provide a method to analyze interplay between available computational resources and the overall QoC under attack, and show how to obtain a schedulable task set that maximizes the overall QoC guarantees. Finally, we prove usability of our approach on a case study with multiple automotive control components.
C1 [Lesi, Vuk; Jovanov, Ilija; Pajic, Miroslav] Duke Univ, Dept Elect & Comp Engn, 100 Sci Dr, Durham, NC 27708 USA.
C3 Duke University
RP Lesi, V (corresponding author), Duke Univ, Dept Elect & Comp Engn, 100 Sci Dr, Durham, NC 27708 USA.
EM vuk.lesi@duke.edu; ilija.jovanov@duke.edu; miroslav.pajic@duke.edu
OI Pajic, Miroslav/0000-0002-5357-0117
FU NSF [CNS-1652544, CNS-1505701]; Intel-NSF; ONR [N00014-17-1-2012,
   N00014-17-1-2504]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1505701] Funding Source: National Science
   Foundation
FX This work was supported in part by the NSF CNS-1652544 and CNS-1505701
   grants, and the Intel-NSF Partnership for Cyber-Physical Systems
   Security and Privacy. This material is also based on research sponsored
   by the ONR under agreements number N00014-17-1-2012 and
   N00014-17-1-2504.
CR [Anonymous], P INT C DES ARCH SIG
   [Anonymous], 1997, THESIS
   Anta A, 2010, IEEE T AUTOMAT CONTR, V55, P2030, DOI 10.1109/TAC.2010.2042980
   Anta A, 2009, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2009.39
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Belotti P, 2016, COMPUT OPTIM APPL, V65, P545, DOI 10.1007/s10589-016-9847-8
   Bini E, 2009, REAL-TIME SYST, V41, P27, DOI 10.1007/s11241-008-9060-7
   Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P119
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Checkoway S., 2011, P 20 USENIX C SEC SE
   Chen TM, 2011, COMPUTER, V44, P91, DOI 10.1109/MC.2011.115
   Greenberg A., 2015, WIRED MAGAZINE
   Gurobi Optimization. Inc, 2014, GUROBI OPTIMIZER REF
   Hasan M, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P123, DOI [10.1109/RTSS.2016.021, 10.1109/RTSS.2016.35]
   Jovanov I., 2017, 55 IEEE C DEC CONTR
   Jovanov I., 2017, CoRR
   Kerns AJ, 2014, J FIELD ROBOT, V31, P617, DOI 10.1002/rob.21513
   Kwon C, 2014, J AEROSP INFORM SYST, V11, P525, DOI [10.2514/1.I010201, 10.2514/1.1010201]
   Lesi V., 2017, 38 IEEE REAL TIM SYS
   LEUNG JYT, 1980, INFORM PROCESS LETT, V11, P115, DOI 10.1016/0020-0190(80)90123-4
   Lin CW, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2803174
   Lin M, 2009, IEEE T IND INFORM, V5, P22, DOI 10.1109/TII.2009.2014055
   Lun Y. Z., 2016, CORR
   Mo YL, 2010, IEEE DECIS CONTR P, P5967, DOI 10.1109/CDC.2010.5718158
   Mok AK, 1996, REAL TIM SYST SYMP P, P22, DOI 10.1109/REAL.1996.563696
   Pajic M, 2017, IEEE T CONTROL NETW, V4, P82, DOI 10.1109/TCNS.2016.2607420
   Pajic M, 2014, ACM IEEE INT CONF CY, P163, DOI 10.1109/ICCPS.2014.6843720
   Peng B, 2016, IEEE INT CONF EMBED, P49, DOI 10.1109/RTCSA.2016.15
   Wei C. H., 2009, THESIS
   Xie T, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275992
   Zheng BW, 2016, IEEE T COMPUT AID D, V35, P699, DOI 10.1109/TCAD.2016.2523937
NR 33
TC 30
Z9 35
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 188
DI 10.1145/3126518
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800071
DA 2024-07-18
ER

PT J
AU Van Pinxten, J
   Waqas, U
   Geilen, M
   Basten, T
   Somers, L
AF Van Pinxten, Joost
   Waqas, Umar
   Geilen, Marc
   Basten, Twan
   Somers, Lou
TI Online Scheduling of 2-Re-entrant Flexible Manufacturing Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Re-entrant flow shops; flexible manufacturing systems; bounded horizon
   scheduling
ID TOTAL COMPLETION-TIME; SETUP TIMES; FLOWSHOP; RELEASE; SHOPS; DATES
AB Online scheduling of operations is essential to optimize productivity of flexible manufacturing systems (FMSs) where manufacturing requests arrive on the fly. An FMS processes products according to a particular flow through processing stations. This work focusses on online scheduling of re-entrant FMSs with flows using processing stations where products pass twice and with limited buffering between processing stations. This kind of FMS is modelled as a re-entrant flow shop with due dates and sequence-dependent set-up times. Such flow shops can benefit from minimization of the time penalties incurred from set-up times. On top of an existing greedy scheduling heuristic we apply a meta-heuristic that simultaneously explores several alternatives considering trade-offs between the used metrics by the scheduling heuristic. We identify invariants to efficiently remove many infeasible scheduling options so that the running time of online implementations is improved. The resulting algorithm is much faster than the state of the art and produces schedules with on average 4.6% shorter makespan.
C1 [Van Pinxten, Joost; Waqas, Umar; Geilen, Marc; Basten, Twan] Eindhoven Univ Technol, Dept Elect Engn, Eindhoven, Netherlands.
   [Basten, Twan] TNO ESI, Embedded Syst Innovat, Eindhoven, Netherlands.
   [Somers, Lou] Oce Technol, Venlo, Netherlands.
   [Somers, Lou] Eindhoven Univ Technol, Dept Math & Comp Sci, Eindhoven, Netherlands.
   [Somers, Lou] TUe Technol, Res & Dev, Eindhoven, Netherlands.
C3 Eindhoven University of Technology; Eindhoven University of Technology
RP Van Pinxten, J (corresponding author), Eindhoven Univ Technol, Dept Elect Engn, Eindhoven, Netherlands.
EM j.h.h.v.pinxten@tue.nl; u.waqas@tue.nl; m.c.w.geilen@tue.nl;
   a.a.basten@tue.nl; lou.somers@oce.com
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274; Geilen, Marc/0000-0002-2629-3249
FU Netherlands Organisation for Scientific Research (NWO) [12693]
FX This work is part of the research programme Robust CPS with project
   number 12693 which is ( partly) financed by the Netherlands Organisation
   for Scientific Research (NWO). We thank the anonymous reviewers for
   their helpful comments.
CR [Anonymous], 1956, NETWORK FLOW THEORY
   Behrmann G., 2005, INT PAR DISTR PROC S, P140
   Bellman R., 1958, Q APPL MATH, V16, P87
   Browne J., 1984, FMS Magazine, V2, P114
   Busato F, 2016, IEEE T PARALL DISTR, V27, P2222, DOI 10.1109/TPDS.2015.2485994
   Chand S, 1997, ANN OPER RES, V70, P115, DOI 10.1023/A:1018961818782
   Chen JS, 2008, EXPERT SYST APPL, V34, P1924, DOI 10.1016/j.eswa.2007.02.027
   Demirkol E., 2000, Journal of Scheduling, V3, P155, DOI 10.1002/(SICI)1099-1425(200005/06)3:3<155::AID-JOS39>3.0.CO;2-E
   GRABOWSKI J, 1983, J OPER RES SOC, V34, P615, DOI 10.1057/jors.1983.142
   Graham R. L., 1979, Discrete Optimisation, P287
   Jeong B, 2014, COMPUT OPER RES, V47, P72, DOI 10.1016/j.cor.2014.02.002
   Jing CX, 2011, THEOR COMPUT SCI, V412, P6712, DOI 10.1016/j.tcs.2011.08.030
   Jungwattanakit J, 2008, INT J ADV MANUF TECH, V37, P354, DOI 10.1007/s00170-007-0977-0
   Kubiak W, 1996, OPER RES, V44, P764, DOI 10.1287/opre.44.5.764
   Pan JCH, 2003, J OPER RES SOC, V54, P642, DOI 10.1057/palgrave.jors.2601556
   Sedgewick R., 2011, Algorithm
   Shewchuk JP, 1998, INT J FLEX MANUF SYS, V10, P325, DOI 10.1023/A:1008062220281
   Shojaei H, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2541012.2541014
   van Pinxten J, 2016, DES AUT TEST EUROPE, P822
   Waqas U, 2015, DES AUT TEST EUROPE, P573
   Zitzler E., 2001, 103 TIK DEPT EL ENG
NR 21
TC 5
Z9 5
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 160
DI 10.1145/3126551
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800043
OA Green Published
DA 2024-07-18
ER

PT J
AU Tan, WM
   Sullivan, P
   Watson, H
   Slota-Newson, J
   Jarvis, SA
AF Tan, Wilson M.
   Sullivan, Paul
   Watson, Hamish
   Slota-Newson, Joanna
   Jarvis, Stephen A.
TI An Indoor Test Methodology for Solar-Powered Wireless Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Measurement; Performance; Theory; Energy harvesting;
   astronomical models; solar simulators; lifetime; power management;
   energy neutrality
AB Repeatable and accurate tests are important when designing hardware and algorithms for solar-powered wireless sensor networks (WSNs). Since no two days are exactly alike with regard to energy harvesting, tests must be carried out indoors. Solar simulators are traditionally used in replicating the effects of sunlight indoors; however, solar simulators are expensive, have lighting elements that have short lifetimes, and are usually not designed to carry out the types of tests that hardware and algorithm designers require. As a result, hardware and algorithm designers use tests that are inaccurate and not repeatable (both for others and also for the designers themselves). In this article, we propose an indoor test methodology that does not rely on solar simulators. The test methodology has its basis in astronomy and photovoltaic cell design. We present a generic design for a test apparatus that can be used in carrying out the test methodology. We also present a specific design that we use in implementing an actual test apparatus. We test the efficacy of our test apparatus and, to demonstrate the usefulness of the test methodology, perform experiments akin to those required in projects involving solar-powered WSNs. Results of the said tests and experiments demonstrate that the test methodology is an invaluable tool for hardware and algorithm designers working with solar-powered WSNs.
C1 [Tan, Wilson M.] Univ Warwick, Coventry, W Midlands, England.
   [Sullivan, Paul] Univ Warwick, Dept Chem, Coventry, W Midlands, England.
   [Watson, Hamish; Slota-Newson, Joanna] Polysolar Ltd, Charles Babbage Rd, Cambridge, England.
   [Jarvis, Stephen A.] Univ Warwick, Dept Comp Sci, Coventry, W Midlands, England.
   [Tan, Wilson M.] Univ Philippines Diliman, Dept Comp Sci, Quezon City, Metro Manila, Philippines.
C3 University of Warwick; University of Warwick; University of Warwick;
   University of the Philippines System; University of the Philippines
   Diliman
RP Tan, WM (corresponding author), Univ Warwick, Coventry, W Midlands, England.; Tan, WM (corresponding author), Univ Philippines Diliman, Dept Comp Sci, Quezon City, Metro Manila, Philippines.
EM wmtan@dcs.upd.edu.ph; s.a.jarvis@warwick.ac.uk
RI Jarvis, Stephen/AAT-3127-2021
OI Jarvis, Stephen/0000-0002-1249-2167
FU UK Technology Strategy Board (TSB) Emerging Technologies Programme
   [131187/26835-183208]; Republic of the Philippines' Engineering Research
   and Development for Technology (ERDT) Program
FX This work is funded in part by the UK Technology Strategy Board (TSB)
   Emerging Technologies Programme, Project 131187/26835-183208, Keeping
   the Noise Down: OPV-Based Energy Harvesting Sensors for Urban Noise
   Pollution. W.M. Tan is supported in part by the Republic of the
   Philippines' Engineering Research and Development for Technology (ERDT)
   Program.
CR [Anonymous], P 4 INT S INF PROC S
   [Anonymous], TESTBEDS RES INFRAST
   ASTROM K, 1995, PID CONTROLLERS THEO, pCH3
   Boano CA, 2014, PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN' 14), P95, DOI 10.1109/IPSN.2014.6846744
   Chetto M., 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P398, DOI 10.1109/GreenCom-CPSCom.2010.16
   Cooper Bussmann, 2014, COOP BUSSM POWERSTOR
   De Debraj, 2012, COMPUT J
   Environmental Research Group King's College London, 2012, LOND AIR QUAL NETW
   Fonseca R., 2008, OSDI, P323
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   Hill JL, 2002, IEEE MICRO, V22, P12, DOI 10.1109/MM.2002.1134340
   Internet Engineering Task Force: Mobile Ad hoc Networks Working Group, 2013, DYN MANET OND AODVV2
   Jeong J, 2008, INSS 2008: PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON NETWORKED SENSING SYSTEMS, P181, DOI 10.1109/INSS.2008.4610922
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Keithley Instruments, 2012, 2401 LOW VOLT SOURC
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Linear Technology, 1998, LT1615 LT1615 1 MICR
   Linear Technology, 2013, LT6105 PREC EXT INP
   Lumileds, 2014, LUXEON K PLUG PLAY M
   Luo J, 2006, LECT NOTES COMPUT SC, V4026, P480
   Markvart Tomas, 2000, SOLAR ELECT
   Meinel A.B., 1976, Applied solar energy. An introduction
   Messenger Roger A., 2010, PHOTOVOLTAIC SYSTEMS
   Moser C, 2006, EUROMICRO, P261, DOI 10.1109/ECRTS.2006.23
   National Instruments, 2014, LABVIEW SYST DES SOF
   Oriel Instruments, 2012, OR SOL3A CLASS AAA S
   Park S., 2000, 3rd ACM international Workshop on Modeling, Analysis and Simulation of Wireless and Mobile Systems, P104
   Pius Lee, 2010, 2010 12th IEEE International Conference on Communication Systems (ICCS 2010), P306, DOI 10.1109/ICCS.2010.5686442
   Poggi P, 2000, INT J CLIMATOL, V20, P1843, DOI 10.1002/1097-0088(20001130)20:14<1843::AID-JOC561>3.0.CO;2-O
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   Taneja J, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P407, DOI 10.1109/IPSN.2008.67
   Texas Instruments, 2009, EZ430 RF2500 SEH SOL
   Texas Instruments, 2014, CC2420 2 4 GHZ IEEE
   Texas Instruments, 2013, LM3406 1 5 A CONST C
   TinyOS Core Working Group, 2008, TYM
   TinyOS Core Working Group, 2007, TINYOS TEP 105 LOW P
NR 37
TC 10
Z9 10
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 82
DI 10.1145/2994604
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300021
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Dong, W
   Luo, LY
   Huang, C
AF Dong, Wei
   Luo, Luyao
   Huang, Chao
TI Dynamic Logging with Dylog in Networked Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Networked embedded systems;
   diagnosis; logging
AB Event logging is an important technique for networked embedded systems like wireless sensor networks. It can greatly help developers to understand complex system behaviors and diagnose program bugs. Existing logging facilities do not well satisfy three practical requirements: flexibility, efficiency, and high synchronization accuracy. To simultaneously satisfy these requirements, we present Dylog, a dynamic logging facility for networked embedded systems. Dylog employs several techniques. First, Dylog uses binary instrumentation for dynamically inserting or removing logging statements, enabling flexible and interactive debugging at runtime. Second, Dylog incorporates an efficient storage system and log collection protocol for recording and transferring the logging messages. Third, Dylog employs a lightweight data-driven approach for reconstructing the synchronized time of the logging messages. Dylog uses MAC-layer timestamping and drift compensation to achieve high synchronization accuracy. We implement Dylog on the TinyOS 2.1.1/TelosB platform. Results show the following: (1) Dylog incurs a small overhead. Indirections in Dylog incur an additional execution overhead of less than 1%. Dylog reduces the logging storage size by approximately 50% compared with the standard TinyOS radio printf library. Dylog reduces the patch size by more than 90%, compared with incremental reprogramming. (2) Dylog reduces the synchronization overhead by 78% in terms of transmission cost, compared with a traditional time synchronization protocol, FTSP, and it can achieve a high time synchronization accuracy of 5.4 mu s. (3) Dylog can help diagnose system problems effectively at the source-code level for three real-world scenarios.
C1 [Dong, Wei; Luo, Luyao; Huang, Chao] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Peoples R China.
C3 Zhejiang University
RP Dong, W; Luo, LY; Huang, C (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Peoples R China.
EM dongw@zju.edu.cn; luoly@emnets.org; huangc@emnets.org
FU National Science Foundation of China [61472360]; Zhejiang Commonweal
   Project [2015C33077]; Zhejiang Provincial Platform of IoT Technology
   [2013E60005]
FX This work is supported by the National Science Foundation of China Grant
   No. 61472360, Zhejiang Commonweal Project (2015C33077), and Zhejiang
   Provincial Platform of IoT Technology (2013E60005).
CR Ball T., 1996, P MICR
   BARRENETXEA G, 2008, P ACM IEEE IPSN
   Buck B, 2000, INT J HIGH PERFORM C, V14, P317, DOI 10.1177/109434200001400404
   Cao Qing, 2008, P ACM SENSYS
   Chipara O., 2010, P ACM SENSYS
   Dang Thanh, 2009, P EWSN
   De Couto Douglas S.J., 2003, P ACM MOBICOM
   Dong W, 2014, IEEE ACM T NETWORK, V22, P1952, DOI 10.1109/TNET.2013.2288646
   Dong W, 2013, REAL TIM SYST SYMP P, P202, DOI 10.1109/RTSS.2013.28
   Dong W, 2011, IEEE T COMPUT, V60, P1788, DOI 10.1109/TC.2011.58
   Dunkels A., 2004, P EMNETS
   Ekman Mathias, 2007, IEEE RTAS
   Engler D. R., 1996, Conference Record of POPL '96: The 23rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P131, DOI 10.1145/237721.237765
   Gnawali O., 2009, P ACM SENSYS
   HILL J, 2000, P ASPLOS
   Hu J., 2009, P IEEE MASS
   Khan MMH, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P99
   KIM S, 2007, P ACM SENSYS
   Li Peng, 2010, P ACM IEEE IPSN
   Lin K., 2008, P ACM IEEE IPSN
   Liu Y., 2011, P IEEE INFOCOM
   Liu YH, 2010, IEEE ACM T NETWORK, V18, P1132, DOI 10.1109/TNET.2009.2037497
   Lou J.-G., 2010, P ACM SIGKDD
   Luo Liqian, 2002, P IEEE INFOCOM
   Mao XF, 2012, IEEE INFOCOM SER, P1611, DOI 10.1109/INFCOM.2012.6195530
   Maroti M., 2004, P 2 INT C EMB NETW S, P39, DOI DOI 10.1145/1031495.1031501
   Mo BY, 2014, AD HOC SENS WIREL NE, V21, P201
   Moteiv Corp, 2004, TEL DAT 2004
   Necula GC, 2002, LECT NOTES COMPUT SC, V2304, P213
   Ramanathan N., 2005, P ACM SENSYS
   Sasnauskas R., 2010, P ACM IEEE IPSN
   Sauter R., 2011, P IEEE INFOCOM
   Shea R, 2010, DES AUT TEST EUROPE, P1450
   STMicroelectronics, 2004, M25P80 DAT 2004
   Sundaram V., 2010, P ACM SENSYS
   Tancreti M., 2011, P ACM SENSYS
   Tolle G., 2005, P EWSN
   Wei Dong, 2010, P ACM SIGMETRICS
   Wei Dong, 2014, P IEEE SECON
   Xu Wei, 2009, P ACM SOSP
   Yang J., 2007, P ACM SENSYS
   Yuan Ding, 2011, P ASPLOS
   Yuan Ding, 2010, P ASPLOS
   [No title captured]
NR 44
TC 4
Z9 4
U1 1
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 5
DI 10.1145/2807698
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000005
DA 2024-07-18
ER

PT J
AU Lu, J
   Bai, K
   Shrivastava, A
AF Lu, Jing
   Bai, Ke
   Shrivastava, Aviral
TI Efficient Code Assignment Techniques for Local Memory on Software
   Managed Multicores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithm; Design; Experimentation; Performance; Code; instruction;
   local memory; scratchpad memory; embedded systems; multicore processor
AB Scaling the memory hierarchy is a major challenge when we scale the number of cores in a multicore processor. Software Managed Multicore (SMM) architectures come up as one of the promising solutions. In an SMM architecture, there are no caches, and each core has only a local scratchpad memory [Banakar et al. 2002]. As the local memory usually is small, large applications cannot be directly executed on it. Code and data of the task mapped to each core need to be managed between global memory and local memory. This article solves the problem of efficiently managing code on an SMM architecture. The primary requirement of generating efficient code assignments is a correct management cost model. In this article, we address this problem by proposing a cost calculation graph. In addition, we develop two heuristics CMSM (Code Mapping for Software Managed multicores) and CMSM_advanced that result in efficient code management execution on the local scratchpad memory. Experimental results collected after executing applications from the MiBench suite [Guthaus et al. 2001] demonstrate that merely by adopting the correct management cost calculation, even using previous code assignment schemes, we can improve performance by an average of 12%. Combining the correct management cost model and a more optimized code mapping algorithm together, our heuristics can reduce runtime in more than 80% of the cases, and by up to 20% on our set of benchmarks, compared to the state-of-the-art code assignment approach [Jung et al. 2010]. When compared with Instruction-level Parallelism (ILP) results, CMSM_advanced performs an average of 5% worse. We also simulate the benchmarks on a cache-based system, and find that the code management overhead on SMM core with our code management is much less than memory latency of a cache-based system.
C1 [Lu, Jing; Bai, Ke; Shrivastava, Aviral] Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Lu, J (corresponding author), Arizona State Univ, Compiler Microarchitecture Lab, 203 Centerpoint,660 South Mill Ave, Tempe, AZ 85281 USA.
EM Jing_Lu@asu.edu; Ke.Bai@asu.edu; Aviral.Shrivastava@asu.edu
OI Shrivastava, Aviral/0000-0002-1075-897X
FU National Science Foundation [CCF-0916652]
FX This research was funded by grant CCF-0916652 from National Science
   Foundation.
CR Angiolini F., 2004, PROC CASES, P259
   [Anonymous], IEEE COMPUTER
   Bai K, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2501626.2501632
   Bai K, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P215
   Bai K, 2011, IEEE INT CONF ASAP, P231, DOI 10.1109/ASAP.2011.6043275
   Bai Ke, 2013, P C DES AUT TEST EUR, P593
   Bai Ke, 2013, 2013 IEEE ACM IFIP I, P1
   Baker Michael A., 2010, P 2010 IEEE ACM IFIP, P287
   Banakar Rajeshwari, 2012, P 10 INT S HARDW SOF, P73
   Bournoutian G., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P89
   Byn Choi, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P155, DOI 10.1109/PACT.2011.21
   de Dinechin BD, 2013, PROCEDIA COMPUT SCI, V18, P1654, DOI 10.1016/j.procs.2013.05.333
   Egger B., 2006, International Conference On Embedded Software, P321
   Egger B, 2010, IEEE T COMPUT, V59, P1047, DOI 10.1109/TC.2009.188
   Flachs B, 2006, IEEE J SOLID-ST CIRC, V41, P63, DOI 10.1109/JSSC.2005.859332
   Garcia-Guirado A., 2011, 2011 International Conference on Parallel Processing, P51, DOI 10.1109/ICPP.2011.44
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Holton Bryce, 2014, 2014 INT C COMP ARCH, P1
   IBM, 2006, ARCHITECTURAL BLUEPR
   Intel, 2010, CISC VIS NETW IND GL, V1
   Intel, 2012, SCC PROGR GUID
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Jang Choonki, 2012, ACM T ARCHIT CODE OP, V9, P10
   Ke Bai, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P317
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   Li L, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1582710.1582711
   Lu Jing., 2013, P DAC, P149
   Metzlaff S, 2011, LECT NOTES COMPUT SC, V6566, P122, DOI 10.1007/978-3-642-19137-4_11
   Michaud P, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1250727.1250729
   Pabalkar A, 2008, LECT NOTES COMPUT SC, V5374, P569, DOI 10.1007/978-3-540-89894-8_49
   Schoeberl M, 2009, FIRST INTERNATIONAL WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE DEPENDABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, P11, DOI 10.1109/STFSSD.2009.10
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
   Smith J. E., 1981, 8th Annual Symposium on Computer Architecture, P135
   Steinke S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P213, DOI 10.1109/ISSS.2002.1227180
   Toms Hardware, 2010, RAW PERF SISOFTWARE
   Truong Loc, 2009, TECHNICAL REPORT
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Vaidyanathan K, 2015, J MICRO-NANOLITH MEM, V14, DOI 10.1117/1.JMM.14.1.011007
   Verma M, 2006, IEEE T VLSI SYST, V14, P802, DOI 10.1109/TVLSI.2006.878469
   Xu Yi., 2011, PROC ICS, P285, DOI DOI 10.1145/1995896.1995941
NR 41
TC 6
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 71
DI 10.1145/2738039
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600011
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Gu, ZH
   Zeng, HB
AF Zhao, Qingling
   Gu, Zonghua
   Zeng, Haibo
TI Resource Synchronization and Preemption Thresholds Within
   Mixed-Criticality Scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Real-time scheduling; mixed-criticality
   systems; resource synchronization protocol; preemption threshold
   scheduling
AB In a mixed-criticality system, multiple tasks with different levels of criticality may coexist on the same hardware platform. The scheduling algorithm EDF-VD (Earliest Deadline First with Virtual Deadlines) has been proposed for mixed-criticality systems, which assumes tasks do not share any common resources. We present MC-SRP (Mixed-Criticality Stack Resource Policy), a resource synchronization protocol for EDF-VD, which allows resource sharing among tasks at the same criticality level and guarantees that each task is blocked at most once in each criticality mode. In addition, we present MC-SRPT (MC-SRP with Thresholds) for reducing the application stack size requirement in resource-constrained embedded systems.
C1 [Zhao, Qingling; Gu, Zonghua] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24060 USA.
C3 Zhejiang University; Virginia Polytechnic Institute & State University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
EM ada_zhao@zju.edu.cn; zgu@zju.edu.cn; hbzeng@vt.edu
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU National Science Foundation of China [61272127]
FX This work was supported by the National Science Foundation of China
   Grant No. 61272127.
CR Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
   [Anonymous], 2014, P 2014 DES AUT TEST
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P3, DOI 10.1109/RTSS.2011.9
   Baruah SK, 2006, REAL TIM SYST SYMP P, P379, DOI 10.1109/RTSS.2006.41
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A., 2014, TECHNICAL REPORT
   Burns Alan, 2013, ACM T EMBED COMPUT S, V12, P67
   Burns Alan., 2013, Mixed criticality systems-a review. pages, P1
   Buttazzo Giorgio C., 2011, HARD REAL TIME COMPU
   Davis RI, 2013, IEEE INT CONF EMBED, P1, DOI 10.1109/RTCSA.2013.6732198
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Ghattas R, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P147
   Lakshmanan K, 2011, IEEE REAL TIME, P47, DOI 10.1109/RTAS.2011.13
   Su H, 2013, DES AUT TEST EUROPE, P147
   Su H, 2013, IEEE INT CONF EMBED, P352, DOI 10.1109/RTCSA.2013.6732239
   Tianyu Zhang, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P179, DOI 10.1109/SIES.2014.6871202
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
NR 25
TC 13
Z9 15
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 81
DI 10.1145/2783440
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600021
DA 2024-07-18
ER

PT J
AU Tilli, A
   Bartolini, A
   Cacciari, M
   Benini, L
AF Tilli, Andrea
   Bartolini, Andrea
   Cacciari, Matteo
   Benini, Luca
TI Guaranteed Computational Resprinting via Model-Predictive Control
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Power management; Energy savings; Algorithms; Performance; Dark silicon;
   computational sprinting; thermal control; thermal model; MPSoC
ID DESIGN
AB Today and future many-core systems are facing the utilization wall and dark silicon problems, for which not all the processing engines can be powered at the same time as this will lead to a power consumption higher than the Total Design Power (TDP) budget. Recently, computational sprinting approaches addressed the problem by exploiting the intrinsic thermal capacitance of the chip and the properties of common applications, which require intense, but temporary, use of resources. The thermal capacitance, possibly augmented with phase change materials, enables the temporary activation of all the resources simultaneously, although they largely exceed the steady-state thermal design power. In this article, we present an innovative and low-overhead hierarchical model-predictive controller for managing thermally safe sprinting with predictable resprinting rate, which ensures the correct execution of mixed-criticality tasks. Well-targeted simulations, also based on real workload benchmarks, show the applicability and the effectiveness of our solution.
C1 [Tilli, Andrea; Bartolini, Andrea; Cacciari, Matteo; Benini, Luca] Univ Bologna, DEI, I-40136 Bologna, Italy.
   [Bartolini, Andrea; Benini, Luca] Swiss Fed Inst Technol, IIS, Zurich, Switzerland.
C3 University of Bologna; Swiss Federal Institutes of Technology Domain;
   ETH Zurich
RP Tilli, A (corresponding author), Univ Bologna, Elect Elect & Informat Engn Guglielmo Marconi, Viale Risorgimento 2, I-40136 Bologna, Italy.
EM andrea.tilli@unibo.it; a.bartolini@unibo.it; matteo.cacciari@unibo.it;
   luca.benini@unibo.it
RI Bartolini, Andrea/P-3440-2019; Bartolini, Andrea/N-8199-2015
OI Bartolini, Andrea/0000-0002-1148-2450; Bartolini,
   Andrea/0000-0002-1148-2450; TILLI, ANDREA/0000-0001-5079-5065; BENINI,
   LUCA/0000-0001-8068-3806
FU FP7 ERC Advance project MULTITHERMAN [g.a. 291125]; YINS RTD project
   [20NA21 150939]; Nano-Tera.ch; Swiss Confederation financing
FX This work is partially supported by the FP7 ERC Advance project
   MULTITHERMAN (g.a. 291125) and by the YINS RTD project (no. 20NA21
   150939), evaluated by the Swiss NSF and funded by Nano-Tera.ch with
   Swiss Confederation financing.
CR Active Power Inc, 2007, DAT CTR THERM RUN RE
   [Anonymous], 2011, THERMINIC INT WORKSH
   [Anonymous], 2006, TECHNICAL REPORT
   Bartolini A, 2013, IEEE T PARALL DISTR, V24, P170, DOI 10.1109/TPDS.2012.117
   Bartolini Andrea., 2011, Design, Automation Test in Europe Conference Exhibition DATE, P1
   Bartolini Andrea., 2010, Proceedings of the 20th symposium on Great lakes symposium on VLSI, P311
   Beldianu SF, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514644
   Beneventi F, 2014, IEEE T COMPUT, V63, P1097, DOI 10.1109/TC.2012.293
   Bernstein K, 2010, P IEEE, V98, P2169, DOI 10.1109/JPROC.2010.2066530
   Bertran Ramon, 2010, 24th ACM International Conference on Supercomputing 2010, P147
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Camacho E.F., 2003, MODEL PREDICTIVE CON
   Chen X, 2010, DES AUT CON, P813
   Chung YF, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435233
   Clemons J, 2011, I S WORKL CHAR PROC, P91, DOI 10.1109/IISWC.2011.6114206
   Cota E., 2012, IEEE Computer Society, P1
   Diversi R., 2013, P C DES AUT TEST EUR
   Esmaeilzadeh H., 2011, SIGARCH COMPUT ARCHI, V39, P3
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Greenhalgh P.big., 2011, LITTLE Processing with ARM Cortex-A15 Cortex-A7
   Gyselinckx B, 2005, IEEE CUST INTEGR CIR, P13
   Hameed R, 2011, COMMUN ACM, V54, P85, DOI 10.1145/2001269.2001291
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Kang B, 2009, NATURE, V458, P190, DOI 10.1038/nature07853
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Lakshmanan K., 2013, ACM T EMBED COMPUT S, V11, P4
   Luo ZX, 2008, APPL THERM ENG, V28, P1889, DOI 10.1016/j.applthermaleng.2007.11.025
   Mansouri I, 2010, J LOW POWER ELECTRON, V6, P564, DOI 10.1166/jolpe.2010.1106
   Marongiu A, 2012, IEEE T COMPUT, V61, P222, DOI 10.1109/TC.2010.199
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Oulasvirta A., 2005, P SIGCHI C HUMAN FAC
   Raghavan A., 2013, SIGPLAN NOTICES, V48, P4
   Raghavan A, 2013, IEEE MICRO, V33, P8, DOI 10.1109/MM.2013.51
   Sakran N., 2007, P IEEE INT SOL STAT, P106
   Saripalli V, 2011, IEEE J EM SEL TOP C, V1, P109, DOI 10.1109/JETCAS.2011.2158343
   Schindall J, 2007, IEEE SPECTRUM, V44, P42, DOI 10.1109/MSPEC.2007.4378458
   Singh Karan, 2009, Computer Architecture News, V37, P46, DOI 10.1145/1577129.1577137
   Taylor M. B., 2012, P 49 ANN DES AUT C D
   Thiele L., 2013, ACM T EMBED COMPUT S, V12, p1s
   TILLI A, 2012, P 8 IEEE ACM IFIP IN, P373
   Tilli A., 2011, P IFAC, V18, P1
   Tilli A, 2012, P AMER CONTR CONF, P4721
   Tolia N, 2006, COMPUTER, V39, P46, DOI 10.1109/MC.2006.101
   VOLLER VR, 1990, INT J NUMER METH ENG, V30, P875, DOI 10.1002/nme.1620300419
   Wu Q., 2004, SIGOPS OPER SYST REV, V38, P5
   Yavatkar R, 2008, MICROELECTRON J, V39, P930, DOI 10.1016/j.mejo.2007.11.019
   Zanini F, 2011, IEEE INT SYMP CIRC S, P2481
   Zhang S., 2010, P 47 ACM IEEE DES AU
   Zhang Y, 2013, DES AUT CON
NR 51
TC 3
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 48
DI 10.1145/2724715
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800010
DA 2024-07-18
ER

PT J
AU Taniuchi, D
   Maekawa, T
AF Taniuchi, Daisuke
   Maekawa, Takuya
TI Automatic Update of Indoor Location Fingerprints with Pedestrian Dead
   Reckoning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Indoor positioning; Wi-Fi positioning;
   fingerprinting; smartphones; sensors; pedestrian dead reckoning
ID ACTIVITY RECOGNITION
AB In this article, we propose a new method for automatically updating a Wi-Fi indoor positioning model on a cloud server by employing uploaded sensor data obtained from the smartphone sensors of a specific user who spends a lot of time in a given environment (e.g., a worker in the environment). In this work, we attempt to track the user with pedestrian dead reckoning techniques, and at the same time we obtain Wi-Fi scan data from a mobile device possessed by the user. With the scan data and the estimated coordinates uploaded to a cloud server, we can automatically create a pair consisting of a scan and its corresponding indoor coordinates during the user's daily life and update an indoor positioning model on the server by using the information. With this approach, we try to cope with the instability of Wi-Fi-based positioning methods caused by changing environmental dynamics, that is, layout changes and moving or removal of Wi-Fi access points. Therefore, ordinary users (e.g., customers) who do not have rich sensors can benefit from the continually updating positioning model.
C1 [Taniuchi, Daisuke; Maekawa, Takuya] Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan.
C3 Osaka University
RP Taniuchi, D (corresponding author), Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan.
EM taniuchi.daisuke@ist.osaka-u.ac.jp; maekawa@ist.osaka-u.ac.jp
CR [Anonymous], 2001, Sequential Monte Carlo methods in practice
   [Anonymous], 2000, Icml, DOI DOI 10.1007/3-540-44491-2_3
   [Anonymous], INT TECHN M SAT DIV
   [Anonymous], 2010, P 8 INT C MOBILE SYS
   [Anonymous], 2013, PROC INT C INDOOR PO
   Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   Bolliger P., 2008, P 1 ACM INT WORKSHOP, P55
   Cettolo M, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL VI, PROCEEDINGS, P537
   Chai XY, 2005, THIRD IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P95
   Chan ECL, 2009, 2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL I, P538, DOI 10.1109/CMC.2009.233
   Chen Scott, 1998, DARPA BROADC NEWS TR
   Chen S, 2008, INT CONF PERVAS COMP, P90, DOI 10.1109/PERCOM.2008.65
   Chen WP, 2004, IEEE T MOBILE COMPUT, V3, P258, DOI 10.1109/TMC.2004.22
   Ferris B, 2007, 20TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2480
   Fujinami Kaori., 2013, Mobile and Ubiquitous Systems: Computing, Networking, and Services, P76, DOI DOI 10.1007/978-3-642-40238-8
   Golding A. R., 1999, Digest of Papers. Third International Symposium on Wearable Computers, P29, DOI 10.1109/ISWC.1999.806640
   Gunawan M, 2012, INT C IND POS IND NA, P1, DOI [10.1109/IPIN.2012.6418881, DOI 10.1109/IPIN.2012.6418881]
   Jardosh AP, 2005, IEEE J SEL AREA COMM, V23, P622, DOI 10.1109/JSAC.2004.842561
   Jiang YF, 2012, UBICOMP'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P441
   Kang W, 2012, 2012 IEEE 23RD INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), P2449, DOI 10.1109/PIMRC.2012.6362768
   Kim Y, 2012, IEEE T SYST MAN CY C, V42, P112, DOI 10.1109/TSMCC.2010.2093516
   Kortelainen J, 2012, IEEE ENG MED BIO, P4279, DOI 10.1109/EMBC.2012.6346912
   LaMarca A, 2005, LECT NOTES COMPUT SC, V3468, P116
   Liu H, 2007, IEEE T SYST MAN CY C, V37, P1067, DOI 10.1109/TSMCC.2007.905750
   Maekawa T, 2011, IEEE INT SYM WRBL CO, P89, DOI 10.1109/ISWC.2011.24
   Markovitch S., 1988, MACHINE LEARNING P 1, P459
   Pan S. J., 2007, P AAAI C ART INT VAN, P1108
   Pulkkinen T, 2011, LECT NOTES COMPUT SC, V6791, P355, DOI 10.1007/978-3-642-21735-7_44
   Rai A, 2012, MOBICOM 12: PROCEEDINGS OF THE 18TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P293
   Randell C., 2005, Proc. Intl. Wearable Computing Symp, P166
   Ruotsalainen Laura, 2012, P ION GNSS, P17
   Stein J.C., 1998, INDOOR RADIO WLAN 2
   Wang He, 2012, P 10 INT C MOB SYST, P197, DOI DOI 10.1145/2307636.2307655
   WANT R, 1992, ACM T INFORM SYST, V10, P91, DOI 10.1145/128756.128759
   Woodman O, 2008, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING (UBICOMP 2008), P114, DOI 10.1145/1409635.1409651
   Yang CH, 2005, INT C COMP SUPP COOP, P118
   Yin J, 2005, THIRD IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P85
NR 37
TC 18
Z9 19
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 27
DI 10.1145/2667226
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800008
DA 2024-07-18
ER

PT J
AU Huang, YZ
   Zhao, MY
   Xue, CJ
AF Huang, Yazhi
   Zhao, Mengying
   Xue, Chun Jason
TI Joint WCET and Update Activity Minimization for Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Computing Platform; Algorithms; Performance; WCET; compilation; register
   allocation; code similarity; cyber-physical system
ID INSTRUCTION CACHE LOCKING; TIME EMBEDDED SYSTEMS; REGISTER ALLOCATION;
   ASSIGNMENT
AB A cyber-physical system (CPS) is a desirable computing platform for many industrial and scientific applications, such as industrial process monitoring, environmental monitoring, chemical processes, and battlefield surveillance. The application of CPSs has two challenges: First, CPSs often include a number of sensor nodes. Update of preloaded code on remote sensor nodes powered by batteries is extremely energy consuming. The code update issue in the energy-sensitive CPS must be carefully considered. Second, CPSs are often real-time embedded systems with real-time properties. Worst-case execution time (WCET) is one of the most important metrics in real-time system design. Whereas existing works only consider one of these two challenges at a time, in this article, a compiler optimization-joint WCET and update-conscious compilation, or WUCC-is proposed to jointly consider WCET and code update for CPSs. The novelty of the proposed approach is that the WCET problem and code update problem are considered concurrently such that a balanced solution with minimal WCET and minimal code difference can be achieved. The experimental results show that the proposed technique can minimize WCET and code difference effectively.
C1 [Huang, Yazhi; Zhao, Mengying; Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 City University of Hong Kong
RP Huang, YZ (corresponding author), City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
EM mengying.zhao@my.cityu.edu.hk; jasonxue@cityu.edu.hk
OI Xue, Chun Jason/0000-0002-6431-9868
FU City University of Hong Kong [7002842]
FX The work described in this article was supported by a grant from City
   University of Hong Kong [Project No. 7002842].
CR [Anonymous], 2003, 2030 NATL VISION ELE
   [Anonymous], 1992, THESIS RICE U HOUSTO
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   BIVENS MP, 1990, SOFTWARE PRACT EXPER, V20, P1015, DOI 10.1002/spe.4380201005
   Bonakdarpour Borzoo., 2008, ACM SIGBED REV, V5, P11
   Callaway E.H., 2003, WIRELESS SENSOR NETW
   CHAITIN GJ, 1981, COMPUT LANG, V6, P47, DOI 10.1016/0096-0551(81)90048-5
   CSAIL, 2013, DISTR ROB GARD
   CSAIL, 2013, CARTEL
   Deverge JF, 2007, EUROMICRO, P179, DOI 10.1109/ECRTS.2007.37
   Duc-Hiep Chu, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P319
   Dunkels A., 2006, SENSYS 06, P15, DOI DOI 10.1145/1182807.1182810
   Falk H, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P145
   Falk H, 2009, DES AUT CON, P726
   George L, 1996, ACM T PROGR LANG SYS, V18, P300, DOI 10.1145/229542.229546
   Gheorghita SV, 2005, DES AUT CON, P101
   Goodwin DW, 1996, SOFTWARE PRACT EXPER, V26, P929, DOI 10.1002/(SICI)1097-024X(199608)26:8<929::AID-SPE40>3.0.CO;2-T
   Halgamuge M. N., 2009, Progress In Electromagnetics Research B, V12, P259, DOI 10.2528/PIERB08122303
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Huang YZ, 2012, ACM SIGPLAN NOTICES, V47, P31, DOI [10.1145/2345141.2248424, 10.1145/2345141.1967683]
   Jingtong Hu, 2009, 2009 IEEE 6th International Conference on Mobile Adhoc and Sensor Systems. MASS 2009, P160, DOI 10.1109/MOBHOC.2009.5337000
   Juang P, 2002, ACM SIGPLAN NOTICES, V37, P96, DOI 10.1145/605432.605408
   Kahn JM, 2000, J COMMUN NETW, V2, P188, DOI 10.1109/JCN.2000.6596708
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Levis P, 2002, ACM SIGPLAN NOTICES, V37, P85, DOI 10.1145/605432.605407
   Li W, 2007, ACM SIGPLAN NOTICES, V42, P383, DOI 10.1145/1273442.1250778
   LIM SS, 1994, REAL TIM SYST SYMP P, P97, DOI 10.1109/REAL.1994.342726
   Liu T., 2011, 2011 Design, Automation Test in Europe, P1
   Liu TT, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539046
   Liu TT, 2012, REAL-TIME SYST, V48, P166, DOI 10.1007/s11241-011-9139-4
   Liu TT, 2011, J PARALLEL DISTR COM, V71, P1473, DOI 10.1016/j.jpdc.2011.05.006
   Liu TT, 2009, IEEE INT CONF EMBED, P494, DOI 10.1109/RTCSA.2009.59
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   Lokuciejewski P, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P321, DOI 10.1109/ECRTS.2008.20
   National Science Foundation, 2008, CYB PHYS SYST
   Plazar S, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P165
   Poletto M, 1999, ACM T PROGR LANG SYS, V21, P895, DOI 10.1145/330249.330250
   Puaut I, 2007, DES AUT TEST EUROPE, P1484
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Qiu M., 2006, J EMBEDDED COMPUTING, V3, P109
   Rajkumar R, 2010, DES AUT CON, P731
   Reijers N., 2003, P 2 ACM INT C WIRELE, P60, DOI DOI 10.1145/941350.941359
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   Smith MD, 2004, ACM SIGPLAN NOTICES, V39, P277, DOI 10.1145/996893.996875
   Tiantian Liu, 2010, Proceedings 39th International Conference on Parallel Processing (ICPP 2010), P573, DOI 10.1109/ICPP.2010.65
   TinyOS, 2013, TINYOS HOM PAG
   Trimaran, 2013, TRIM HOM PAG
   Wu H., 2010, "Proceedings of the Tenth ACM International Conference on Embedded Software", EMSOFT '10, P59, DOI DOI 10.1145/1879021.1879030
   Xue CJ, 2009, IEEE INT CON DIS, P1
   Yan J, 2007, ACM SIGPLAN NOTICES, V42, P175, DOI 10.1145/1273444.1254801
   Yang C. O., 2013, CYBER PHYS SYSTEM RE
   Yazhi Huang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P129, DOI 10.1109/ASPDAC.2011.5722171
   Yuan ZH, 2011, J PARALLEL DISTR COM, V71, P1002, DOI 10.1016/j.jpdc.2010.11.006
   Zhao WK, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P472
NR 54
TC 5
Z9 5
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 6
DI 10.1145/2680539
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200006
DA 2024-07-18
ER

PT J
AU Pager, J
   Jeyapaul, R
   Shrivastava, A
AF Pager, Jared
   Jeyapaul, Reiley
   Shrivastava, Aviral
TI A Software Scheme for Multithreading on CGRAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CGRA; multithreading; power efficiency; embedded system; runtime
   transformation; scheduling; compiler framework
AB Recent industry trends show a drastic rise in the use of hand-held embedded devices, from everyday applications to medical (e.g., monitoring devices) and critical defense applications (e.g., sensor nodes). The two key requirements in the design of such devices are their processing capabilities and battery life. There is therefore an urgency to build high-performance and power-efficient embedded devices, inspiring researchers to develop novel system designs for the same. The use of a coprocessor (application-specific hardware) to offload power-hungry computations is gaining favor among system designers to suit their power budgets. We propose the use of CGRAs (Coarse-Grained Reconfigurable Arrays) as a power-efficient coprocessor. Though CGRAs have been widely used for streaming applications, the extensive compiler support required limits its applicability and use as a general purpose coprocessor. In addition, a CGRA structure can efficiently execute only one statically scheduled kernel at a time, which is a serious limitation when used as an accelerator to a multithreaded or multitasking processor. In this work, we envision a multithreaded CGRA where multiple schedules (or kernels) can be executed simultaneously on the CGRA (as a coprocessor). We propose a comprehensive software scheme that transforms the traditionally single-threaded CGRA into a multithreaded coprocessor to be used as a power-efficient accelerator for multithreaded embedded processors. Our software scheme includes (1) a compiler framework that integrates with existing CGRA mapping techniques to prepare kernels for execution on the multithreaded CGRA and (2) a runtime mechanism that dynamically schedules multiple kernels (offloaded from the processor) to execute simultaneously on the CGRA coprocessor. Our multithreaded CGRA coprocessor implementation thus makes it possible to achieve improved power-efficient computing in modern multithreaded embedded systems.
C1 [Pager, Jared; Jeyapaul, Reiley; Shrivastava, Aviral] Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Pager, J (corresponding author), Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85281 USA.
EM jppager@asu.edu; Reiley.Jeyapaul@asu.edu; Aviral.Shrivastava@asu.edu
RI Jeyapaul, Reiley/AAA-5424-2020
OI Jeyapaul, Reiley/0000-0002-3774-1916; Shrivastava,
   Aviral/0000-0002-1075-897X
FU National Science Foundation [CCF-0916652, CCF-1055094]
FX This work was partially supported by funding from National Science
   Foundation grants CCF-0916652 and CCF-1055094 (CAREER).
CR [Anonymous], 2013, P 50 ANN DES AUT C
   [Anonymous], 2010, INT N550 DAT
   [Anonymous], DAC 12
   ARM-A9, 2009, ARM A9 DAT
   Bingfeng Mei, 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P622
   Bouwens F, 2007, LECT NOTES COMPUT SC, V4419, P1
   CUDA-fermi, 2010, TESL S2050 GPU COMP
   Dimitroulakos G., 2005, Proceedings. 19th IEEE International Parallel and Distributed Processing Symposium
   Dimitroulakos G, 2009, MICROPROCESS MICROSY, V33, P91, DOI 10.1016/j.micpro.2008.07.002
   Ebeling C, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P106, DOI 10.1109/FPGA.1997.624610
   Friedman S., 2009, P ACMSIGDA INT S FIE, P191, DOI DOI 10.1145/1508128.1508158
   Hartenstein R., 2001, DATE 01
   Hartenstein ReinerW., 1995, ASP-DAC '95: Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM), P77
   Hatanaka A., 2007, Parallel and Distributed Processing Symposium, P1
   Hyunchul Park, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P370
   Kim Y, 2005, DES AUT TEST EUROPE, P12
   Kim Y., 2010, Transactions on VLSI Systems
   Liang C, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/518659
   Mei B., 2007, FINE AND COARSE GRAI, P255
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Mei BF, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P296
   Park H., 2006, Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES '06, P136
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Park Y., 2009, CASES 09, P271
   Rau B. Ramakrishna, 1994, MICRO 27
   Shrivastava A., 2011, 2011 International Conference on Parallel Processing, P255, DOI 10.1109/ICPP.2011.77
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Yoon Jonghee W., 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P776
NR 28
TC 10
Z9 11
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 19
DI 10.1145/2638558
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200019
DA 2024-07-18
ER

PT J
AU Liu, K
   Lee, VCS
   Ng, JKY
   Son, SH
   Sha, EHM
AF Liu, Kai
   Lee, Victor C. S.
   Ng, Joseph K. Y.
   Son, Sang H.
   Sha, Edwin H. -M.
TI Scheduling Temporal Data with Dynamic Snapshot Consistency Requirement
   in Vehicular Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Real-time scheduling; temporal data
   dissemination; vehicular cyber-physical systems
ID DEMAND DATA BROADCAST; DISSEMINATION; DESIGN
AB Timely and efficient data dissemination is one of the fundamental requirements to enable innovative applications in vehicular cyber-physical systems (VCPS). In this work, we intensively analyze the characteristics of temporal data dissemination in VCPS. On this basis, we formulate the static and dynamic snapshot consistency requirements on serving real-time requests for temporal data items. Two online algorithms are proposed to enhance the system performance with different requirements. In particular, a reschedule mechanism is developed to make the scheduling adaptable to the dynamic snapshot consistency requirement. A comprehensive performance evaluation demonstrates the superiority of the proposed algorithms.
C1 [Liu, Kai] Chongqing Univ, Cyber Phys Soc, Key Lab Dependable Serv Comp, Minist Educ, Chongqing 400030, Peoples R China.
   [Liu, Kai] Chongqing Univ, Coll Comp Sci, Chongqing 400030, Peoples R China.
   [Lee, Victor C. S.] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Ng, Joseph K. Y.] Hong Kong Baptist Univ, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Son, Sang H.] Daegu Gyeongbuk Inst Sci & Technol, Dept Informat & Commun Engn, Taegu, South Korea.
   [Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 400030, Peoples R China.
C3 Chongqing University; Chongqing University; City University of Hong
   Kong; Hong Kong Baptist University; Daegu Gyeongbuk Institute of Science
   & Technology (DGIST); Chongqing University
RP Sha, EHM (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing 400030, Peoples R China.
EM liukai0807@gmail.com
OI Ng, Joseph Kee Yin/0000-0001-8286-4344; LEE, Chung Sing
   Victor/0000-0003-2596-1257
FU Ministry of Science, ICT and Future Planning (CPS Global Center); NRF of
   Korea Global Research Laboratory Program [2013K1A1A2A02078326]; RGC of
   the HKSAR, China [CityU 115312]; HKBU Strategic Development Fund [HKBU
   SDF 10-0526-P08]; National 863 Program [2013AA013202]; NSFC [61173014];
   NSF [CNS-1015802];  [cstc2012ggC40005]
FX This work resulted during the collaborative research with Daegu
   Gyeongbuk Institute of Science and Technology (DGIST). It was supported
   in part by the Ministry of Science, ICT and Future Planning (CPS Global
   Center) and the NRF of Korea Global Research Laboratory Program under
   grant 2013K1A1A2A02078326, in part by a grant from the RGC of the HKSAR,
   China (project no. CityU 115312), and a grant from HKBU Strategic
   Development Fund (grant no. HKBU SDF 10-0526-P08). It was partially
   supported by National 863 Program 2013AA013202, Chongqing
   cstc2012ggC40005, NSFC 61173014, and NSF CNS-1015802.
CR Acharya S., 1998, MobiCom'98. Proceedings of Fourth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P43, DOI 10.1145/288235.288248
   Aksoy D, 1999, IEEE ACM T NETWORK, V7, P846, DOI 10.1109/90.811450
   [Anonymous], 2005, Times People Weekly, DOI DOI 10.1145/1080754.1080756
   [Anonymous], 1949, Human behaviour and the principle of least-effort
   [Anonymous], 2010, IEEE STAND WIR ACC V
   Bai F., 2006, Intelligent Transportation Systems Conference, P355, DOI [10.1109/ITSC.2006.1706767, DOI 10.1109/ITSC.2006.1706767]
   Bai F, 2010, MOBICOM 10 & MOBIHOC 10: PROCEEDINGS OF THE 16TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING AND THE 11TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P329
   Chen J, 2013, INFORM SCIENCES, V232, P27, DOI 10.1016/j.ins.2012.12.044
   Comert G, 2011, IEEE T INTELL TRANSP, V12, P563, DOI 10.1109/TITS.2011.2113375
   Fallah YP, 2011, IEEE T VEH TECHNOL, V60, P233, DOI 10.1109/TVT.2010.2085022
   Fujimura K, 2004, ITSC 2004: 7TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, PROCEEDINGS, P816, DOI 10.1109/ITSC.2004.1399007
   Gehrig SK, 2007, IEEE T INTELL TRANSP, V8, P233, DOI 10.1109/TITS.2006.888594
   Hu CL, 2009, IEEE T KNOWL DATA EN, V21, P273, DOI 10.1109/TKDE.2008.148
   ITS-BERKELEY, 2013, PATH PARTN ADV TRANS
   Jhang MF, 2010, MOBILE NETW APPL, V15, P13, DOI 10.1007/s11036-009-0208-z
   Ji L, 2010, INT CONF COMP SCI, P528, DOI 10.1109/ICCSIT.2010.5565007
   Lam KY, 2000, J SYST SOFTWARE, V51, P175, DOI 10.1016/S0164-1212(99)00122-3
   Lee J, 2012, IEEE T INTELL TRANSP, V13, P81, DOI 10.1109/TITS.2011.2178836
   Liu K, 2013, TRANSPORT RES C-EMER, V26, P184, DOI 10.1016/j.trc.2012.09.001
   Liu K, 2012, TRANSPORT RES C-EMER, V21, P214, DOI 10.1016/j.trc.2011.10.006
   Liu K, 2010, INFORM SCIENCES, V180, P4336, DOI 10.1016/j.ins.2010.07.030
   Liu Kai, 2013, P 19 IEEE INT C EMB
   Maeshima Osamu, 2007, 2007 IEEE Intelligent Transportation Systems Conference, P349, DOI 10.1109/ITSC.2007.4357808
   Miloslavov A, 2012, IEEE T PARALL DISTR, V23, P1762, DOI 10.1109/TPDS.2012.107
   Morgan YL, 2010, IEEE COMMUN SURV TUT, V12, P504, DOI 10.1109/SURV.2010.033010.00024
   Schwetman H, 2001, WSC'01: PROCEEDINGS OF THE 2001 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P250
   USDOT, 2013, USDOT RES INN TECHN
   WONG JW, 1985, IEEE T COMPUT, V34, P863, DOI 10.1109/TC.1985.1676645
   WONG JW, 1988, P IEEE, V76, P1566, DOI 10.1109/5.16350
   Xu JL, 2006, IEEE T PARALL DISTR, V17, P3, DOI 10.1109/TPDS.2006.14
   Xuan P, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P38, DOI 10.1109/RTTAS.1997.601342
NR 31
TC 11
Z9 11
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 163
DI 10.1145/2629546
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300019
DA 2024-07-18
ER

PT J
AU Balani, R
   Wanner, LF
   Srivastava, MB
AF Balani, Rahul
   Wanner, Lucas F.
   Srivastava, Mani B.
TI Distributed Programming Framework for Fast Iterative Optimization in
   Networked Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Wireless sensor/actuator networks;
   distributed optimization; distributed shared memory; synchronization;
   subgradient methods
AB Large-scale coordination and control problems in cyber-physical systems are often expressed within the networked optimization model. While significant advances have taken place in optimization techniques, their widespread adoption in practical implementations has been impeded by the complexity of internode coordination and lack of programming support for the same. Currently, application developers build their own elaborate coordination mechanisms for synchronized execution and coherent access to shared resources via distributed and concurrent controller processes. However, they typically tend to be error prone and inefficient due to tight constraints on application development time and cost. This is unacceptable in many CPS applications, as it can result in expensive and often irreversible side-effects in the environment due to inaccurate or delayed reaction of the control system.
   This article explores the design of a distributed shared memory (DSM) architecture that abstracts the details of internode coordination. It simplifies application design by transparently managing routing, messaging, and discovery of nodes for coherent access to shared resources. Our key contribution is the design of provably correct locality-sensitive synchronization mechanisms that exploit the spatial locality inherent in actuation to drive faster and scalable application execution through opportunistic data parallel operation. As a result, applications encoded in the proposed Hotline Application Programming Framework are error free, and in many scenarios, exhibit faster reactions to environmental events over conventional implementations.
   Relative to our prior work, this article extends Hotline with a new locality-sensitive coordination mechanism for improved reaction times and two tunable iteration control schemes for lower message costs. Our extensive evaluation demonstrates that realistic performance and cost of applications are highly sensitive to the prevalent deployment, network, and environmental characteristics. This highlights the importance of Hotline, which provides user-configurable options to trivially tune these metrics and thus affords time to the developers for implementing, evaluating, and comparing multiple algorithms.
C1 [Balani, Rahul] IBM Res Corp, New Delhi, India.
   [Srivastava, Mani B.] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA.
   [Wanner, Lucas F.] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
C3 International Business Machines (IBM); University of California System;
   University of California Los Angeles; University of California System;
   University of California Los Angeles
RP Balani, R (corresponding author), IBM Res Corp, New Delhi, India.
EM rabalani@in.ibm.com
RI Wanner, Lucas/G-7496-2015; Wanner, Lucas/AAT-9471-2021
OI Wanner, Lucas/0000-0002-5564-698X; Wanner, Lucas/0000-0002-5564-698X;
   Srivastava, Mani/0000-0002-3782-9192
FU National Science Foundation [CNS-0435060, CCR-0325197, EN-CS-0329609]
FX This work is supported by the National Science Foundation under grant
   CNS-0435060, grant CCR-0325197, and grant EN-CS-0329609.
CR [Anonymous], 2000, SIAM MONOG DISCR MAT
   Balani R., 2011, P ACM IEEE 2 INT C C
   Balani R., 2011, THESIS U CALIFORNIA
   Balani R., 2011, P SECON
   Balani R., 2009, HOTLINE APP PROGRAMM
   Costa P, 2007, LECT NOTES COMPUT SC, V4834, P429
   CSOnet: Ametropolitanscalewirelesssensor-actuatornetwork, 2008, P ACM IEEE IPSN
   FUNG WAIFU., 2002, SIGMOD 02, P621
   GELERNTER D, 1985, ACM T PROGR LANG SYS, V7, P80, DOI 10.1145/2363.2433
   Girod L., 2008, P INT C DAT ENG
   Hnat T. W., 2008, P SENS
   Johansson B., 2008, P IEEE C DEC CONTR
   Jovanovic M, 1999, IEEE CONCURR, V7, P56, DOI 10.1109/4434.766965
   Kansal A., 2006, P SENS
   KELEHER P, 1992, P 19 INT S COMP ARCH
   Kothari N., 2007, P ACM SIGPLAN PLDI
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Levis P., 2003, P SENS
   Lin K., 2008, P IPSN
   MADDEN SAMUEL., 2003, SIGMOD 03, P491, DOI [10.1145/872757.872817, DOI 10.1145/872757.872817]
   MAEKAWA M, 1985, ACM T COMPUT SYST, V3, P145, DOI 10.1145/214438.214445
   Nedic A, 2001, SIAM J OPTIMIZ, V12, P109, DOI 10.1137/S1052623499362111
   Newton R., 2007, P ACM IEEE IPSN
   PARHI KK, 1991, IEEE T COMPUT, V40, P178, DOI 10.1109/12.73588
   Park Y., 2009, ENVIRON MODELL SOFTW, V24, P9
   Rabbat  M., 2004, P IPSN
   RICART G, 1981, COMMUN ACM, V24, P9, DOI 10.1145/358527.358537
   Singhvi V., 2005, P ACM SENS
   WELSH M, 2004, P 1 S NETW SYST DES
   Whitehouse K., 2004, MOBISYS, P99, DOI DOI 10.1145/990064.990079
NR 30
TC 4
Z9 4
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 66
DI 10.1145/2544375.2544386
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800011
DA 2024-07-18
ER

PT J
AU Nadezhkin, D
   Nikolov, H
   Stefanov, T
AF Nadezhkin, Dmitry
   Nikolov, Hristo
   Stefanov, Todor
TI Automated Generation of Polyhedral Process Networks from Affine
   Nested-Loop Programs with Dynamic Loop Bounds
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Theory; Algorithms; Performance; Models of Computation;
   polyhedral process networks; compiler techniques for MPSoCs; parallel
   programing
AB The Process Networks (PNs) is a suitable parallel model of computation (MoC) used to specify embedded streaming applications in a parallel form facilitating the efficient mapping onto embedded parallel execution platforms. Unfortunately, specifying an application using a parallel MoC is a very difficult and highly error-prone task. To overcome the associated difficulties, we have developed the pn compiler, which derives specific Polyhedral Process Networks (PPN) parallel specifications from sequential static affine nested loop programs (SANLPs). However, there are many applications, for example, multimedia applications (MPEG coders/decoders, smart cameras, etc.) that have adaptive and dynamic behavior which cannot be expressed as SANLPs. Therefore, in order to handle dynamic multimedia applications, in this article we address the important question whether we can relax some of the restrictions of the SANLPs while keeping the ability to perform compile-time analysis and to derive PPNs. Achieving this would significantly extend the range of applications that can be parallelized in an automated way.
   The main contribution of this article is a first approach for automated translation of affine nested loop programs with dynamic loop bounds into input-output equivalent Polyhedral Process Networks. In addition, we present a method for analyzing the execution overhead introduced in the PPNs derived from programs with dynamic loop bounds. The presented automated translation approach has been evaluated by deriving a PPN parallel specification from a real-life application called Low Speed Obstacle Detection (LSOD) used in the smart cameras domain. By executing the derived PPN, we have obtained results which indicate that the approach we present in this article facilitates efficient parallel implementations of sequential nested loop programs with dynamic loop bounds. That is, our approach reveals the possible parallelism available in such applications, which allows for the utilization of multiple cores in an efficient way.
C1 [Nadezhkin, Dmitry; Nikolov, Hristo; Stefanov, Todor] Leiden Univ, Leiden Inst Adv Comp Sci, NL-2333 CA Leiden, Netherlands.
C3 Leiden University; Leiden University - Excl LUMC
RP Nadezhkin, D (corresponding author), Leiden Univ, Leiden Inst Adv Comp Sci, Niels Bohrweg 1, NL-2333 CA Leiden, Netherlands.
EM dmitryn@liacs.nl; nikilov@liacs.nl; stefanov@liacs.nl
OI Stefanov, Todor/0000-0001-6006-9366
CR [Anonymous], P DAC
   ARULAMPALAM S., 2002, IEEE T SIGNAL PROCES, P68
   BENABDERRAHMANE M.-W., 2010, P ETAPS CC 10
   CASTRILLON J., 2010, P DATE 10
   COLLARD JF, 1995, SIGPLAN NOTICES, V30, P92, DOI 10.1145/209937.209947
   de Kock EA, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P68, DOI 10.1109/ISSS.2002.1227154
   DWIVEDI B., 2004, P CODES ISSS
   Farago T., 2009, THESIS LERC
   FEAUTRIER P, 1991, INT J PARALLEL PROG, V20, P23, DOI 10.1007/BF01407931
   Feautrier P., 1996, Data Parallel Programming Model. Foundations, HPF Realization, and Scientific Applications, P79
   FEAUTRIER P, 1988, RAIRO-RECH OPER, V22, P243
   Geigl M, 1999, PARALLEL COMPUT, V25, P1489, DOI 10.1016/S0167-8191(99)00063-0
   Goossens K, 2003, NETWORKS ON CHIP, P61
   Griebl Martin., 1996, PROC 6 WORKSHOP COMP, P311
   Haid W, 2009, 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, P35, DOI 10.1109/ESTMED.2009.5336828
   KAHN G, 1974, P IFIP C, V74
   Knobe K., 1998, Conference Record of POPL '98: 25th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P107, DOI 10.1145/268946.268956
   Mihal A, 2003, NETWORKS ON CHIP, P39
   Nadezhkin D., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P372, DOI 10.1109/ICSAMOS.2010.5642041
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Raman E, 2008, INT SYM CODE GENER, P114
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   STEFANOV T., 2004, THESIS LEIDEN U NETH
   Turjan A., 2007, THESIS LEIDEN U NETH
   Turjan A., 2004, P CASES 04 DC
   TURJAN A., 2002, P 2 SAM WORKSH
   Verdoolaege S, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/75947
NR 27
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 28
DI 10.1145/2536747.2536750
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500003
DA 2024-07-18
ER

PT J
AU Kim, DK
   Yoo, SJ
   Lee, SG
AF Kim, Dongki
   Yoo, Sungjoo
   Lee, Sunggu
TI A Network Congestion-Aware Memory Subsystem for Manycore
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; DRAM; memory access scheduling; network-on-chip;
   memory blocking
AB The network-on-chip (NoC) plays a crucial role in memory performance due to the fact that it can handle the majority of traffics from/to the DRAM memory controllers. However, there has been little work on the interplay between the NoC and memory controllers. In this article, we address a problem called network congestion-induced memory blocking and propose a novel memory controller, which performs memory access scheduling and network entry control in a network congestion-aware manner. In case of network congestion, in order to avoid performance degradation due to the blocking caused by data bound for congested regions in the NoC, the proposed memory controller favors requests and data associated with uncongested regions. In addition, in order to avoid the fairness problem of such a policy, we also propose a gradual method, which enables a trade-off between performance (in memory utilization) and fairness (in memory access latency). Experimental results show that the proposed method can offer up to 1.76 similar to 2.99 times improvement in memory utilization in the latency-tolerant designs.
EM sungjoo.yoo@gmail.com
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF); Ministry of Education, Science and Technology
   [2010-0007909, 2010-0015336]; IC Design Education Center (IDEC)
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (2010-0007909 and 2010-0015336) and
   IC Design Education Center (IDEC).
CR [Anonymous], P INT S HIGH PERF CO
   ARM LTD, AMBA3 AXI PROT
   BORKAR S., 2007, P DES AUT C
   DALLY W., 2006, P C SUP
   DALLY WJ, 1993, IEEE T PARALL DISTR, V4, P466, DOI 10.1109/71.219761
   DANESHTALAB M, 2010, P INT S NETW ON CHIP
   DUMAS S, 2011, P JEDEC MOB MEM FOR
   HEITHECKER S., 2005, P DES AUT C
   HUR I, 2004, P INT S MICR
   INTEL CO, SINGL CHIP CLOUD COM
   IPEK E., 2008, P INT S COMP ARCH
   JANG W., 2010, P DES AUT C
   JANG W., 2009, P DES AUT C
   KECKLER S. W., 2008, P INT S HIGH PERF CO
   KIM D., 2010, P INT S NETW ON CHIP
   KIM J., 2005, P DES AUT C
   KIM J., 2009, P INT S COMP ARCH
   Kim J.-S., 2011, P IEEE INT SOL STAT
   Kim Y., 2010, P INT S HIGH PERF CO
   KUMAR A., 2007, P INT S COMP ARCH
   KWON W., 2008, P DES AUT C
   KWON W., 2009, P C DES AUT TEST EUR
   KWON W., 2008, P C DES AUT TEST EUR
   LEE C., 2008, P INT S MICR
   LEE H., 2010, P 3D IC WORKSH
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   LOH G. H., 2008, P INT S COMP ARCH
   LX2 TENSILICA LTD, 2010, XTENS CUST PROC
   MISHRA A. K, 2011, P INT S MICR
   MUTLU O., 2008, P INT S COMP ARCH
   MUTLU O., 2007, P INT S MICR
   RAU B. R., 1991, P INT S COMP ARCH
   RINGHOFER M., 2007, P INT C HARDW SOFTW
   RIXNER S., 2000, P INT S COMP ARCH
   Singh A., 2004, IEEE COMPUT ARCHIT L, V3, P2
   SINGH A., 2003, P INT S COMP ARCH
   SOHI GS, 1993, IEEE T COMPUT, V42, P34, DOI 10.1109/12.192212
   WOO D., 2010, P INT S HIGH PERF CO
   ZHANG Z., 2000, P INT S MICR
   ZHU Z, 2005, P INT S HIGH PERF CO
NR 40
TC 0
Z9 0
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 110
DI 10.1145/2485984.2485998
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900013
DA 2024-07-18
ER

PT J
AU Sem-Jacobsen, FO
   Rodrigo, S
   Skeie, T
   Strano, A
   Bertozzi, D
AF Sem-Jacobsen, Frank Olaf
   Rodrigo, Samuel
   Skeie, Tor
   Strano, Alessandro
   Bertozzi, Davide
TI An Efficient, Low-Cost Routing Framework for Convex Mesh Partitions to
   Support Virtualization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Management; Power management; networks-on-chip;
   dynamic rerouting; logic-based routing
ID METHODOLOGY; COHERENCE; UNICAST; TABLES
AB At the core of an efficient chip multiprocessors (CMP) is support for unicast and multicast routing, low implementation costs, and the ability to isolate concurrent applications with maximum utilization of the CMP. We present an efficient logic-based unicast and multicast routing algorithm that guarantees isolation of local application traffic within any near-convex region on the chip, and the algorithms to recognize supported partitions and configure the cores accordingly. Evaluations show that the routing algorithm has a 57% more compact implementation than a recent multicast solution with the same coverage, and it achieves 5% higher throughput with 13% lower latency.
C1 [Skeie, Tor] Univ Oslo, N-0316 Oslo, Norway.
   [Strano, Alessandro; Bertozzi, Davide] Univ Ferrara, I-44100 Ferrara, Italy.
C3 University of Oslo; University of Ferrara
EM davide.bertozzi@unife.it
FU project NaNoC [248972]; European Commission within the Research
   Programme FP7
FX This work has been supported by the project NaNoC (grant agreement no.
   248972) which is funded by the European Commission within the Research
   Programme FP7.
CR Abad P, 2009, INT S HIGH PERF COMP, P355, DOI 10.1109/HPCA.2009.4798273
   Al-Dubai A, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P245
   [Anonymous], P 19 INT S COMP ARCH
   [Anonymous], SINGL CHIP CLOUD COM
   AZIMI M., 2007, INTEL TECH J, V11, P03
   Bilir EE, 1999, CONF PROC INT SYMP C, P294, DOI 10.1145/307338.301004
   Bolotin E, 2007, DES AUT TEST EUROPE, P942
   Borkar S., 1988, Proceedings. Supercomputing '88 (IEEE Cat. No.88CH2617-9), P330, DOI 10.1109/SUPERC.1988.44670
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Daneshtalab M, 2009, IET COMPUT DIGIT TEC, V3, P430, DOI 10.1049/iet-cdt.2008.0086
   DING J., 1993, P INT C PAR PROC
   Flich J., 2000, Conference Proceedings of the 2000 International Conference on Supercomputing, P34, DOI 10.1145/335231.335235
   Flich J., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P87, DOI 10.1109/NOCS.2008.4492728
   Flich J., 2007, P 1 ACM IEEE INT S N
   Gupta V., 1996, Proceedings of the 1996 International Conference on Parallel Processing. Vol.3 Software, P166, DOI 10.1109/ICPP.1996.538572
   HOLSMARK R., 2010, P 4 WORKSH HIGHL PAR
   Jerger NDE, 2008, INT SYMP MICROARCH, P35, DOI 10.1109/MICRO.2008.4771777
   Jianhua Li, 2010, Proceedings 2010 IEEE 16th International Conference on Parallel and Distributed Systems (ICPADS 2010), P423, DOI 10.1109/ICPADS.2010.27
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kang MS, 2003, IEEE T COMPUT, V52, P645
   Koibuchi M, 2001, PROC INT CONF PARAL, P383
   Koibuchi M., 2003, P INT C PAR PROC ICP
   Loi I, 2009, DES AUT TEST EUROPE, P262
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Malumbres MP, 1996, EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, P186, DOI 10.1109/SPDP.1996.570332
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   Martin MMK, 2003, CONF PROC INT SYMP C, P206, DOI 10.1109/ISCA.2003.1207001
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   Mejia A., 2006, P 20 IEEE INT PAR DI, P1
   Palesi M, 2006, LECT NOTES COMPUT SC, V4017, P373, DOI 10.1007/11796435_38
   PEH L., 2008, P INT S COMP ARCH
   RODRIGO S., 2010, THESIS U POLITECNICA
   RODRIGO S., 2009, P INT S PAR PROC
   RODRIGO S, 2010, P 4 ACM IEEE INT S N, P25
   Rodrigo S, 2008, INT SYMP MICROARCH, P364, DOI 10.1109/MICRO.2008.4771805
   Sancho JC, 2002, PROC INT CONF PARAL, P409, DOI 10.1109/ICPP.2002.1040897
   Sancho JC, 2000, LECT NOTES COMPUT SC, V1797, P45
   SCHROEDER M., 1991, 8 SRC DIG EQ CORP, V8
   Seo D, 2005, CONF PROC INT SYMP C, P432
   SKEIE T., 2002, P INT PAR DISTR S
   SKEIE T., 2009, P INT S SYST ON CHIP
   Sun GA, 2010, LECT NOTES COMPUT SC, V6289, P462, DOI 10.1007/978-3-642-15672-4_39
   TRIVINO F., 2010, MICROPROCESS MICROSY, P1
   Varavithya V, 1999, IEEE T PARALL DISTR, V10, P1159, DOI 10.1109/71.809574
   WANG L, 2009, P 3 ACM IEEE INT S N, P9
   Wang XH, 2011, MICROPROCESS MICROSY, V35, P119, DOI 10.1016/j.micpro.2010.08.003
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu F, 2003, IEEE T PARALL DISTR, V14, P276
   ZHU YH, 1992, J PARALLEL DISTR COM, V16, P328, DOI 10.1016/0743-7315(92)90016-G
NR 49
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 107
DI 10.1145/2485984.2485995
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900010
DA 2024-07-18
ER

PT J
AU Alaghi, A
   Hayes, JP
AF Alaghi, Armin
   Hayes, John P.
TI Survey of Stochastic Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Probabilistic computation; stochastic computing; stochastic
   logic
ID GENERATING BINARY SEQUENCES; COMPUTATION; ARCHITECTURE
AB Stochastic computing (SC) was proposed in the 1960s as a low-cost alternative to conventional binary computing. It is unique in that it represents and processes information in the form of digitized probabilities. SC employs very low-complexity arithmetic units which was a primary design concern in the past. Despite this advantage and also its inherent error tolerance, SC was seen as impractical because of very long computation times and relatively low accuracy. However, current technology trends tend to increase uncertainty in circuit behavior and imply a need to better understand, and perhaps exploit, probability in computation. This article surveys SC from a modern perspective where the small size, error resilience, and probabilistic features of SC may compete successfully with conventional methodologies in certain applications. First, we survey the literature and review the key concepts of stochastic number representation and circuit structure. We then describe the design of SC-based circuits and evaluate their advantages and disadvantages. Finally, we give examples of the potential applications of SC and discuss some practical problems that are yet to be solved.
C1 [Alaghi, Armin; Hayes, John P.] Univ Michigan, Dept Elect Engn & Comp Sci, Comp Sci & Engn Div, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Alaghi, A (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, Comp Sci & Engn Div, 2260 Hayward St, Ann Arbor, MI 48109 USA.
EM alaghi@eecs.umich.edu; jhayes@eecs.umich.edu
FU U.S. National Science Foundation [CCF-1017142]; Division of Computing
   and Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1017142] Funding Source: National Science Foundation
FX This work was supported by Grant CCF-1017142 from the U.S. National
   Science Foundation.
CR Akgul BES, 2006, IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, P1
   Aliee H., 2011, Proc. Reliability and Maintainability Symp, P1, DOI DOI 10.1109/RAMS.2011.5754466
   Alt R., 2006, P S SCI COMP COMP AR, P6
   [Anonymous], 1955, MILLION RANDOM DIGIT
   [Anonymous], P APR 18 20 1967 SPR, DOI DOI 10.1145/1465482.1465505
   Brown BD, 2001, IEEE T COMPUT, V50, P891, DOI 10.1109/12.954505
   Chen H., 2010, PROC GREAT LAKE S VL, P61
   DICKSON JA, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P711, DOI 10.1109/ICNN.1993.298642
   Dinu A, 2002, ISIE 2002: PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-4, P639, DOI 10.1109/ISIE.2002.1026366
   ETSI, 2005, P AFIPS SPRING JOINT
   Gaines B. R., 1969, Advances in Information Systems Science, P37, DOI 10.1007/978-1-4899-5841-9_2
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Gaudet VC, 2003, ELECTRON LETT, V39, P299, DOI 10.1049/el:20030217
   Golomb, 1982, SHIFT REGISTER SEQUE
   Gross WJ, 2005, 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, P713
   GUPTA PK, 1988, IEEE T ACOUST SPEECH, V36, P603, DOI 10.1109/29.1564
   Hammadou T., 2003, P INT S CIRC SYST
   IEEE, 2009, IEEE STAND ASS STAND
   JEAVONS P, 1994, IEEE T INFORM THEORY, V40, P716, DOI 10.1109/18.335883
   Keane JF, 2001, INT CONF ACOUST SPEE, P1257, DOI 10.1109/ICASSP.2001.941153
   KIM YC, 1995, IEEE T NEURAL NETWOR, V6, P1109, DOI 10.1109/72.410355
   Krishnaswamy S, 2007, IEEE DES TEST COMPUT, V24, P312, DOI 10.1109/MDT.2007.146
   Kschischang FR, 2001, IEEE T INFORM THEORY, V47, P498, DOI 10.1109/18.910572
   Li X, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P315
   Lorentz G. G., 1986, Bernstein Polynomials, V2nd
   MacKay DJC, 1996, ELECTRON LETT, V32, P1645, DOI 10.1049/el:19961141
   MacLennan B.J., 2009, Encyclopedia of Complexity and System Science, P271
   Mansinghka V., 2009, THESIS MIT CAMBRIDGE
   Marín SLT, 2002, IEEE T IND ELECTRON, V49, P1101, DOI 10.1109/TIE.2002.803233
   MARS P, 1976, ELECTRON LETT, V12, P457, DOI 10.1049/el:19760347
   Naderi A., 2011, IEEE T SIGN IN PRESS
   Nepal K, 2005, DES AUT CON, P485
   Paler A, 2011, PROC EUR TEST SYMP, P63, DOI 10.1109/ETS.2011.43
   Pejic D, 2000, IEEE T INSTRUM MEAS, V49, P617, DOI 10.1109/19.850404
   Petriu EM, 2003, IEEE T INSTRUM MEAS, V52, P175, DOI 10.1109/TIM.2003.809492
   Poppelbaum W., 1967, Proceedings of the November 14-16, 1967, fall joint computer conference, P635, DOI [10.1145/1465611.1465696, DOI 10.1145/1465611.1465696]
   Poppelbaum W.J., 1976, Advances in Computers, P187, DOI DOI 10.1016/S0065-2458(08)60452-0
   Qian WK, 2008, DES AUT CON, P648
   Qian WK, 2011, IEEE T COMPUT, V60, P93, DOI 10.1109/TC.2010.202
   Quero J. M., 1999, IECON'99. Conference Proceedings. 25th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.99CH37029), P210, DOI 10.1109/IECON.1999.822198
   RIBEIRO ST, 1967, IEEE TRANS ELECTRON, VEC16, P261, DOI 10.1109/PGEC.1967.264662
   Shanbhag NR, 2010, DES AUT CON, P859
   Singhee A, 2009, LECT NOTES ELECTR EN, V46, P1, DOI 10.1007/978-90-481-3100-6
   Tehrani SS, 2010, IEEE T SIGNAL PROCES, V58, P4883, DOI 10.1109/TSP.2010.2051434
   Toral SL, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I, P599, DOI 10.1109/ISCAS.2000.857166
   VANDAALEN M, 1993, ELECTRON LETT, V29, P80, DOI 10.1049/el:19930052
   Vigoda B., 2003, THESIS MIT CAMBRIDGE
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
   Zelkin B., 2004, U.S. Patent, Patent No. [6,745,219 B1, 6745219]
   Zhang D, 2008, IEEE T IND ELECTRON, V55, P551, DOI 10.1109/TIE.2007.911946
   Zhang ZY, 2010, IEEE J SOLID-ST CIRC, V45, P843, DOI 10.1109/JSSC.2010.2042255
NR 51
TC 380
Z9 437
U1 7
U2 42
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 92
DI 10.1145/2465787.2465794
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900007
DA 2024-07-18
ER

PT J
AU Cazorla, FJ
   Quiñones, E
   Vardanega, T
   Cucu, L
   Triquet, B
   Bernat, G
   Berger, E
   Abella, J
   Wartel, F
   Houston, M
   Santinelli, L
   Kosmidis, L
   Lo, C
   Maxim, D
AF Cazorla, Francisco J.
   Quinones, Eduardo
   Vardanega, Tullio
   Cucu, Liliana
   Triquet, Benoit
   Bernat, Guillem
   Berger, Emery
   Abella, Jaume
   Wartel, Franck
   Houston, Michael
   Santinelli, Luca
   Kosmidis, Leonidas
   Lo, Code
   Maxim, Dorin
TI PROARTIS: Probabilistically Analyzable Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Embedded and real-time systems; resource sharing;
   probablistic real-time systems; worst-case execution time
ID STOCHASTIC-ANALYSIS
AB Static timing analysis is the state-of-the-art practice of ascertaining the timing behavior of current-generation real-time embedded systems. The adoption of more complex hardware to respond to the increasing demand for computing power in next-generation systems exacerbates some of the limitations of static timing analysis. In particular, the effort of acquiring (1) detailed information on the hardware to develop an accurate model of its execution latency as well as (2) knowledge of the timing behavior of the program in the presence of varying hardware conditions, such as those dependent on the history of previously executed instructions. We call these problems the timing analysis walls.
   In this vision-statement article, we present probabilistic timing analysis, a novel approach to the analysis of the timing behavior of next-generation real-time embedded systems. We show how probabilistic timing analysis attacks the timing analysis walls; we then illustrate the mathematical foundations on which this method is based and the challenges we face in the effort of efficiently implementing it. We also present experimental evidence that shows how probabilistic timing analysis reduces the extent of knowledge about the execution platform required to produce probabilistically accurate WCET estimations.
C1 [Cazorla, Francisco J.; Berger, Emery; Abella, Jaume; Kosmidis, Leonidas] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Cazorla, Francisco J.] Spanish Natl Res Council IIIA CSIC, Madrid, Spain.
   [Vardanega, Tullio] Univ Padua, I-35100 Padua, Italy.
   [Berger, Emery] Univ Massachusetts Amherst, Amherst, MA USA.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Consejo Superior de Investigaciones Cientificas (CSIC); CSIC
   - Instituto de Investigacion en Inteligencia Artificial (IIIA);
   University of Padua; University of Massachusetts System; University of
   Massachusetts Amherst
RP Cazorla, FJ (corresponding author), Barcelona Supercomp Ctr, Barcelona, Spain.
EM francisco.cazorla@bsc.edu
RI Vardanega, Tullio/P-1739-2015; Quiñones, Eduardo/C-4697-2016; Kosmidis,
   Leonidas/AAQ-7475-2020; Cazorla, Francisco J./D-7261-2016; Abella,
   Jaume/B-7422-2016
OI Vardanega, Tullio/0000-0002-0089-0889; Kosmidis,
   Leonidas/0000-0001-9751-1058; Cazorla, Francisco J./0000-0002-3344-376X;
   Abella, Jaume/0000-0001-7951-4028
FU PROARTIS STREP-FP7 European Project [249100]; Spanish Ministry of
   Science and Innovation [Juan de la Cierva JCI2009-05455]; Generalitat of
   Catalunya [Beatriu Pinos 2009 BP-B 00260]; National Science Foundation
   [CCF-1012195]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1012195] Funding Source:
   National Science Foundation
FX This work was primarily funded by PROARTIS STREP-FP7 European Project
   under the grant agreement number 249100. E. Quinones is partially funded
   by the Spanish Ministry of Science and Innovation under the grant Juan
   de la Cierva JCI2009-05455. J. Abella has been also supported by the
   Generalitat of Catalunya under grant Beatriu Pinos 2009 BP-B 00260. E.
   Berger is partially supported by the National Science Foundation under
   Grant No. CCF-1012195.
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Albrecht K., 2010, P ISORC
   [Anonymous], AUTOMOTIVE CHIP CONT
   Berger ED, 2006, ACM SIGPLAN NOTICES, V41, P158, DOI 10.1145/1133981.1134000
   Bernat G., 2002, P RTSS
   Bernat G., 2006, J EMBED COMPUT
   Binns P., 2004, P 1 INT WORKSH PROB
   Charette R.N., 2009, IEEE SPECTRUM ONLINE
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Edgar S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P215, DOI 10.1109/REAL.2001.990614
   Gardner MK, 1999, LECT NOTES COMPUT SC, V1579, P44
   Gnedenko B, 1943, ANN MATH, V44, P423, DOI 10.2307/1968974
   Griffin David., 2010, WCET, P44, DOI DOI 10.4230/OASICS.WCET.2010.44
   Hansen Jeffery P., 2009, 9 INT WORKSHOP WORST, P1
   Lahiri K, 2001, DES AUT CON, P15, DOI 10.1109/DAC.2001.935469
   Lehoczky JP, 1996, REAL TIM SYST SYMP P, P186, DOI 10.1109/REAL.1996.563715
   Lewis J.T., 1997, An Introduction to Large Deviations for Teletraffic Engineers
   López JM, 2008, REAL-TIME SYST, V40, P180, DOI 10.1007/s11241-008-9053-6
   Lundqvist T., 1999, P RTSS
   MerasaD2.2, 2008, MERASAD2 2
   Navet N., 2007, P WIP SESS 28 IEEE R
   Quiñones E, 2009, EUROMICRO, P129, DOI 10.1109/ECRTS.2009.30
   RapiTime, 2008, RAPITIME TOOL
   Refaat KS, 2010, EUROMICRO, P175, DOI 10.1109/ECRTS.2010.29
   Reineke J., 2006, P WCET
   Tia T.-S., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P164, DOI 10.1109/RTTAS.1995.516213
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yue L., 2011, P ECRTS
   Zhou S., 2010, P IFIP INT C NETW PA
   Zhu H., 2002, P 23 IEEE REAL TIM S, P202
NR 30
TC 60
Z9 64
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 94
DI 10.1145/2465787.2465796
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900009
DA 2024-07-18
ER

PT J
AU Paulin, PG
   Özcan, AE
   Gagné, V
   Lavigueur, B
   Benny, O
AF Paulin, Pierre G.
   Oezcan, Ali Erdem
   Gagne, Vincent
   Lavigueur, Bruno
   Benny, Olivier
TI Parallel Programming Patterns for Multi-Processor SoC: Application to
   Video Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Experimentation; Languages; Programming models; components;
   multi-core platform mapping
ID MODELS
AB Efficient, scalable and productive parallel programming is a major challenge for exploiting the future multiprocessor SoC platforms. This article presents the MultiFlex programming environment which has been developed to address this challenge. It is targeted for use on Platform 2012, a scalable multi-processor fabric. The MultiFlex environment supports high-level simulation, iterative platform mapping, and includes tools for programming model aware debug, trace, visualization and analysis.
   This article focuses on the two classes of programming abstractions supported in MultiFlex. The first is a set of Parallel Programming Patterns (PPP) which offer a rich set of programming abstractions for implementing efficient data-and task-level parallel applications. The second is a Reactive Task Management (RTM) abstraction, which offers a lightweight C-based API to support dynamic dispatching of small grain tasks on tightly coupled parallel processing resources.
   The use of the MultiFlex native programming model is illustrated through the capture and mapping of two representative video applications. The first is a high-quality rescaling (HQR) application on a multiprocessor platform. We present the details of the optimization process which was required for mapping the HQR application, for which the reference code requires 350 GIPS (giga instructions per second), onto a 16 processor cluster. Our results show that the parallel implementation using the PPP model offers almost linear acceleration with respect to the number of processing elements.
   The second application is a high-definition VC-1 decoder. For this application, we illustrate two different parallel programming model variants, one using PPPs, the other based on RTM. These two versions are mapped onto two variants of a homogeneous version of the Platform 2012 multi-core fabric.
RP Paulin, PG (corresponding author), STMicroelect Canada Inc, 16 Fitzgerald Rd,Suite 100, Ottawa, ON K2H 8R6, Canada.
EM pierre.paulin@st.com
CR Benini L, 2012, DES AUT TEST EUROPE, P983
   Ferrer R, 2010, IEEE MICRO, V30, P42, DOI 10.1109/MM.2010.94
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   INTEL, 2011, THREADING BUILDING B
   INTEL, 2011, ARRAY BUILDING BLOCK
   INTEL, 2011, CILK PLUS
   Khronos, 2013, KHRONOS OPENCL
   Melpignano D., 2012, PROCEEDINGS OF THE D
   MICROSOFT CORPORATION, 2006, VC 1 TECHNICAL OVERV
   OW2 Consortium, 2011, THE MIND PROJECT
   Paulin P. G., 2010, MODEL BASED DESIGN F
   Paulin PG, 2006, IEEE T VLSI SYST, V14, P667, DOI 10.1109/TVLSI.2006.878259
   STMICROELECTRONICS AND CEA, 2010, PLATF 2012 MAN PROGR
NR 13
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 47
DI 10.1145/2435227.2435243
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200016
DA 2024-07-18
ER

PT J
AU Banerjee, A
   Kandula, S
   Mukherjee, T
   Gupta, SKS
AF Banerjee, Ayan
   Kandula, Sailesh
   Mukherjee, Tridib
   Gupta, Sandeep K. S.
TI BAND-AiDe: A Tool for Cyber-Physical Oriented Analysis and Design of
   Body Area Networks and Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Wireless health systems; body area networks;
   model-based engineering; AADL
AB Body area networks (BANs) are networks of medical devices implanted within or worn on the human body. Analysis and verification of BAN designs require (i) early feedback on the BAN design and (ii) high-confidence evaluation of BANs without requiring any hazardous, intrusive, and costly deployment. Any design of BAN further has to ensure (i) the safety of the human body, that is, limiting any undesirable side-effects (e.g., heat dissipation) of BAN operations (involving sensing, computation, and communication among the devices) on the human body, and (ii) the sustainability of the BAN operations, that is, the continuation of the operations under constrained resources (e.g., limited battery power in the devices) without requiring any redeployments. This article uses the Model Based Engineering (MBE) approach to perform design and analysis of BANs. In this regard, first, an abstract cyber-physical model of BANs, called BAN-CPS, is proposed that captures the undesirable side-effects of the medical devices (cyber) on the human body (physical); second, a design and analysis tool, named BAND-AiDe, is developed that allows specification of BAN-CPS using industry standard Abstract Architecture Description Language (AADL) and enables safety and sustainability analysis of BANs; and third, the applicability of BAND-AiDe is shown through a case study using both single and a network of medical devices for health monitoring applications.
C1 [Banerjee, Ayan; Kandula, Sailesh; Mukherjee, Tridib; Gupta, Sandeep K. S.] Arizona State Univ, IMPACT Lab, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Mukherjee, T (corresponding author), Arizona State Univ, IMPACT Lab, Tempe, AZ 85287 USA.
EM tridib@asu.edu
RI Banerjee, Ayan/KCL-0344-2024
OI Banerjee, Ayan/0000-0001-6529-1644; Gupta, Sandeep/0000-0002-6108-5584
FU National Science Foundation [CNS-0831544]
FX This research was funded in part by National Science Foundation grant
   CNS-0831544.
CR Banerjee A., 2009, P INT C BOD AR NETW
   Chen W, 2008, ISSNIP 2008: PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS, AND INFORMATION PROCESSING, P255, DOI 10.1109/ISSNIP.2008.4761996
   Dungel P, 2008, J BIOMED MATER RES A, V85A, P699, DOI 10.1002/jbm.a.31593
   Gómez-Martínez E, 2006, LECT NOTES COMPUT SC, V4024, P401
   Greenhalgh DG, 2004, J BURN CARE REHABIL, V25, P411, DOI 10.1097/01.BCR.0000138295.63830.90
   Gupta SKS., 2009, ACM SIGBED REV, V6, P2
   Gyselinckx B, 2005, IEEE CUST INTEGR CIR, P13
   Heinzelman W. R., 2000, P IEEE ANN HAW INT C
   HENRIQUES FC, 1947, AM J PATHOL, V23, P531
   Karsai G, 2008, LECT NOTES COMPUT SC, V5287, P46, DOI 10.1007/978-3-540-87785-1_5
   Korhonen I, 2003, IEEE ENG MED BIOL, V22, P66, DOI 10.1109/MEMB.2003.1213628
   Milenkovic A, 2006, COMPUT COMMUN, V29, P2521, DOI 10.1016/j.comcom.2006.02.011
   Mistry P., 2009, P CHI 09 EXTENDED AB, P4111, DOI [DOI 10.1145/1520340.1520626, 10.1145/1520340.1520626]
   NATARAJAN A, 2009, P 6 ANN IEEE COMM SO, P1
   Paradiso JA, 2005, IEEE PERVAS COMPUT, V4, P18, DOI 10.1109/MPRV.2005.9
   Paradiso R, 2005, IEEE T INF TECHNOL B, V9, P337, DOI 10.1109/TITB.2005.854512
   Park G, 2008, J INFRASTRUCT SYST, V14, P64, DOI 10.1061/(ASCE)1076-0342(2008)14:1(64)
   PENNES HH, 1948, J APPL PHYSIOL, V1, P93, DOI 10.1152/jappl.1948.1.2.93
   Prasad V, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P203, DOI 10.1109/RTSS.2007.28
   Schwiebert L., 2001, MOBILE COMPUTING NET, P151
   Tang QH, 2005, IEEE T BIO-MED ENG, V52, P1285, DOI 10.1109/TBME.2005.847527
   Tuinenga P.W., 1991, SPICE GUIDE CIRCUIT
   VENKATASUBRAMAN.K, 2009, P 6 INT WORKSH WEAR, P240
   Venkatasubramanian K, 2005, LECT NOTES COMPUT SC, V3560, P406
   Venkatasubramanian K., 2008, Military Communications Conference, P1, DOI [10.1109/MILCOM.2008.4753199, DOI 10.1109/MILCOM.2008.4753199]
   Weininger S, 2005, 2005 IEEE SYMPOSIUM ON PRODUCT SAFETY ENGINEERING (PSES), P83
NR 26
TC 14
Z9 16
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 49
DI 10.1145/2331147.2331159
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300011
DA 2024-07-18
ER

PT J
AU Hsieh, KY
   Lai, CH
   Lai, SH
   Lee, JK
AF Hsieh, Kun-Yuan
   Lai, Chi-Hua
   Lai, Shang-Hong
   Lee, Jenq Kuen
TI Parallelization of Belief Propagation on Cell Processors for Stereo
   Vision
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Belief propagation; Markov network; stereo
   vision; parallelization; multicore processors; optimization
AB Markov random field models provide a robust formulation for the stereo vision problem of inferring three-dimensional scene geometry from two images taken from different viewpoints. One of the most advanced algorithms for solving the associated energy minimization problem in the formulation is belief propagation (BP). Although BP provides very accurate results in solving stereo vision problems, the high computational cost of the algorithm hinders it from real-time applications. In recent years, multicore architectures have been widely adopted in various industrial application domains. The high computing power of multicore processors provides new opportunities to implement stereo vision algorithms. This article examines and extracts the parallelisms in the BP method for stereo vision on multicore processors. This article shows that parallelism of the algorithm can be efficiently utilized on multicore processors. The results show that parallelization on multicore processors provides a speedup for the BP algorithmof almost 15 times compared to the single-processor implementation on the PPE of the Cell BE. The experimental results also indicate that a frame rate of 6.5 frames/second is possible when implementing the parallelized BP algorithm on the multicore processor of Cell BE with one PPE and six SPEs.
C1 [Hsieh, Kun-Yuan; Lai, Chi-Hua; Lai, Shang-Hong; Lee, Jenq Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
C3 National Tsing Hua University
RP Hsieh, KY (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
EM kyshieh@pllab.cs.nthu.edu.tw; chlai@pllab.cs.nthu.edu.tw;
   lai@cs.nthu.edu.tw; jklee@cs.nthu.edu.tw
RI Lai, Shang-Hong/AAS-4002-2020
OI Lai, Shang-Hong/0000-0002-5092-993X
FU NSC [100-2220-E-007-002, 100-2219-E-007-006]; Ministry of Economic
   Affairs in Taiwan [99-EC-17-A-01-S1-034]
FX This work was supported in part by the NSC under grants
   100-2220-E-007-002 and 100-2219-E-007-006 and by the Ministry of
   Economic Affairs in Taiwan under grant 99-EC-17-A-01-S1-034.
CR [Anonymous], 1980, MARKOV RANDOM FIELDS, DOI DOI 10.1090/CONM/001
   [Anonymous], P BRIT MACH VIS C
   BADER D. A., 2007, P IEEE INT PAR DISTR
   Boykov Y, 2001, IEEE T PATTERN ANAL, V23, P1222, DOI 10.1109/34.969114
   Brunton A., 2006, Proceedings of the 3rd Canadian Conference on Computer and Robot Vision (CRV06), P76
   Chandy K.M., 1988, PARALLEL PROGRAM DES
   Chen T, 2007, LECT NOTES COMPUT SC, V4382, P314, DOI 10.1007/978-3-540-72521-3_23
   Chen YK, 2008, IEEE WRK SIG PRO SYS, P275, DOI 10.1109/SIPS.2008.4671775
   Felzenszwalb PF, 2006, INT J COMPUT VISION, V70, P41, DOI 10.1007/s11263-006-7899-4
   Gschwind M, 2007, INT J PARALLEL PROG, V35, P233, DOI 10.1007/s10766-007-0035-4
   Hartley RI, 1999, INT J COMPUT VISION, V35, P115, DOI 10.1023/A:1008115206617
   *IBM, 2007, CELL BROADB ENG PROG
   Jun MR, 2002, 2002 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-3, PROCEEDINGS, P250, DOI 10.1109/IRDS.2002.1041397
   Lai CH, 2008, EMB SYST REAL TIME M, P39, DOI 10.1109/ESTMED.2008.4696992
   Linderman MD, 2008, ACM SIGPLAN NOTICES, V43, P287, DOI 10.1145/1353536.1346318
   McCool M., 2006, P GSPX MULT APPL C
   Mendiburu Alexander., 2007, GECCO (Companion), P2843
   Murray D, 2000, AUTON ROBOT, V8, P161, DOI 10.1023/A:1008987612352
   PARK S., 2006, P 8 INT C SIGN PROC
   Pearl J., 1988, PROBABILISTIC REASON
   PETRINI F., 2007 IEEE INT PARALL, DOI [10.1109/ipdps.2007.370252, DOI 10.1109/IPDPS.2007.370252]
   Porta JM, 2005, AUTON ROBOT, V18, P59, DOI 10.1023/B:AURO.0000047287.00119.b6
   Rofouei M, 2008, EMB SYST REAL TIME M, P33, DOI 10.1109/ESTMED.2008.4696991
   Seunghwa Kang, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P83, DOI 10.1109/ICPP.2008.39
   SINGH A. K., 1991, P 11 INT C DISTR COM
   Sun J, 2003, IEEE T PATTERN ANAL, V25, P787, DOI 10.1109/TPAMI.2003.1206509
   Weiss Y, 2001, IEEE T INFORM THEORY, V47, P736, DOI 10.1109/18.910585
   Yedidia JS, 2005, IEEE T INFORM THEORY, V51, P2282, DOI 10.1109/TIT.2005.850085
NR 28
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 13
DI 10.1145/2180887.2180889
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900003
DA 2024-07-18
ER

PT J
AU Huang, K
   Haid, W
   Bacivarov, I
   Keller, M
   Thiele, L
AF Huang, Kai
   Haid, Wolfgang
   Bacivarov, Iuliana
   Keller, Matthias
   Thiele, Lothar
TI Embedding Formal Performance Analysis into the Design Cycle of MPSoCs
   for Real-Time Streaming Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Design; Multiprocessors; modular performance analysis;
   performance analysis; design automation
ID CALIBRATION; SPACE
AB Modern real-time streaming applications are increasingly implemented on multiprocessor systems-on-chip (MPSoC). The implementation, as well as the verification of real-time applications executing on MPSoCs, are difficult tasks, however. A major challenge is the performance analysis of MPSoCs, which is required for early design space exploration and final system verification. Simulation-based methods are not well-suited for this purpose, due to long runtimes and non-exhaustive corner-case coverage. To overcome these limitations, formal performance analysis methods that provide guarantees for meeting real-time constraints have been developed. Embedding formal performance analysis into the MPSoC design cycle requires the generation of a faithful analysis model and its calibration with the system-specific parameters. In this article, a design flow that automates these steps is presented. In particular, we integrate modular performance analysis (MPA) into the distributed operation layer (DOL) MPSoC programming environment. The result is an MPSoC software design flow that allows for automatically generating the system implementation, together with an analysis model for system verification.
C1 [Huang, Kai; Haid, Wolfgang; Bacivarov, Iuliana; Keller, Matthias; Thiele, Lothar] ETH, Comp Engn Grp, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Huang, K (corresponding author), ETH, Comp Engn Grp, CH-8092 Zurich, Switzerland.
EM haidw@tik.ee.ethz.ch
RI Huang, kaixuan/GYR-0156-2022; Huang, Kai/JVO-5066-2024
OI Huang, kaixuan/0000-0001-8845-2770; 
CR [Anonymous], 1974, PROC IFIP C 74
   Balsamo S, 2004, IEEE T SOFTWARE ENG, V30, P295, DOI 10.1109/TSE.2004.9
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   Black B, 1998, COMPUTER, V31, P59, DOI 10.1109/2.675637
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Densmore D, 2006, IEEE DES TEST COMPUT, V23, P359, DOI 10.1109/MDT.2006.112
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Haid W., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P173
   Haid W, 2009, 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P92, DOI 10.1109/ICSAMOS.2009.5289246
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Jersak M, 2005, INT J EMBED SYST, V1, P33, DOI 10.1504/IJES.2005.008807
   Jonsson B., 2008, ACM INT C EMB SOFTW, P179, DOI [10.1145/1450058.1450083, DOI 10.1145/1450058.1450083]
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Künzli S, 2006, DES AUT TEST EUROPE, P234
   Lahiri K, 2001, IEEE T COMPUT AID D, V20, P768, DOI 10.1109/43.924830
   Lampka K, 2010, DES AUTOM EMBED SYST, V14, P193, DOI 10.1007/s10617-010-9055-1
   Le Boudec J. Y., 2001, LECT NOTES COMPUTER, V2050
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Maxiaguine A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1040, DOI 10.1109/DATE.2004.1269030
   Paolucci P.S., 2006, CODES+ISSS '06, P167, DOI DOI 10.1145/1176254.1176297
   Pellizzoni R, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73
   PERATHONER S., 2010, P ACM C LANG COMP TO
   Perathoner S, 2009, DES AUTOM EMBED SYST, V13, P27, DOI 10.1007/s10617-008-9015-1
   Petriu D, 2000, IEEE T SOFTWARE ENG, V26, P1049, DOI 10.1109/32.881717
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Pimentel AD, 2008, J SIGNAL PROCESS SYS, V50, P99, DOI 10.1007/s11265-007-0085-2
   Thiele L., 2009, EMSOFT 09, P127
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Viehl A, 2006, DES AUT TEST EUROPE, P240
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   Wandeler E, 2006, REAL TIME CALCULUS R
   Wandeler E, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P243
   Wandeler E, 2006, ASIA S PACIF DES AUT, P479, DOI 10.1109/ASPDAC.2006.1594731
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Woodside M, 2007, LECT NOTES COMPUT SC, V4486, P429
NR 39
TC 10
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 8
DI 10.1145/2146417.2146425
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400008
DA 2024-07-18
ER

PT J
AU Pande, A
   Zambreno, J
AF Pande, Amit
   Zambreno, Joseph
TI Poly-DWT: Polymorphic Wavelet Hardware Support for Dynamic Image
   Compression
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Polymorphic architecture; wavelet transform; filter
   design
ID VIDEO; DESIGN
AB Many modern computing applications have been enabled through the use of real-time multimedia processing. While several hardware architectures have been proposed in the research literature to support such primitives, these fail to address applications whose performance and resource requirements have a dynamic aspect. Embedded multimedia systems typically need a power and computation efficient design in addition to good compression performance. In this article, we introduce a Polymorphic Wavelet Architecture (Poly-DWT) as a crucial building block towards the development of embedded systems to address such challenges. We illustrate how our Poly-DWT architecture can potentially make dynamic resource allocation decisions, such as the internal bit representation and the processing kernel, according to the application requirements. We introduce a filter switching architecture that allows for dynamic switching between 5/3 and 9/7 wavelet filters and leads to a more power efficient design. Further, a multiplier-free design with a low adder requirement demonstrates the potential of Poly-DWT for embedded systems. Through an FPGA prototype, we perform a quantitative analysis of our Poly-DWT architecture, and compare our filter to existing approaches to illustrate the area and performance benefits inherent in our approach.
C1 [Pande, Amit; Zambreno, Joseph] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
C3 Iowa State University
RP Pande, A (corresponding author), Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
EM amit@iastate.edu; zambreno@iastate.edu
CR Adams MD, 2000, 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, P53, DOI 10.1109/ICIP.2000.899223
   Alam M, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P333
   ANSARI R, 1991, IEEE T CIRCUITS SYST, V38, P1116, DOI 10.1109/31.83889
   Benkrid A, 2003, ANN IEEE SYM FIELD P, P162
   BENKRID A, 2001, P IEEE S FIELD PROGR, P190
   Chang ML, 2004, ANN IEEE SYM FIELD P, P59, DOI 10.1109/FCCM.2004.18
   Choi SJ, 1999, IEEE T IMAGE PROCESS, V8, P155, DOI 10.1109/83.743851
   Christopoulos C, 2000, IEEE T CONSUM ELECTR, V46, P1103, DOI 10.1109/30.920468
   Chrysafis C, 1998, IEEE DATA COMPR CONF, P398, DOI 10.1109/DCC.1998.672177
   Claus C, 2008, I C FIELD PROG LOGIC, P586
   Claus C, 2008, I C FIELD PROG LOGIC, P534
   Eeckhaut H, 2007, IEEE T MULTIMEDIA, V9, P1508, DOI 10.1109/TMM.2007.906606
   Fry TW, 2005, IEEE T CIRC SYST VID, V15, P1138, DOI 10.1109/TCSVT.2005.852625
   Huang CT, 2003, SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P346, DOI 10.1109/SIPS.2003.1235694
   Koch D., 2008, P IEEE INT C FIELD P
   Kotteri KA, 2005, IEEE T CIRCUITS-II, V52, P256, DOI 10.1109/TCSII.2005.843496
   Kumar P, 2006, LECT NOTES COMPUT SC, V4338, P528
   Le Gall D., 1988, ICASSP 88: 1988 International Conference on Acoustics, Speech, and Signal Processing (Cat. No.88CH2561-9), P761, DOI 10.1109/ICASSP.1988.196696
   Leeser M, 2004, ANN IEEE SYM FIELD P, P147, DOI 10.1109/FCCM.2004.53
   Lian CJ, 2003, IEEE T CIRC SYST VID, V13, P219, DOI 10.1109/TCSVT.2003.809833
   Martina M., 2005, P IEEE INT C IM PROC
   Martina M, 2007, IEEE T CIRCUITS-II, V54, P770, DOI 10.1109/TCSII.2007.900354
   MITTAL A., 2007, P INT C MOB LEARN, P146
   PANDE A., 2007, P INT C MOB LEARN, P189
   PANDE A., 2008, P IEEE INT C FIELD P, P471
   PANDE A, 2008, IEEE C ELECT INFORM, P337
   Paulsson Katarina, 2008, 2008 International Conference on Field Programmable Logic and Applications (FPL), P699, DOI 10.1109/FPL.2008.4630044
   QIU R., 2001, WUCS0137 DEP COMP SC
   Redmill D., 1997, P INT C IM PROC ITS
   Ritter Jorg., 2001, International Symposium on FPGA, P201
   Said A, 1996, IEEE T IMAGE PROCESS, V5, P1303, DOI 10.1109/83.535842
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   SHAPIRO JM, 1993, IEEE T SIGNAL PROCES, V41, P3445, DOI 10.1109/78.258085
   Skodras A, 2001, IEEE SIGNAL PROC MAG, V18, P36, DOI 10.1109/79.952804
   STINE J., 2007, P IEEE INT C MICR SY, pi
   Stroobandt D, 2004, LECT NOTES COMPUT SC, V3133, P203
   Taubman D, 2000, IEEE T IMAGE PROCESS, V9, P1158, DOI 10.1109/83.847830
   Tay DBH, 2000, IEEE T CIRC SYST VID, V10, P998, DOI 10.1109/76.867939
   TIAN J., 2008, SPIHT CODER
   Tseng PC, 2005, P IEEE, V93, P184, DOI 10.1109/JPROC.2004.839622
   VERMA P. K., 2008, P NAT C COMM
   Vetterli Martin, 1995, Wavelets and Subband Coding
   VILLASENOR JD, 1995, IEEE T IMAGE PROCESS, V4, P1053, DOI 10.1109/83.403412
   Yang WX, 2006, IEEE T CIRC SYST VID, V16, P1385, DOI 10.1109/TCSVT.2006.884571
   Zhang X, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P139
NR 45
TC 6
Z9 6
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 6
DI 10.1145/2146417.2146423
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400006
DA 2024-07-18
ER

PT J
AU Falk, J
   Zebelein, C
   Keinert, J
   Haubelt, C
   Teich, J
   Bhattacharyya, SS
AF Falk, Joachim
   Zebelein, Christian
   Keinert, Joachim
   Haubelt, Christian
   Teich, Juergen
   Bhattacharyya, Shuvra S.
TI Analysis of SystemC Actor Networks for Efficient Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Dataflow analysis; actor-oriented design; clustering;
   scheduling
ID MODELS
AB Applications in the signal processing domain are often modeled by dataflow graphs. Due to heterogeneous complexity requirements, these graphs contain both dynamic and static dataflow actors. In previous work, we presented a generalized clustering approach for these heterogeneous dataflow graphs in the presence of unbounded buffers. This clustering approach allows the application of static scheduling methodologies for static parts of an application during embedded software generation for multiprocessor systems. It systematically exploits the predictability and efficiency of the static dataflow model to obtain latency and throughput improvements. In this article, we present a generalization of this clustering technique to dataflow graphs with bounded buffers, therefore enabling synthesis for embedded systems without dynamic memory allocation. Furthermore, a case study is given to demonstrate the performance benefits of the approach.
C1 [Falk, Joachim; Zebelein, Christian; Keinert, Joachim; Haubelt, Christian; Teich, Juergen] Univ Erlangen Nurnberg, Erlangen, Germany.
   [Bhattacharyya, Shuvra S.] Univ Maryland, College Pk, MD 20742 USA.
C3 University of Erlangen Nuremberg; University System of Maryland;
   University of Maryland College Park
RP Falk, J (corresponding author), Univ Erlangen Nurnberg, Erlangen, Germany.
EM christian.zebelein@cs.fau.de
RI Falk, Joachim/AAE-1610-2021
OI Haubelt, Christian/0000-0002-1568-5423; Bhattacharyya,
   Shuvra/0000-0001-7719-1106
CR ABDI S, 2003, CECSTR0341 U CAL
   [Anonymous], 1999, P 20 INT C APPL THEO
   [Anonymous], 1974, PROC IFIP C 74
   BAIRD M, 2005, 16662005 IEEE
   Baleani M, 2005, P C DES AUT TEST EUR
   Bhattacharya B., 2000, P INT C AC SPEECH SI, P1948
   Bhattacharyya S, 2000, GUT, V47, pA18
   BHATTACHARYYA SS, 1993, J VLSI SIGNAL PROC, V6, P271, DOI 10.1007/BF01608539
   BHATTACHARYYA SS, 1995, IEEE T CIRCUITS-I, V42, P138, DOI 10.1109/81.376876
   BHATTACHARYYA SS, 1997, J DES AUTOM EMBEDDED
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Buck J., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P142, DOI 10.1109/HSC.2000.843723
   Buck J.T., 1993, Ph. D. Dissertation
   CHOI C, 1997, P INT WORKSH RAP SYS
   de Kock EA, 2000, DES AUT CON, P402
   Edwards Stephen A., 2005, P 5 ACM INT C EMBEDD, P264
   FALK J, 2008, P 8 INT C EMB SOFTW
   *FZI RES CTR INF T, 2007, KASCPAR KARLSR SYSTE
   Geilen Marc, 2004, P 4 ACM INT C EMB SO, P137
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Hsu C., 2007, UMIACSTR200712
   Hsu C.-J., 2005, P 2005 WORKSHOP SOFT, P37, DOI DOI 10.1145/1140389.1140394
   Jerraya AA, 2006, DES AUT CON, P280, DOI 10.1109/DAC.2006.229246
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kianzad V, 2006, IEEE T PARALL DISTR, V17, P667, DOI 10.1109/TPDS.2006.87
   Lee E. A., 2004, M0325 UCBERL DEP EL
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Patel HD, 2005, IEEE T COMPUT AID D, V24, P1261, DOI 10.1109/TCAD.2005.850819
   PINO JL, 1995, P 29 ANN AS C SIGN S, P122
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Thompson M, 2007, PERFORMING SPANISHNESS: HISTORY, CULTURAL IDENTITY AND CENSORSHIP IN THE THEATRE OF JOSE MARIA RODRIGUEZ MENDEZ, P9, DOI 10.1145/1289816.1289823
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
   Zebelein C, 2008, MEMOCODE'08: SIXTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P119
   ZIEGENBEIN D, 2002, IEEE T VERY LARGE SC
   [No title captured]
NR 39
TC 5
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 18
DI 10.1145/1880050.1880054
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500004
DA 2024-07-18
ER

PT J
AU Bueno, D
   Conger, C
   George, AD
AF Bueno, David
   Conger, Chris
   George, Alan D.
TI Optimizing RapidIO Architectures for Onboard Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; RapidIO; FPGA; space; radar; GMTI; SAR
AB In this article, we study optimization of a RapidIO network and FPGA-based computation engines to address the taxing requirements of a set of real-time Ground-Moving Target Indicators (GMTI) and Synthetic Aperture Radar (SAR) kernels for Space-Based Radar (SBR). By employing a RapidIO hardware testbed and validated simulation, we determine key trade-offs in design of reconfigurable systems for GMTI and SAR in terms of processing, memory, and network throughput. In addition, we study considerations for timely delivery of latency-sensitive control traffic present in many satellite applications. Based on our results, we propose architectural modifications to further improve performance of SBR systems.
C1 [Bueno, David; Conger, Chris; George, Alan D.] Univ Florida, High Performance Comp & Simulat HCS Res Lab, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Bueno, D (corresponding author), Univ Florida, High Performance Comp & Simulat HCS Res Lab, Dept Elect & Comp Engn, POB 116200, Gainesville, FL 32611 USA.
EM david.r.bueno@gmail.com; chrisley.conger@honeywell.com;
   george@hcs.ufl.edu
RI Vallejo, David Bueno/AAG-6336-2021
OI Vallejo, David Bueno/0000-0003-3799-6692; George,
   Alan/0000-0001-9665-2879
CR Brown R, 1997, RADAR CONF, P331, DOI 10.1109/NRC.1997.588331
   Bueno D, 2004, C LOCAL COMPUT NETW, P710
   BUENO D, 2004, P 8 ANN WORKSH HIGH
   BUENO D, 2005, P 9 ANN WORKSH HIGH
   Bueno D, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324970
   Choudhary A, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P220, DOI 10.1109/IPPS.1998.669914
   CHOUDHARY A, 1998, DESIGN IMPLEMENTATIO
   CLOS C, 1953, AT&T TECH J, V32, P406, DOI 10.1002/j.1538-7305.1953.tb01433.x
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Fuller S., 2005, RAPIDIO EMBEDDED SYS
   HACKER TL, 2000, THESIS MIT CAMBRIDGE
   KEPNER J, 2004, P 8 ANN WORKSH HIGH
   LEE M, 1997, P 2 INT WORKSH EMB S
   Linderman MH, 1997, RADAR CONF, P54, DOI 10.1109/NRC.1997.588132
   NOHARA T, 2000, P IEEE AD SYST SIGN, P376
   *PCI IND COMP MAN, 1997, COMPACTPCI SPEC SHOR
   PETERSON WD, 1997, VMEBUS HDB
   *RAD TRAD ASS, 2002, RAPIDIO INT SPEC DOC
   Schorcht G, 2003, PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, P207
   SKALABRIN M, 1996, AD SENS ARR PROC WOR
   SMITH G, 2006, P 9 ANN INT MIL AER
   TROXEL I, 2006, INT C EMB SYST APPL
   *XIL, 2005, VIRT 2 PRO VIRT 2 PR
   *XIL, 2006, VIRT 4 FAM OV PREL P
NR 24
TC 1
Z9 1
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 18
DI 10.1145/1698772.1698776
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000004
DA 2024-07-18
ER

PT J
AU Mozumdar, MMR
   Lavagno, L
   Vanzago, L
AF Mozumdar, Mohammad Mostafizur Rahman
   Lavagno, Luciano
   Vanzago, Laura
TI A Comparison of Software Platforms for Wireless Sensor Networks: MANTIS,
   TinyOS, and ZigBee
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Languages; Wireless sensor networks; software
   platform; application porting
ID SYSTEM
AB Wireless sensor networks are characterized by very tight code size and power constraints and by a lack of well-established standard software development platforms such as Posix. In this article, we present a comparative study between a few fairly different such platforms, namely MANTIS, TinyOS, and ZigBee, when considering them from the application developer's perspective, that is, by focusing mostly on functional aspects, rather than on performance or code size. In other words, we compare both the tasking model used by these platforms and the API libraries they offer. Sensor network applications are basically event based, so most of the software platforms are also built on considering event handling mechanism, however some use a more traditional thread based model. In this article, we consider implementations of a simple generic application in MANTIS, TinyOS, and the Ember ZigBee development framework, with the goal of depicting major differences between these platforms, and suggesting a programming style aimed at maximizing portability between them.
C1 [Mozumdar, Mohammad Mostafizur Rahman; Lavagno, Luciano] Politecn Torino, Dept Elect, I-10129 Turin, Italy.
   [Vanzago, Laura] STMicroelectronics, Milan, Italy.
C3 Polytechnic University of Turin; STMicroelectronics
RP Mozumdar, MMR (corresponding author), Politecn Torino, Dept Elect, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
EM mohammad.mozumdar@polito.it; lavagno@polito.it; laura.vanzago@st.com
CR Abdelzaher T, 2004, INT CON DISTR COMP S, P582, DOI 10.1109/ICDCS.2004.1281625
   Bakshi A, 2004, PROC INT CONF PARAL, P423
   Bakshi A., 2002, CASES 02, P50
   Bakshi A., 2005, PROC WKSHP END TO EN, P19
   Barry Richard, 2003, Freertos, a free open source rtos for small embedded real time systems
   *BEEKIT, 2004, FREESC BEEKIT
   Bhatti S, 2005, MOBILE NETW APPL, V10, P563, DOI 10.1007/s11036-005-1567-8
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   *EMBER, 2001, ZIGB WIR SEM SOL EMB
   *FREESCALE, 2008, FREESC 802 15 4 MED
   FUNG WAIFU., 2002, SIGMOD 02, P621
   GUMMADI R, 2005, P INT C DISTR COMP S
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   *IEEE, 2003, 802154 IEEE WPANLR T
   *IEEE, 1996, 802154 IEEE
   JAIKAEO C, 2000, P 14 ANN INT S AER D
   Levis P., 2004, TINYOS OPERATING SYS
   Madden SR, 2005, ACM T DATABASE SYST, V30, P122, DOI 10.1145/1061318.1061322
   Mannion R, 2005, DES AUT TEST EUROPE, P888, DOI 10.1109/DATE.2005.289
   MOZUMDAR MR, 2008, P 5 ANN IEEE COMM SO
   Newton R., 2004, Proceedings of the 1st International Workshop on Data Management for Sensor Networks, P78, DOI DOI 10.1145/1052199.1052213
   *ZIGBEE, 2002, ZIGBEE ALL
   2008, STATEFLOW DESIGN SIM
   2008, REAL TIM WORKSH GEN
   2006, JENNIC BASIC OPERATI
NR 25
TC 8
Z9 9
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 12
DI 10.1145/1457255.1457264
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400004
DA 2024-07-18
ER

PT J
AU Park, T
   Shin, KG
AF Park, Taejoon
   Shin, Kang G.
TI Secure routing based on distributed key sharing in large-scale sensor
   networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE design; security; distributed key sharing and servers; secure geographic
   forwarding; key establishment; attack tolerance; large-scale sensor
   networks
AB Sensor networks, usually built with a large number of small, low-cost sensor nodes, are characterized by their large-scale and unattended deployment, necessitating "secure" communications between nearby, as well as remote, sensor nodes for their intended applications and services. Key setup/sharing is crucial to the protection of such applications/services from attacks, but existing (public-key, cluster-based, or pairwise) solutions become too expensive (hence, inefficient) when the underlying applications/services require communications between distant sensor nodes. To remedy this inefficiency, we propose a novel distributed key-sharing scheme, in which each participating sensor node shares unique keys with a small number of other sensor nodes - called distributed key servers (DKSs) - chosen according to their geographic distance and communication direction. Using DKSs, we develop two secure routing protocols: (1) secure geographic forwarding that delivers packets by using a chain of DKS lookups, each secured with its own key and forwarded geographically; and (2) key establishment that creates a secure session between two distant sensor nodes based solely on symmetric-ciphers. These protocols enable low-cost, low-power sensors to provide high-level security at a very low cost.
C1 [Park, Taejoon; Shin, Kang G.] Univ Michigan, Dept Elect Engn & Comp Sci, Real Time Comp Lab, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
EM joy.park@samsung.com; kgshin@eecs.umich.edu
CR [Anonymous], 2004, Proc. 2nd ACM workshop on Security of Ad hoc and Sensor Networks, DOI DOI 10.1145/1029102.1029113
   [Anonymous], 2001, PASTRY SCALABLE DECE
   [Anonymous], AD HOC NETWORKS
   [Anonymous], P 1 INT WORKSH PEER
   [Anonymous], IEEE T ROBOTICS AUTO
   ASOKAN N, 2000, COMPUT COMMUN, P1627
   BASAGNI S, 2001, P ACM MOBIHOC 01 LON
   CARMAN DW, 2000, 00010 NAI LAB
   CARMAN DW, 2002, P 23 ARM SCI C
   CERPA A, 2001, P ACM WORKSH DAT COM
   CHAN H, 2003, P IEEE S SEC PRIV 03
   CHEN B, 2001, P ACM IEEE MOBICOM 0
   *CROSSB, 2003, MICA MICA2 MOT SENS
   DUCKWORTH GL, 1996, INT S EN TECHN LAW E
   ESCHENAUER L, 2002, P ACM CCS 02 WASH DC
   HE T, 2003, P ACM IEEE MOBICOM 0
   HEIDEMANN J, 2001, P ACM SOSP 01
   HESPANHA JP, 1999, P 38 C DEC CONTR IEE
   HU L, 2004, P ACM IEEE MOBICOM 0
   JAIN R, 2001, IEEE PERSONAL COMMUN
   KARLOF C, 2004, P ACM SENSYS 04
   KARP B, 2000, P ACM IEEE MOBICOM 0
   LI J, 2000, P ACM IEEE MOBICOM 0
   LIU D, 2003, P ACM SASN 03
   LIU D, 2003, P ACM CCS 03
   LIU D, 2005, P ACM WISE 05
   MAINWARING A, 2002, P ACM WSNA 02 ATL GA
   MALAN D, 2004, TR0404 HARV U
   Miller MJ, 2005, IEEE T MOBILE COMPUT, V4, P228, DOI 10.1109/TMC.2005.31
   Park T, 2005, IEEE T MOBILE COMPUT, V4, P297, DOI 10.1109/TMC.2005.44
   PARK T, THESIS U MICHIGAN AN
   Park T., 2005, IEEE ACM T NETWORKIN, V13
   Park T, 2004, ACM T EMBEDDED COMPU, V3
   Priyantha NB, 2005, P IEEE INFOCOM 05 MI
   RATNASAMY S, 2001, P ACM SIGCOMM 01 SAN
   Ratnasamy S., 2003, MOBILE NETWORKS APPL
   STOICA I, 2001, P ACM SIGCOOM 01 SAN
   WANG H, 2003, EURASIP JASP SPECIAL
   WOOD AD, 2002, IEEE COMPUTER, V35
   XUE Y, 2001, P IEEE C LOC COMP NE
   YE F, 2002, P ACM IEEE MOBICOM 0
   ZHU S, P ACM CCS 03
NR 42
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 20
DI 10.1145/1331331.1331344
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800013
DA 2024-07-18
ER

PT J
AU Pasricha, S
   Dutt, N
   Ben-Romdhane, M
AF Pasricha, Sudeep
   Dutt, Nikil
   Ben-Romdhane, Mohamed
TI Fast exploration of bus-based communication architectures at the CCATB
   abstraction
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE performance; measurement; design; system-on-chip; transaction-level
   modeling; communication architecture; on-chip bus; performance
   exploration
AB Currently, system-on-chip (SoC) designs are becoming increasingly complex, with more and more components being integrated into a single SoC design. Communication between these components is increasingly dominating critical system paths and frequently becomes the source of performance bottlenecks. It, therefore, becomes imperative for designers to explore the communication space early in the design flow. Traditionally, system designers have used Pin-Accurate Bus Cycle Accurate (PA-BCA) models for early communication space exploration. These models capture all of the bus signals and strictly maintain cycle accuracy, which is useful for reliable performance exploration but results in slow simulation speeds for complex, designs, even when they are modeled using high-level languages. Recently, there have been several efforts to use the Transaction-Level Modeling (TLM) paradigm for improving simulation performance in BCA models. However, these transaction-based BCA (T-BCA) models capture a lot of details that can be eliminated when exploring communication architectures. In this paper, we extend the TLM approach and propose a new transaction-based modeling abstraction level (CCATB) to explore the communication design space. Our abstraction level bridges the gap between the TLM and BCA levels, and yields an average performance speedup of 120% over PA-BCA and 67% over T-BCA models, on average. The CCATB models are not only faster to simulate, but also extremely accurate and take less time to model compared to both T-BCA and PA-BCA models. We describe the mechanisms that produce the speedup in CCATB models and also analyze how the achieved simulation speedup scales with design complexity. To demonstrate the effectiveness of using CCATB for exploration, we present communication space exploration case studies from the broadband communication and multimedia application domains.
C1 [Pasricha, Sudeep; Dutt, Nikil] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Ben-Romdhane, Mohamed] Newport Media Inc, Lake Forest, CA 92630 USA.
C3 University of California System; University of California Irvine
RP Pasricha, S (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
RI Pasricha, Sudeep/AAJ-9463-2020
OI Pasricha, Sudeep/0000-0002-0846-0066
CR BENROMDHANE M, 1996, QUICK TURNAROUND ASI
   BERGAMASCHI RA, 1996, EUR C DES TEST, P40
   Caldari M, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P26
   *D T ROUNDT, 2001, IEEE DES TEST COMPUT, V18, P115
   DAVIS JA, 1998, CIRCUIT DEVICE M MAR, P30
   Flynn D, 1997, IEEE MICRO, V17, P20, DOI 10.1109/40.612211
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Hofmann R, 2002, P IEEE INT ASIC C&E, P221, DOI 10.1109/ASIC.2002.1158060
   Jang HO, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P538, DOI 10.1109/DATE.2004.1268901
   Loghi M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P752, DOI 10.1109/DATE.2004.1268966
   Nicolescu G, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P754, DOI 10.1109/DATE.2001.915113
   Ogawa O, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P176
   Pasricha S, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P242
   Pasricha S, 2004, DES AUT CON, P113
   PASRICHA S, 2002, SYN US GROUP C, P55
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   Rowson JA, 1997, DES AUT CON, P178, DOI 10.1145/266021.266060
   SCANDURRA A, 2003, REFERENCE GUIDE STMI
   SEMERIA L, 2000, ASPDAC 00, P405
   Sylvester D, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P203, DOI 10.1109/ICCAD.1998.742874
   Wingard D, 2001, DES AUT CON, P673, DOI 10.1109/DAC.2001.935592
   Yim JS, 1997, DES AUT CON, P83, DOI 10.1109/DAC.1997.597122
   Zhu XP, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P663
NR 24
TC 4
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 22
DI 10.1145/1331331.1331346
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800015
DA 2024-07-18
ER

PT J
AU So, HKH
   Brodersen, R
AF So, Hayden Kwok-Hay
   Brodersen, Robert
TI A unified hardware/software runtime environment for FPGA-based
   reconfigurable computers using BORPH
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE standardization; design; FPGA; reconfigurable computers; hardware
   process; BORPH
AB This paper explores the design and implementation of BORPH, an operating system designed for FPGA-based reconfigurable computers. Hardware designs execute as normal UNIX processes under BORPH, having access to standard OS services, such as file system support. Hardware and software components of user designs may, therefore, run as communicating processes within BORPH's runtime environment. The familiar language independent UNIX kernel interface facilitates easy design reuse and rapid application development. To develop hardware designs, a Simulink-based design flow that integrates with BORPH is employed. Performances of BORPH on two on-chip systems implemented on a BEE2 platform are compared.
C1 [So, Hayden Kwok-Hay; Brodersen, Robert] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP So, HKH (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
EM skhay@eecs.berkeley.edu; rb@eecs.berkeley.edu
RI So, Hayden/C-1585-2009
OI So, Hayden/0000-0002-6514-0237
CR Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   Chang C, 2005, IEEE DES TEST COMPUT, V22, P114, DOI 10.1109/MDT.2005.30
   CHANG C, 2003, RSP 03, V148
   *CRAY, CRAY XD1 SUP
   Danne K, 2006, I C FIELD PROG LOGIC, P541
   DONLIN A, 2004, P FPL 04, P1127
   *DRC COMP, 2000, DEV SYST
   Dydel S, 2004, LECT NOTES COMPUT SC, V3203, P23
   HAMADA T, 1998, 6 IEEE S FIELD PROGR, P256
   Kunz T, 2007, IEEE CONF WIREL MOB
   Lin EC, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P60
   MEI B, 2004, DATE 04
   Mishra SM, 2005, 2005 1st IEEE International Symposium on New Frontiers in Dynamic Spectrum Access Networks, Conference Record, P562
   ORTIGOSA EM, 2003, P 13 INT C FIELD PRO, P1048
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Rowson JA, 1997, DES AUT CON, P178, DOI 10.1145/266021.266060
   SUGAWARA Y, 2004, P 14 INT C FIELD PRO, P484
   van der Wolf Pieter., 2004, CODES ISSS 04, P206
   WALDER H, 2004, P 14 INT C FIELD PRO, P831
   WIANGTONG T, 2003, P 13 INT C FIELD PRO, P396
   Wigley G.B., 2002, P 12 INT C FIELD PRO
   *XIL, XIL SYST GEN
   *XTREMEDATA, XD1000 DEV SYST
   Zhang Z, 2006, GLOB TELECOMM CONF
NR 24
TC 69
Z9 91
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 14
DI 10.1145/1331331.1331338
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800007
DA 2024-07-18
ER

PT J
AU Contreras, G
   Martonosi, M
   Peng, JZ
   Lueh, GY
   Ju, R
AF Contreras, Gilberto
   Martonosi, Margaret
   Peng, Jinzhang
   Lueh, Guei-Yuan
   Ju, Roy
TI The XTREM power and performance simulator for the Intel XScale core:
   Design and experiences
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM SIGBED/SIGPLAN Conference on Language, Compilers, and Tools for
   Embedded Systems
CY 2004
CL San Diego, CA
SP ACM SIGBED, ACM SIGPLAN
DE measurements; performance; experimentation; languages; power modeling;
   Java; power measurements; Intel XScale technology
AB Managing power concerns in microprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these simulators can be quite useful for microarchitectural studies, their generality limits how accurate they can be for any one chip family. Furthermore, their hardware focus means that they do not explicitly enable studying the interaction of different software layers, such as Java applications and their underlying runtime system software. This paper describes and evaluates XTREM, a power-simulation tool tailored for the Intel XScale microarchitecture. In building XTREM, our goals were to develop a microarchitecture simulator that, while still offering size parameterizations for cache and other structures, more accurately reflected a realistic processor pipeline. We present a detailed set of validations based on multimeter power measurements and hardware performance counter sampling. XTREM exhibits an average performance error of only 6.5% and an even smaller average power error: 4%. The paper goes on to present an application study enabled by the simulator. Namely, we use XTREM to produce an energy consumption breakdown for Java CDC and CLDC applications. Our simulator measurements indicate that a large percentage of the total energy consumption (up to 35%) is devoted to the virtual machine's support functions.
C1 [Contreras, Gilberto; Martonosi, Margaret] Princeton Univ, Dept Elect Engn, Princeton, NJ 08540 USA.
   [Peng, Jinzhang; Lueh, Guei-Yuan] Intel Corp, Microprocessor Technol Lab, Santa Clara, CA 95052 USA.
   [Ju, Roy] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
C3 Princeton University; Intel Corporation; Advanced Micro Devices
RP Contreras, G (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08540 USA.
EM gcontrer@princeton.edu; mrm@princeton.edu
RI Contreras, Gilberto/JQW-0372-2023
OI Martonosi, Margaret/0000-0001-9683-8032
CR ALPERN B, 2000, IBM SYST J, V39, P1
   [Anonymous], IEEE 4 ANN WORKSH WO
   BROOKS D, 2000, P 27 INT S COMP ARCH
   CHANG N, 2000, IEEE T VERY LARGE SC
   Clark LT, 2001, IEEE J SOLID-ST CIRC, V36, P1599, DOI 10.1109/4.962279
   CONTRERAS G, 2004, P 2004 C LANG COMP T
   Contreras Gilberto, 2005, P INT S LOW POW EL D
   *EMB MICR BENCHM C, 2003, EEMBC BENCHM JAV 2 M
   FARKAS KI, 2000, MEASUREMENT MODELING, P252
   *FM SOFTW, 2004, GIF PICT DEC
   GAILLY JL, 2004, ZLIB JAVA IMPLEMENTA
   *INT CORP, 2003, 278796 INT CORP
   *INT CORP, 2003, 278701001 INT CORP
   *INT CORP, 2000, 273473001 INT CORP
   Isci C, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P93
   KRISHNASWAMY A, 2002, PROFILE GUIDED SELEC
   *LEG BOUN CASTL, 2004, BOUNC CASTL CRYPT 1
   LEVY M, 2002, EXPLORING ARM1026EJ
   Liao YY, 2002, IEEE J SOLID-ST CIRC, V37, P926, DOI 10.1109/JSSC.2002.1015692
   *SIMPLESCALAR ARM, POWERANALYZER
   *SIMPLESCALAR LLC, 2001, SIMPLESCALAR TOOLS
   *STAND PERF EV COR, 1998, SPEC JVM CLIENT98
   *SUN MICR, 2000, J2ME BUILD BLOCK MOB
   VIJAKRISHNAN N, 2000, P 27 INT S COMP ARCH
   VIJAYKRISHNAN N, 2001, 1 USENIX JAV VIRT MA
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   ZALIVA V, 2004, JAVA REGULAR EXPRESS
NR 27
TC 21
Z9 24
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 4
DI 10.1145/1210268.1210272
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 314SV
UT WOS:000256830000004
DA 2024-07-18
ER

PT J
AU Bartocci, E
   Mateis, C
   Nesterini, E
   Nickovic, D
AF Bartocci, Ezio
   Mateis, Cristinel
   Nesterini, Eleonora
   Nickovic, Dejan
TI Mining Hyperproperties using Temporal Logics
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Specification Mining; Hyperproperties; Cyber-Physical Systems
AB Formal specifications are essential to express precisely systems, but they are often difficult to define or unavailable. Specification mining aims to automatically infer specifications from system executions. The existing literaturemainly focuses on learning properties defined on single system executions. However, many system characteristics, such as security policies and robustness, require relating two or more executions, and hence cannot be captured by properties. Hyperproperties address this limitation by allowing simultaneous reasoning about multiple executions with quantification over system traces.
   In this paper, we propose an effective approach for mining Hyper Signal Temporal Logic (HyperSTL) specifications. Our approach is based on the syntax-guided synthesis framework and allows users to control the amount of prior knowledge embedded in the mining procedure. To the best of our knowledge, this is the first mining method for hyperproperties that does not require a pre-defined template as input and allows for quantifier alternation. We implemented our approach and demonstrated its applicability and versatility in several case studies where we showed that we can use the same method to mine specifications both with and without templates, but also to infer subsets of HyperSTL, including STL, HyperLTL, LTL and non-temporal specifications.
C1 [Bartocci, Ezio; Nesterini, Eleonora] TU Wien, Vienna, Austria.
   [Mateis, Cristinel; Nickovic, Dejan] AIT Austrian Inst Technol, Vienna, Austria.
C3 Technische Universitat Wien; Austrian Institute of Technology (AIT)
RP Bartocci, E (corresponding author), TU Wien, Vienna, Austria.
EM ezio.bartocci@tuwien.ac.at; cristinel.mateis@ait.ac.at;
   eleonora.nesterini@tuwien.ac.at; dejan.nickovic@ait.ac.at
OI Mateis, Cristinel/0000-0001-7502-0688; Nickovic,
   Dejan/0000-0001-5468-0396; Bartocci, Ezio/0000-0002-8004-6601;
   Nesterini, Eleonora/0000-0002-1229-5331
FU European Union [956123]; TUWien
FX This work has received funding from the European Union's Horizon 2020
   research and innovation programme under grant agreement No 956123 and it
   is partially funded by the TUWien-funded Doctoral College for SecInt:
   Secure and Intelligent Human-Centric Digital Technologies.
CR Alur R, 2015, NATO SCI PEAC SECUR, V40, P1, DOI 10.3233/978-1-61499-495-4-1
   ANGLUIN D, 1987, INFORM COMPUT, V75, P87, DOI 10.1016/0890-5401(87)90052-6
   Asarin Eugene, 2012, P 2 INT C RUNTIME VE, P147, DOI [DOI 10.1007/978-3-642-29860-8_12, DOI 10.1007/978-3-642-29860-812]
   Bartocci Ezio, 2018, Lectures on Runtime. Verification Introductory and Advanced Topics. LNCS 10457, P1, DOI 10.1007/978-3-319-75632-5_1
   Bartocci Ezio, 2018, Lectures on Runtime. Verification Introductory and Advanced Topics. LNCS 10457, P135, DOI 10.1007/978-3-319-75632-5_5
   Bartocci E, 2023, IEEE INT CONF SOFTW, P222, DOI 10.1109/ICST57152.2023.00029
   Bartocci E, 2022, INFORM COMPUT, V289, DOI 10.1016/j.ic.2022.104957
   Bartocci E, 2021, INT J SOFTW TOOLS TE, V23, P783, DOI 10.1007/s10009-020-00599-4
   Bartocci E, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P197, DOI 10.1145/3178126.3178131
   Bombara G, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P1, DOI 10.1145/2883817.2883843
   Clarkson B., 2014, INT C PRINC SEC TRUS, P265, DOI [10.1007/978-3-642-54792-8_15, DOI 10.1007/978-3-642-54792-8_15]
   Clarkson MR, 2010, J COMPUT SECUR, V18, P1157, DOI 10.3233/JCS-2009-0393
   Donze Alexandre, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P264, DOI 10.1007/978-3-642-39799-8_19
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Finkbeiner B, 2020, INT J SOFTW TOOLS TE, V22, P729, DOI 10.1007/s10009-020-00552-5
   Finkbeiner B, 2019, P IEEE COMPUT SECUR, P17, DOI 10.1109/CSF.2019.00009
   Jha S, 2019, FORM METHOD SYST DES, V54, P364, DOI 10.1007/s10703-019-00332-1
   Lemieux C, 2015, IEEE INT CONF AUTOM, P870, DOI 10.1109/ASE.2015.94
   Lemieux C, 2015, IEEE INT CONF AUTOM, P81, DOI 10.1109/ASE.2015.71
   Nguyen LV, 2017, MEMOCODE 2017: PROCEEDINGS OF THE 15TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, P105, DOI 10.1145/3127041.3127058
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Mohammadinejad S, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC2020) (PART OF CPS-IOT WEEK), DOI 10.1145/3365365.3382218
   Neider D, 2020, Arxiv, DOI [arXiv:2009.08770, 10.48550/arXiv.2009.08770, DOI 10.48550/ARXIV.2009.08770]
   Nenzi L, 2018, LECT NOTES COMPUT SC, V11024, P323, DOI 10.1007/978-3-319-99154-2_20
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Rawat M, 2020, IEEE INT CONF VLSI, P88, DOI 10.1109/VLSI-SOC46417.2020.9344106
   Smith C, 2017, ESEC/FSE 2017: PROCEEDINGS OF THE 2017 11TH JOINT MEETING ON FOUNDATIONS OF SOFTWARE ENGINEERING, P616, DOI 10.1145/3106237.3106279
   Wang CY, 2023, PROC CVPR IEEE, P7464, DOI 10.1109/CVPR52729.2023.00721
NR 28
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 156
DI 10.1145/3609394
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300059
OA Bronze
DA 2024-07-18
ER

PT J
AU Ghosh, SK
   Raha, A
   Raghunathan, V
AF Ghosh, Soumendu Kumar
   Raha, Arnab
   Raghunathan, Vijay
TI Energy-Efficient Approximate Edge Inference Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; approximate systems; deep learning; DRAM; edge
   AI; edge-to-cloud computing; energy efficiency; quality-aware pruning;
   quality-energy tradeoff
ID CMOS IMAGE SENSOR; NEURAL-NETWORKS; PERFORMANCE; CHALLENGES
AB The rapid proliferation of the Internet of Things and the dramatic resurgence of artificial intelligence based application workloads have led to immense interest in performing inference on energy-constrained edge devices. Approximate computing (a design paradigm that trades off a small degradation in application quality for disproportionate energy savings) is a promising technique to enable energy-efficient inference at the edge. This article introduces the concept of an approximate edge inference system (AxIS) and proposes a systematic methodology to perform joint approximations between different subsystems in a deep neural network (DNN)-based edge inference system, leading to significant energy benefits compared to approximating individual subsystems in isolation. We use a smart camera system that executes various DNN-based image classification and object detection applications to illustrate how the sensor, memory, compute, and communication subsystems can all be approximated synergistically. We demonstrate our proposed methodology using two variants of a smart camera system: (a) Cam(Edge), where the DNN is executed locally on the edge device, and (b) CamCloud, where the edge device sends the captured image to a remote cloud server that executes the DNN. We have prototyped such an approximate inference system using an Intel Stratix IV GX-based Terasic TR4-230 FPGA development board. Experimental results obtained using six large DNNs and four compact DNNs running image classification applications demonstrate significant energy savings (approximate to 1.6x-4.7x for large DNNs and approximate to 1.5x-3.6x for small DNNs), for minimal (<1%) loss in application-level quality. Furthermore, results using four object detection DNNs exhibit energy savings of approximate to 1.5x-5.2x for similar quality loss. Compared to approximating a single subsystem in isolation, AxIS achieves 1.05x-3.25x gains in energy savings for image classification and 1.35x-4.2x gains for object detection on average, for minimal (<1%) application-level quality loss.
C1 [Ghosh, Soumendu Kumar; Raghunathan, Vijay] Purdue Univ, Elmore Family Sch Elect & Comp Engn, 610 Purdue Mall, W Lafayette, IN 47907 USA.
   [Raha, Arnab] Intel Corp, 2200 Mission Coll Blvd, Santa Clara, CA 95054 USA.
C3 Purdue University System; Purdue University; Intel Corporation
RP Ghosh, SK (corresponding author), Purdue Univ, Elmore Family Sch Elect & Comp Engn, 610 Purdue Mall, W Lafayette, IN 47907 USA.
EM ghosh37@purdue.edu; arnab.raha@intel.com; vr@purdue.edu
RI Raha, Arnab/AHC-3796-2022; Ghosh, Soumendu/AAY-5480-2020
OI Raha, Arnab/0000-0002-8848-1069; Ghosh, Soumendu/0000-0001-6776-1427
FU Center for Brain-inspired Computing Enabling Autonomous Intelligence
   (C-BRIC), one of six centers in the Joint University Microelectronics
   Program (JUMP), a Semiconductor Research Corporation (SRC) program -
   Defense Advanced Research Projects Agency (DARPA
FX This work was supported in part by the Center for Brain-inspired
   Computing Enabling Autonomous Intelligence (C-BRIC), one of six centers
   in the Joint University Microelectronics Program (JUMP), a Semiconductor
   Research Corporation (SRC) program sponsored by the Defense Advanced
   Research Projects Agency (DARPA).
CR [Anonymous], 2019, Facebook
   Banner R, 2019, ADV NEUR IN, V32
   Ben Abdesslem F, 2009, MOBIHELD 09, P61
   Biggio B, 2018, PATTERN RECOGN, V84, P317, DOI 10.1016/j.patcog.2018.07.023
   Chen CY, 2018, DES AUT TEST EUROPE, P821, DOI 10.23919/DATE.2018.8342119
   Chen HT, 2020, PROC CVPR IEEE, P1465, DOI 10.1109/CVPR42600.2020.00154
   Chen K, 2019, Arxiv, DOI arXiv:1906.07155
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen Z, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P6742, DOI 10.1109/ICASSP.2018.8461630
   Chin Ting-Wu, 2019, P MACHINE LEARNING S, V1, P431
   Chippa VK, 2014, IEEE T VLSI SYST, V22, P2004, DOI 10.1109/TVLSI.2013.2276759
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   Cui JH, 2018, IEEE T COMPUT AID D, V37, P1957, DOI 10.1109/TCAD.2017.2782765
   Delaluz V, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P159
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dodge S, 2016, 2016 EIGHTH INTERNATIONAL CONFERENCE ON QUALITY OF MULTIMEDIA EXPERIENCE (QOMEX)
   Dollár P, 2021, PROC CVPR IEEE, P924, DOI 10.1109/CVPR46437.2021.00098
   Du SS, 2018, P MACHINE LEARNING R, V80
   Nguyen DT, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351021
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Ganapathy S, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3372882
   Gandor T, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22031104
   Goel A, 2020, 2020 IEEE 6TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), DOI 10.1109/wf-iot48130.2020.9221198
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   Guo J, 2018, I SYMPOS LOW POWER E, P225, DOI 10.1145/3218603.3218618
   Han  S., 2015, ARXIV151000149
   Hanif MA, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317787
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2020, IEEE T CYBERNETICS, V50, P3594, DOI 10.1109/TCYB.2019.2933477
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hendrycks Dan, 2019, ARXIV190312261
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hu P, 2021, AAAI CONF ARTIF INTE, V35, P7780
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jin Q, 2020, PROC CVPR IEEE, P2143, DOI 10.1109/CVPR42600.2020.00222
   Jocher Glenn, 2021, Zenodo, DOI 10.5281/ZENODO.4418161
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kawahito S, 1997, IEEE J SOLID-ST CIRC, V32, P2030, DOI 10.1109/4.643661
   Kim Y, 2017, I SYMPOS LOW POWER E
   Kim Younghyun, 2020, P 2020 INT C ELECT I, P1, DOI [10.1109/ICEIC49074.2020.9051208, DOI 10.1109/ICEIC49074.2020.9051208]
   Koppula S, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P166, DOI 10.1145/3352460.3358280
   Kwon J, 2012, IEEE T CIRCUITS-I, V59, P2275, DOI 10.1109/TCSI.2012.2185335
   Last Minute Engineers, 2019, INS ESP32 SLEEP MOD
   Lee S, 2018, IEEE ACCESS, V6, P31387, DOI 10.1109/ACCESS.2018.2845861
   Leon-Salas WD, 2007, IEEE J SOLID-ST CIRC, V42, P2555, DOI 10.1109/JSSC.2007.907191
   Liang TL, 2021, NEUROCOMPUTING, V461, P370, DOI 10.1016/j.neucom.2021.07.045
   LiKamWa Robert, 2013, P 11 ANN INT C MOB S, P69
   Lin DD, 2016, PR MACH LEARN RES, V48
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Lita Yang, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P689, DOI 10.1109/ISVLSI.2017.117
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Di Mauro A, 2020, IEEE T CIRCUITS-I, V67, P3905, DOI 10.1109/TCSI.2020.3012576
   Mingxing Tan, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10778, DOI 10.1109/CVPR42600.2020.01079
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Molchanov P., 2019, P INT C LEARNING REP
   Mudassar BA, 2019, IEEE J EM SEL TOP C, V9, P498, DOI 10.1109/JETCAS.2019.2935207
   Nguyen DT, 2020, IEEE T CIRCUITS-I, V67, P1588, DOI 10.1109/TCSI.2019.2962516
   Novak Roman, 2018, P INT C LEARNING REP
   Oike Y, 2013, IEEE J SOLID-ST CIRC, V48, P318, DOI 10.1109/JSSC.2012.2214851
   Olowononi FO, 2021, IEEE COMMUN SURV TUT, V23, P524, DOI 10.1109/COMST.2020.3036778
   Pagliari DJ, 2020, HELIYON, V6, DOI 10.1016/j.heliyon.2020.e05750
   Pagliari DJ, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3041220
   Pagliari DJ, 2017, IEEE SENS J, V17, P2563, DOI 10.1109/JSEN.2017.2669921
   Panda P, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3007192
   Pasricha S, 2020, IEEE DES TEST, V37, P7, DOI 10.1109/MDAT.2020.2976669
   Persand K, 2021, IEEE ACCESS, V9, P120110, DOI 10.1109/ACCESS.2021.3108545
   Poyser M, 2021, INT C PATT RECOG, P2830, DOI 10.1109/ICPR48806.2021.9412455
   Prakashj Punya, 2019, CISC VIS NETW IND GL
   Qin MH, 2017, Arxiv, DOI arXiv:1709.06173
   Raha A, 2021, PR IEEE COMP DESIGN, P13, DOI 10.1109/ICCD53106.2021.00015
   Raha A, 2018, IEEE T VLSI SYST, V26, P2884, DOI 10.1109/TVLSI.2018.2864269
   Raha A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126531
   Raha A, 2017, IEEE T COMPUT, V66, P1172, DOI 10.1109/TC.2016.2640296
   Raha A, 2017, IEEE T VLSI SYST, V25, P462, DOI 10.1109/TVLSI.2016.2586379
   Ranjan A, 2020, IEEE T VLSI SYST, V28, P980, DOI 10.1109/TVLSI.2020.2970041
   Raspberry Pi, 2017, RASPB PI ZER
   Reda Sherief., 2019, Approximate Circuits, Methodologies and CAD, DOI DOI 10.1007/978-3-319-99322-5
   Ren J, 2018, IEEE NETWORK, V32, P137, DOI 10.1109/MNET.2018.1700415
   Schorn C, 2020, NEURAL COMPUT APPL, V32, P18327, DOI 10.1007/s00521-020-04969-6
   Schorn C, 2019, DES AUT TEST EUROPE, P1507, DOI [10.23919/date.2019.8714885, 10.23919/DATE.2019.8714885]
   Shah AS, 2019, INFORMATION, V10, DOI 10.3390/info10030108
   Shea C, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3358699
   Shi Wenqi, 2019, P 2019 IEEE C COMPUT, P1
   Singhal M, 2020, DES AUT TEST EUROPE, P1390, DOI 10.23919/DATE48585.2020.9116528
   Stanley-Marbell P, 2020, IEEE MICRO, V40, P57, DOI 10.1109/MM.2019.2951004
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Tan MX, 2019, PR MACH LEARN RES, V97
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Tung F, 2020, IEEE T PATTERN ANAL, V42, P568, DOI 10.1109/TPAMI.2018.2886192
   Venkataramani S., 2015, Proceedings of the 52nd Annual Design Automation Conference, P1
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Wang EW, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3309551
   Wang XF, 2020, IEEE COMMUN SURV TUT, V22, P869, DOI 10.1109/COMST.2020.2970550
   Wightman Ross, 2023, Zenodo
   Wu Hao, 2019, P GPU TECHNOLOGY C G, P1
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Xu Xiaofan, 2018, P 32 C NEURAL INFORM
   Yang Haichuan, 2019, P INT C LEARNING REP
   Yang JW, 2019, PROC CVPR IEEE, P7300, DOI 10.1109/CVPR.2019.00748
   Yang TJ, 2017, CONF REC ASILOMAR C, P1916, DOI 10.1109/ACSSC.2017.8335698
   Yawei Li, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P8015, DOI 10.1109/CVPR42600.2020.00804
   You H., 2020, Advances in Neural Information Processing Systems, V33, P2771
   Yuan WH, 2006, ACM T COMPUT SYST, V24, P292, DOI 10.1145/1151690.1151693
   Zagoruyko S., 2016, ARXIV160507146, DOI DOI 10.5244/C.30.87
   Zervakis G, 2021, ASIA S PACIF DES AUT, P189, DOI 10.1145/3394885.3431632
   Zhang XW, 2017, INT CONFER PARA, P53, DOI 10.1109/PACT.2017.34
   Zhao Y., 2021, INT C MACHINE LEARNI, P12707
   Zhu M., 2018, PROC INT C LEARN REP
   Zmora N, 2019, Arxiv, DOI arXiv:1910.12232
NR 111
TC 2
Z9 2
U1 3
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
DI 10.1145/3589766
PG 50
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300018
DA 2024-07-18
ER

PT J
AU Shadab, RM
   Zou, Y
   Gandham, S
   Awad, A
   Lin, MJ
AF Shadab, Rakin Muhammad
   Zou, Yu
   Gandham, Sanjay
   Awad, Amro
   Lin, Mingjie
TI HMT: A Hardware-centric Hybrid Bonsai Merkle Tree Algorithm for
   High-performance Authentication
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Integrity; merkle tree; dataflow; FPGA
ID ENCRYPTION
AB The Bonsai Merkle tree (BMT) is a widely used tree structure for authentication of metadata such as encryption counters in a secure computing system. Common BMT algorithms were designed for traditional Von Neumann architectures with a software-centric implementation in mind and as such, they are predominantly recursive and sequential in nature. However, the modern heterogeneous computing platforms employing Field-Programmable Gate Array (FPGA) devices require concurrency-focused algorithms to fully utilize the versatility and parallel nature of such systems. The recursive nature of traditional BMT algorithms makes them challenging to implement in such hardware-based setups.
   Our goal for this work is to introduce HMT, a hardware-friendly BMT algorithm that enables the verification and update processes to function independently and provides the benefits of relaxed update while being comparable to the eager update in terms of update complexity. The methodology of HMT contributes both novel algorithmic revisions and innovative hardware techniques to implementing BMT. We mathematically demonstrate the challenges of potentially unbounded recursions in relaxed BMT updates. To solve this problem, we use a partitioned BMT caching scheme that allocates a separate write-back cache for each BMT level-thus allowing for low and fixed upper bounds for dirty evictions compared to the traditional BMT caches. Then we introduce the aforementioned hybrid BMT algorithm that is hardware-targeted, parallel, and relaxes the update depending on BMT cache hit but makes the update conditions more flexible compared to lazy update to save additional write-backs.
   Deploying this new algorithm, we have designed a new BMT controller with a dataflow architecture including speculative buffers and parallel write-back engines to facilitate performance-enhancing mechanisms (like multiple concurrent authentication and independent updates) that were not possible with the conventional lazy algorithm. Our empirical performance measurements on a Xilinx U200 accelerator FPGA have demonstrated that HMT can achieve up to 7x improvement in bandwidth and 4.5x reduction in latency over lazy-update BMT baseline and up to 14% faster execution in standard benchmarks compared to a state-of-the-art, eager-update BMT solution.
C1 [Shadab, Rakin Muhammad; Zou, Yu; Gandham, Sanjay; Lin, Mingjie] Univ Cent Florida, 4000 Cent Florida Blvd, Orlando, FL 32816 USA.
   [Awad, Amro] North Carolina State Univ, Raleigh, NC 27695 USA.
C3 State University System of Florida; University of Central Florida; North
   Carolina State University
RP Shadab, RM (corresponding author), Univ Cent Florida, 4000 Cent Florida Blvd, Orlando, FL 32816 USA.
EM rsrakin@knights.ucf.edu; yuzou@knights.ucf.edu;
   sanjaygandham@knights.ucf.edu; ajawad@ncsu.edu;
   Mingjie.Lin@knights.ucf.edu
RI Shadab, Rakin/KLY-4669-2024
OI Gandham, Sanjay/0000-0002-5819-1773
CR Abu Zubair K, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P157, DOI 10.1145/3307650.3322252
   Alwadi M, 2022, IEEE T DEPEND SECURE, V19, P1049, DOI 10.1109/TDSC.2020.3020085
   Awad Amro, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P610, DOI 10.1109/ISVLSI.2019.00114
   Awad A, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P104, DOI 10.1145/3307650.3322250
   Berbecaru D, 2008, IEEE CONF WIREL MOB, P234, DOI 10.1109/WiMob.2008.14
   Bobda C, 2022, ACM T RECONFIG TECHN, V15, DOI 10.1145/3506713
   Chen ZG, 2021, IEEE T COMPUT AID D, V40, P1340, DOI 10.1109/TCAD.2020.3015925
   Dattani J., 2019, Asian Journal of Convergence in Technology, V5, P1, DOI [10.33130/AJCT.2019v05i01.013, DOI 10.33130/AJCT.2019V05I01.013, 10.19678/j.issn.1000-3428.0053554]
   Elbaz R, 2009, LECT NOTES COMPUT SC, V5430, P1, DOI 10.1007/978-3-642-01004-0_1
   Freij A, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P14, DOI 10.1109/MICRO50266.2020.00015
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   Gueron S, 2016, IEEE SECUR PRIV, V14, P54, DOI 10.1109/MSP.2016.124
   Han XJ, 2021, INT SYMP MICROARCH, P1241, DOI 10.1145/3466752.3480118
   Henson M, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2566673
   Iuon-Chang Lin, 2017, International Journal of Network Security, V19, P653, DOI 10.6633/IJNS.201709.19(5).01
   Johnson AP, 2015, IEEE T MULTI-SCALE C, V1, P110, DOI 10.1109/TMSCS.2015.2494014
   Lamport L., 1979, CSL98 SRI INT, V238
   Li HW, 2014, IEEE SYST J, V8, P655, DOI 10.1109/JSYST.2013.2271537
   Mao J, 2017, SOFT COMPUT, V21, P2151, DOI 10.1007/s00500-015-1918-8
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Merkle R. C., 1987, C THEOR APPL CRYPT T, P369, DOI [DOI 10.1007/3-540-48184-2_32, DOI 10.1007/3-540-48184-2]
   Mohan AP, 2020, INT J CLOUD APPL COM, V10, P54, DOI 10.4018/IJCAC.2020070103
   Oh H, 2021, IEEE ACCESS, V9, P51313, DOI 10.1109/ACCESS.2021.3069223
   Ovtcharov K., 2015, MICROSOFT RES WHITEP, V2, P1
   Pallister J., 2013, arXiv, DOI [10.48550/arXiv.1308.5174, DOI 10.48550/ARXIV.1308.5174]
   Rogers B, 2007, INT SYMP MICROARCH, P183, DOI 10.1109/MICRO.2007.16
   Suh GE, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P339
   Sun ZM, 2019, IEEE T VEH TECHNOL, V68, P4625, DOI 10.1109/TVT.2019.2899647
   Szydlo M, 2004, LECT NOTES COMPUT SC, V3027, P541
   Turan F, 2021, ACM COMPUT SURV, V53, DOI 10.1145/3419100
   Wang XX, 2022, IEEE T CLOUD COMPUT, V10, P1344, DOI 10.1109/TCC.2020.2992548
   Wang ZK, 2020, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FCCM48280.2020.00024
   Werner M, 2017, I C FIELD PROG LOGIC
   Ye M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P403, DOI 10.1109/MICRO.2018.00040
   Yu Zou, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P326, DOI 10.1109/ISVLSI.2019.00066
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
   Zou Y, 2021, 2021 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P203, DOI 10.1109/HOST49136.2021.9702283
   Zou Y, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3492735
NR 39
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 64
DI 10.1145/3595179
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhang, L
   Wang, ZF
   Kong, FX
AF Zhang, Lin
   Wang, Zifan
   Kong, Fanxin
TI Optimal Checkpointing Strategy for Real-time Systems with Both Logical
   and Timing Correctness
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time systems; fault resilience; checkpointing; logical consistency;
   timing correctness
ID EFFICIENT FAULT-TOLERANCE; RECOVERY; MANAGEMENT; SECURITY
AB Real-time systems are susceptible to adversarial factors such as faults and attacks, leading to severe consequences. This paper presents an optimal checkpoint scheme to bolster fault resilience in real-time systems, addressing both logical consistency and timing correctness. First, we partitionmessage-passing processes into a directed acyclic graph (DAG) based on their dependencies, ensuring checkpoint logical consistency. Then, we identify the DAG's critical path, representing the longest sequential path, and analyze the optimal checkpoint strategy along this path to minimize overall execution time, including checkpointing overhead. Upon fault detection, the system rolls back to the nearest valid checkpoints for recovery. Our algorithm derives the optimal checkpoint count and intervals, and we evaluate its performance through extensive simulations and a case study. Results show a 99.97% and 67.86% reduction in execution time compared to checkpoint-free systems in simulations and the case study, respectively. Moreover, our proposed strategy outperforms prior work and baseline methods, increasing deadline achievement rates by 31.41% and 2.92% for small-scale tasks and 78.53% and 4.15% for large-scale tasks.
C1 [Zhang, Lin; Wang, Zifan; Kong, Fanxin] Syracuse Univ, Syracuse, NY 13244 USA.
C3 Syracuse University
RP Zhang, L (corresponding author), Syracuse Univ, Syracuse, NY 13244 USA.
EM lzhan120@syr.edu; zwang345@syr.edu; fkong03@syr.edu
OI Wang, Zifan/0000-0002-8961-4302; Zhang, Lin/0000-0003-3708-9056
FU NSF [CNS-2143256]
FX This work was supported in part by NSF CNS-2143256. Any opinions,
   findings and conclusions or recommendations expressed in this material
   are those of the authors and do not necessarily reflect the views of the
   National Science Foundation (NSF).
CR Ahmed CM, 2020, IEEE SECUR PRIV, V18, P14, DOI 10.1109/MSEC.2020.3002851
   Alguliyev R, 2018, COMPUT IND, V100, P212, DOI 10.1016/j.compind.2018.04.017
   Alvisi L, 1999, DIG PAP INT SYMP FAU, P242, DOI 10.1109/FTCS.1999.781058
   Ansari M, 2022, IEEE T PARALL DISTR, V33, P4410, DOI 10.1109/TPDS.2022.3188568
   Arghandeh R, 2016, RENEW SUST ENERG REV, V58, P1060, DOI 10.1016/j.rser.2015.12.193
   Baldoni R, 1997, DIG PAP INT SYMP FAU, P68, DOI 10.1109/FTCS.1997.614079
   Cao GH, 1998, IEEE T PARALL DISTR, V9, P1213, DOI 10.1109/71.737697
   Chakraborty A, 2018, Arxiv, DOI arXiv:1810.00069
   Claudio P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1164, DOI 10.1109/DATE.2004.1269049
   Colabianchi S, 2021, COMPUT IND ENG, V160, DOI 10.1016/j.cie.2021.107534
   CRIU, 2022, About us
   Di S, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503217
   Dohi T, 2002, SYM REL DIST SYST, P130, DOI 10.1109/RELDIS.2002.1180181
   Duo WL, 2022, IEEE-CAA J AUTOMATIC, V9, P784, DOI 10.1109/JAS.2022.105548
   Egwutuoha IP, 2013, J SUPERCOMPUT, V65, P1302, DOI 10.1007/s11227-013-0884-0
   Ejlali Alireza, 2009, P 7 IEEEACM INT C HA
   Elnozahy EN, 2004, IEEE T DEPEND SECURE, V1, P97, DOI 10.1109/TDSC.2004.15
   Elnozahy EN, 2002, ACM COMPUT SURV, V34, P375, DOI 10.1145/568522.568525
   Flammini Francesco, 2019, RESILIENCE CYBER PHY, DOI 10.1007/978-3-319-95597-1
   GELENBE E, 1978, COMMUN ACM, V21, P493, DOI 10.1145/359511.359531
   Guermouche A., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P989, DOI 10.1109/IPDPS.2011.95
   Guo YF, 2013, IEEE INT CONF EMBED, P62, DOI 10.1109/RTCSA.2013.6732204
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   He HB, 2016, IET CYBER PHYS SYST, V1, P13, DOI 10.1049/iet-cps.2016.0019
   Ho J.C., 2008, 2008 IEEE INT S PAR, P1
   Izosimov V, 2005, DES AUT TEST EUROPE, P864, DOI 10.1109/DATE.2005.116
   Jafary B, 2020, P I MECH ENG O-J RIS, V234, P636, DOI 10.1177/1748006X19893569
   Knuth D.E., 1998, ART COMPUTER PROGRAM, V3rd
   Kong FX, 2018, ACM IEEE INT CONF CY, P22, DOI 10.1109/ICCPS.2018.00011
   Kwak SW, 2001, IEEE T RELIAB, V50, P293, DOI 10.1109/24.974127
   Luo Y, 2011, PERFORM EVALUATION, V68, P429, DOI 10.1016/j.peva.2011.01.005
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   Pflanz Matthias, 1998, IEEE MICRO, V1998
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Punnekkat S, 2001, REAL-TIME SYST, V20, P83, DOI 10.1023/A:1026589200419
   Sahoo SS, 2020, INT SYM DEFEC FAU TO, DOI 10.1109/dft50435.2020.9250892
   Salehi M, 2016, IEEE T VLSI SYST, V24, P2426, DOI 10.1109/TVLSI.2015.2512839
   SHIN KG, 1987, IEEE T COMPUT, V36, P1328, DOI 10.1109/TC.1987.5009472
   WANG YM, 1995, IEEE T PARALL DISTR, V6, P546, DOI 10.1109/71.382324
   Wolf M, 2017, P IEEE, V105, P983, DOI [10.1109/JPROC.2017.2699401, 10.1109/JPROC.2017.2781198]
   Yaacoub JPA, 2020, MICROPROCESS MICROSY, V77, DOI 10.1016/j.micpro.2020.103201
   Zeng LY, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968515
   Zhang L, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P919, DOI 10.1145/3489517.3530555
   Zhang L, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477010
   Zhang L, 2020, REAL TIM SYST SYMP P, P205, DOI 10.1109/RTSS49844.2020.00028
   Zhang Lin, 2023, 2023 IEEE 29 REAL TI
   Zhang Y, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1170, DOI 10.1109/DATE.2004.1269050
   Zhu D, 2006, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, P397
NR 48
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 66
DI 10.1145/3603172
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300007
DA 2024-07-18
ER

PT J
AU Kloda, T
   Gracioli, G
   Tabish, R
   Mirosanlou, R
   Mancuso, R
   Pellizzoni, R
   Caccamo, M
AF Kloda, Tomasz
   Gracioli, Giovani
   Tabish, Rohan
   Mirosanlou, Reza
   Mancuso, Renato
   Pellizzoni, Rodolfo
   Caccamo, Marco
TI Lazy Load Scheduling for Mixed-criticality Applications in Heterogeneous
   MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mixed-criticality real-time systems; heterogeneous multiprocessor
   systems-on-chip; schedulability analysis
ID CACHE MANAGEMENT; MEMORY; PERFORMANCE; RESERVATION; OS
AB Newly emerging multiprocessor system-on-a-chip (MPSoC) platforms provide hard processing cores with programmable logic (PL) for high-performance computing applications. In this article, we take a deep look into these commercially available heterogeneous platforms and show how to design mixed-criticality applications such that different processing components can be isolated to avoid contention on the shared resources such as last-level cache and main memory.
   Our approach involves software/hardware co-design to achieve isolation between the different criticality domains. At the hardware level, we use a scratchpad memory (SPM) with dedicated interfaces inside the PL to avoid conflicts in the main memory. At the software level, we employ a hypervisor to support cache-coloring such that conflicts at the shared L2 cache can be avoided. In order to move the tasks in/out of the SPM memory, we rely on a DMA engine and propose a new CPU-DMA co-scheduling policy, called Lazy Load, for which we also derive the response time analysis. The results of a case study on image processing demonstrate that the contention on the shared memory subsystem can be avoided when running with our proposed architecture. Moreover, comprehensive schedulability evaluations show that the newly proposed Lazy Load policy outperforms the existing CPU-DMA scheduling approaches and is effective in mitigating the main memory interference in our proposed architecture.
C1 [Kloda, Tomasz] Univ Toulouse, LAAS CNRS, INSA, Toulouse, France.
   [Gracioli, Giovani] Univ Fed Santa Catarina, Florianopolis, SC, Brazil.
   [Tabish, Rohan] Univ Illinois, Urbana, IL USA.
   [Mirosanlou, Reza; Pellizzoni, Rodolfo] Univ Waterloo, Waterloo, ON, Canada.
   [Mancuso, Renato] Boston Univ, Boston, MA USA.
   [Caccamo, Marco] Tech Univ Munich, Munich, Germany.
C3 Centre National de la Recherche Scientifique (CNRS); Universite Federale
   Toulouse Midi-Pyrenees (ComUE); Universite de Toulouse; Institut
   National des Sciences Appliquees de Toulouse; Universidade Federal de
   Santa Catarina (UFSC); University of Illinois System; University of
   Illinois Urbana-Champaign; University of Waterloo; Boston University;
   Technical University of Munich
RP Kloda, T (corresponding author), Univ Toulouse, LAAS CNRS, INSA, Toulouse, France.
EM tkloda@laas.fr; giovani@lisha.ufsc.br; rtabish@illinois.edu;
   rmirosan@uwaterloo.ca; rmancuso@bu.edu; rpellizz@uwaterloo.ca;
   mcaccamo@tum.de
RI Mancuso, Renato/AAY-4935-2021; Gracioli, Giovani/E-7406-2013
OI Kloda, Tomasz/0000-0003-0822-4976; Gracioli,
   Giovani/0000-0001-9747-2386; Mancuso, Renato/0000-0003-3558-5216
FU National Science Foundation [CNS 18-15891, CNS 19-32529, CCF-2008799,
   N00014-17-1-2783]; ONR [CNS 18-15891, CNS 19-32529, CCF-2008799,
   N00014-17-1-2783]; Red Hat Research program; Alexander von Humboldt
   Professorship by the German Federal Ministry of Education and Research;
   Fundacao de Desenvolvimento da Pesquisa - Fundep [Rota 2030/Linha V
   27192.02.01/2020.09-00]
FX The material presented in this article is based upon work supported by
   the National Science Foundation and ONR under grants numbers CNS
   18-15891, CNS 19-32529, CCF-2008799 and N00014-17-1-2783. The work was
   also supported through the Red Hat Research program. Marco Caccamo was
   supported by an Alexander von Humboldt Professorship endowed by the
   German Federal Ministry of Education and Research. Giovani Gracioli was
   supported by Fundacao de Desenvolvimento da Pesquisa - Fundep Rota
   2030/Linha V 27192.02.01/2020.09-00. Any opinions, findings, and
   conclusions or recommendations expressed in this publication are those
   of the authors and do not necessarily reflect the views of the sponsors.
CR Alhammad A, 2014, DES AUT TEST EUROPE
   Awan MA, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P111, DOI 10.1109/RTCSA.2018.00022
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Boniol Frederic, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P98, DOI 10.1007/978-3-642-28293-5_9
   Bril RJ, 2007, EUROMICRO, P269, DOI 10.1109/ECRTS.2007.38
   Burgio Paolo, 2015, 2015 CSI SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST), P1, DOI 10.1109/RTEST.2015.7369851
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Casini D, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218640
   Crespo A, 2018, IEEE ACCESS, V6, P50627, DOI 10.1109/ACCESS.2018.2869094
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Durrieu G, 2014, Embedded Real Time Software
   Evidence, 2020, ER ENT RTOS V3
   Forsberg B, 2018, DES AUT TEST EUROPE, P539, DOI 10.23919/DATE.2018.8342066
   Gracioli G, 2019, 31 EUR C REAL TIM SY, p27:1, DOI 10.4230/LIPIcs.ECRTS.2019.27
   Gracioli G, 2017, IET COMPUT DIGIT TEC, V11, P133, DOI 10.1049/iet-cdt.2016.0114
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Hoornaert Denis, 2021, 33 EUROMICRO C REALT, V196, DOI 10.4230/LIPIcs.ECRTS.2021.2
   Kim H, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3092946
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim H, 2013, EUROMICRO, P80, DOI 10.1109/ECRTS.2013.19
   Kim N, 2016, IEEE REAL TIME
   Kloda T, 2019, IEEE REAL TIME, P1, DOI 10.1109/RTAS.2019.00009
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Macias Mendez Miguel, 2013, P WORKSHOP IND DRIVE, P1
   Mancuso R, 2013, IEEE REAL TIME, P45, DOI 10.1109/RTAS.2013.6531078
   Matejka J, 2019, PARALLEL COMPUT, V85, P27, DOI 10.1016/j.parco.2018.11.002
   Melani A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P87, DOI 10.1145/2834848.2834854
   Modica P, 2018, IEEE INT CONF INDUST, P1651, DOI 10.1109/ICIT.2018.8352429
   Mück T, 2018, 2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII), P73, DOI 10.1145/3229631.3229642
   Patel A, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P682, DOI 10.1109/PDP.2015.108
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   Ramsauer Ralf, 2017, P 13 ANN WORKSHOP OP
   Rivas Juan M., 2019, 31 EUROMICRO C REAL, V133, DOI [10.4230/LIPIcs.ECRTS.2019.7, DOI 10.4230/LIPICS.ECRTS.2019.7]
   Roozkhosh S, 2022, REAL TIM SYST SYMP P, P356, DOI 10.1109/RTSS55097.2022.00038
   Roozkhosh S, 2020, IEEE REAL TIME, P296, DOI 10.1109/RTAS48715.2020.00006
   Roozkhosh Shahin, 2023, P INT C EXT DAT TECH, DOI 10.48786/edbt.2023.06
   Rouxel B, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126496
   Rouxel Benjamin, 2019, 31 EUROMICRO C REAL, V133, DOI [10.4230/LIPIcs.ECRTS.2019.25, DOI 10.4230/LIPICS.ECRTS.2019.25]
   Schwaricke Gero, 2020, Virtual Conference (LIPIcs, V1, P1, DOI [10.4230/LIPIcs.ECRTS.2020.1, DOI 10.4230/LIPICS.ECRTS.2020.1]
   Sohal P, 2022, REAL-TIME SYST, V58, P235, DOI 10.1007/s11241-022-09382-x
   Sohal P, 2020, REAL TIM SYST SYMP P, P345, DOI 10.1109/RTSS49844.2020.00039
   Soliman MR, 2019, REAL TIM SYST SYMP P, P260, DOI 10.1109/RTSS46320.2019.00032
   Soliman Muhammad R., 2019, 31 EUROMICRO C REAL, V133, DOI [10.4230/LIPIcs.ECRTS.2019.4, DOI 10.4230/LIPICS.ECRTS.2019.4]
   Tabish R, 2019, REAL-TIME SYST, V55, P850, DOI 10.1007/s11241-019-09340-0
   Tabish R, 2016, IEEE REAL TIME
   The KITTI Vision Benchmark Suite, 2020, US
   Valsan PK, 2016, IEEE REAL TIME
   Venkata SK, 2009, I S WORKL CHAR PROC, P55, DOI 10.1109/IISWC.2009.5306794
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Wasly S, 2014, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2014.6925992
   Whitham J, 2012, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2012.54
   Whitham J, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2523070
   Whitham J, 2012, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2012.19
   Xilinx, 2019, ZYNQ ULTRASCALE DEV
   Xu M, 2017, IEEE REAL TIME, P211, DOI 10.1109/RTAS.2017.15
   Yao G, 2016, IEEE T COMPUT, V65, P2739, DOI 10.1109/TC.2015.2500572
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
   Ye Y, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P179, DOI [10.1109/RTSS.2016.25, 10.1109/RTSS.2016.026]
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Yun Heechul., 2019, LATENCY BANDWIDTH UT
NR 64
TC 2
Z9 2
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 59
DI 10.1145/3587694
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400020
DA 2024-07-18
ER

PT J
AU Ernst, R
   Stöhrmann, D
   Bendrick, A
   Kostrzewa, A
AF Ernst, Rolf
   Stoehrmann, Dominik
   Bendrick, Alex
   Kostrzewa, Adam
TI Application-centric Network Management - Addressing Safety and Real-time
   in V2X Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Application-aware resource manager; resource manager; network; RAN; V2X
ID REQUIREMENTS; CHALLENGES; VISION
AB The current roadmaps and surveys for future wireless networking typically focus on communication and networking technologies and use representative applications to derive future network requirements. Such a benchmarking approach, however, does not cover the application integration challenge that arises from the many distributed applications sharing a network infrastructure, each with their individual topology and data structure. The paper addresses V2X networks as an important example. Crucial end-to-end application constraints including real-time and safety encourage a closer look at application interference and systematic integration. This perspective paper proposes a two-layer resource management that divides the problem into an application integration and a networkmanagement task. Valet parking with high-resolution infrastructure camera support is elaborated as a use case that overarches vehicle network and wireless networkmanagement. Experiments demonstrate the benefits of complementing the current network-centric management by an application-centric integration.
C1 [Ernst, Rolf; Stoehrmann, Dominik; Bendrick, Alex; Kostrzewa, Adam] TU Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Lower Saxony, Germany.
C3 Braunschweig University of Technology
RP Ernst, R (corresponding author), TU Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Lower Saxony, Germany.
EM ernst@ida.ing.tu-braunschweig.de; stoehrmann@ida.ing.tu-braunschweig.de;
   bendrick@ida.ing.tu-braunschweig.de;
   kostrzewa@ida.ing.tu-braunschweig.de
OI Stohrmann, Dominik/0000-0002-5965-0580; Bendrick,
   Alex/0000-0002-3121-1519
FU Deutsche Forschungsgemeinschaft (DFG, German Research Foundation)
   [ER168/32-2]
FX This work was supported by the Deutsche Forschungsgemeinschaft (DFG,
   German Research Foundation) under Grant ER168/32-2.
CR 3GPP, 2021, TR21916 3GPP
   3rd Generation Partnership Project (3GPP), 2018, 22886V1620 3GPP TR
   5G Automotive Association (5GAA), 2020, VIS ROADM ADV DRIV U
   AECC Consortium, 2020, DRIV DAT EDG CHALL T
   AECC Consortium, 2021, CONN CARS EDG BREAK
   Alparslan O, 2021, IEEE INT CONF HIGH, DOI 10.1109/HPSR52026.2021.9481803
   Amazon, 2018, CONN VEH CLOUD END F
   [Anonymous], 2020, Standard SAE J3216
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2019, ISO21448
   [Anonymous], 2011, ISO 262622011
   [Anonymous], 2021, ISO21434
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Chowdhury MZ, 2020, IEEE OPEN J COMM SOC, V1, P957, DOI 10.1109/OJCOMS.2020.3010270
   Geyer J., 2020, arXiv, DOI DOI 10.48550/ARXIV.2004.06320
   Giordani M, 2020, IEEE COMMUN MAG, V58, P55, DOI 10.1109/MCOM.001.1900411
   GSMA, 2017, CELL VEH TO EV
   Huang XY, 2020, IEEE T PATTERN ANAL, V42, P2702, DOI 10.1109/TPAMI.2019.2926463
   Huawei, 2017, CONN CAR ROAD 5G
   IEEE, 2018, IEEE Std 802.1Qcc-2018 (Amendment to IEEE Std 802.1Q-2018 as amended by IEEE Std 802.1Qcp-2018), P1, DOI [10.1109/IEEESTD.2018.8514112, DOI 10.1109/IEEESTD.2018.8514112]
   Kostrzewa A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102208
   Kostrzewa A, 2020, I SYM OBJ-OR R-T D C, P134, DOI 10.1109/ISORC49007.2020.00027
   Kostrzewa A, 2015, REAL TIM SYST SYMP P, P317, DOI 10.1109/RTSS.2015.37
   Kreutz D, 2015, P IEEE, V103, P14, DOI 10.1109/JPROC.2014.2371999
   Microsoft, 2017, EMP AUT INN
   Object Management Group (OMG), 2015, Data Distribution Service
   Peeck Jonas, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P1, DOI 10.1109/RTSS52674.2021.00013
   Saad W, 2020, IEEE NETWORK, V34, P134, DOI 10.1109/MNET.001.1900287
   Tataria H, 2021, P IEEE, V109, P1166, DOI 10.1109/JPROC.2021.3061701
   Thiele D, 2016, DES AUT TEST EUROPE, P31
   Verband der Automobilindustrie (VDA), 2019, STAND ROADM AUT DRIV
   Zhang ZQ, 2019, IEEE VEH TECHNOL MAG, V14, P28, DOI 10.1109/MVT.2019.2921208
NR 32
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 20
DI 10.1145/3528411
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600001
DA 2024-07-18
ER

PT J
AU Young, M
   Hu, AJ
   Lemieux, GGF
AF Young, May
   Hu, Alan J.
   Lemieux, Guy G. F.
TI Cache Abstraction for Data Race Detection in Heterogeneous Systems with
   Non-coherent Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Data race; hardware accelerator; memory coherence; caching
ID COHERENCE
AB Embedded systems are becoming increasingly complex and heterogeneous, featuring multiple processor cores (which might themselves be heterogeneous) as well as specialized hardware accelerators, all accessing shared memory. Many accelerators are non-coherent (i.e., do not support hardware cache coherence) because it reduces hardware complexity, cost, and power consumption, while potentially offering superior performance. However, the disadvantage of non-coherence is that the software must explicitly synchronize between accelerators and processors, and this synchronization is notoriously error-prone.
   We propose an analysis technique to find data races in software for heterogeneous systems that include non-coherent accelerators. Our approach builds on classical results for data race detection, but the challenge turns out to be analyzing cache behavior rather than the behavior of the non-coherent accelerators. Accordingly, our central contribution is a novel, sound (data-race-preserving) abstraction of cache behavior. We prove our abstraction sound, and then to demonstrate the precision of our abstraction, we implement it in a simple dynamic race detector for a system with a processor and a massively parallel accelerator provided by a commercial FPGA-based accelerator vendor. On eleven software examples provided by the vendor, the tool had zero false positives and was able to detect previously unknown data races in two of the 11 examples.
C1 [Young, May; Hu, Alan J.] Univ British Columbia, Dept Comp Sci, Vancouver, BC, Canada.
   [Lemieux, Guy G. F.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC, Canada.
C3 University of British Columbia; University of British Columbia
RP Young, M (corresponding author), Univ British Columbia, Dept Comp Sci, Vancouver, BC, Canada.
EM youngmay@cs.ubc.ca; ajh@cs.ubc.ca; lemieux@ece.ubc.ca
OI Lemieux, Guy/0000-0002-7924-8695
CR Manerkar YA, 2020, Arxiv, DOI arXiv:2003.04892
   Abadi M, 2006, ACM T PROGR LANG SYS, V28, P207, DOI 10.1145/1119479.1119480
   Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   ADVE SV, 1991, ACM COMP AR, V19, P234, DOI 10.1145/115953.115976
   Alglave Jade, 2009, P 4 WORKSH DECL ASP, P13, DOI DOI 10.1145/1481839.1481842
   [Anonymous], 2007, P THE 6 JOINT M EUR
   Effinger-Dean L, 2012, ACM SIGPLAN NOTICES, V47, P467, DOI 10.1145/2398857.2384650
   Engler D., 2003, Operating Systems Review, V37, P237, DOI 10.1145/1165389.945468
   Flanagan C, 2000, ACM SIGPLAN NOTICES, V35, P219, DOI 10.1145/358438.349328
   Flanagan C, 2009, ACM SIGPLAN NOTICES, V44, P121, DOI 10.1145/1543135.1542490
   Giri D, 2018, IEEE MICRO, V38, P36, DOI 10.1109/MM.2018.2877288
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Li GP, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P162, DOI 10.1145/3341301.3359638
   Marino D, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P199
   Marino D, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P134, DOI 10.1145/1542476.1542491
   O'Callahan R, 2003, ACM SIGPLAN NOTICES, V38, P166
   Pratikakis P, 2011, ACM T PROGR LANG SYS, V33, DOI 10.1145/1889997.1890000
   Raman R, 2012, ACM SIGPLAN NOTICES, V47, P531, DOI [10.1145/2345156.2254127, 10.1145/2345156.1993502]
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Serebryany Konstantin, 2009, Proceedings of the Workshop on Binary Instrumentation and Applications, WBIA'09, P62, DOI DOI 10.1145/1791194.1791203
   Severance A., 2013, INT C FIELD PROGRAMM, P1, DOI DOI 10.1109/CODES-ISSS.2013.6658993
   Singh I, 2013, INT S HIGH PERF COMP, P578, DOI 10.1109/HPCA.2013.6522351
   STERLING N, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P97
   Trippel C, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P119, DOI 10.1145/3037697.3037719
   Varbanescu AL, 2016, 2016 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL)
   Zheng M, 2011, ACM SIGPLAN NOTICES, V46, P135, DOI 10.1145/2038037.1941574
NR 27
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3535457
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900006
OA Bronze
DA 2024-07-18
ER

PT J
AU Mendez, J
   Bierzynski, K
   Cuéllar, MP
   Morales, DP
AF Mendez, Javier
   Bierzynski, Kay
   Cuellar, M. P.
   Morales, Diego P.
TI Edge Intelligence: Concepts, Architectures, Applications, and Future
   Directions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Edge intelligence; Edge AI; edge computing; machine learning; deep
   learning; artificial intelligence
ID DEEP; OPPORTUNITIES; INTERNET; DRIVEN; CLOUD; COMMUNICATION;
   OPTIMIZATION; ACCELERATOR; CHALLENGES; ANALYTICS
AB The name edge intelligence, also known as Edge AI, is a recent term used in the past few years to refer to the confluence of machine learning, or broadly speaking artificial intelligence, with edge computing. In this article, we revise the concepts regarding edge intelligence, such as cloud, edge, and fog computing, the motivation to use edge intelligence, and compare current approaches and analyze application scenarios. To provide a complete review of this technology, previous frameworks and platforms for edge computing have been discussed in this work to provide the general view of the basis for Edge AI. Similarly, the emerging techniques to deploy deep learning models at the network edge, as well as specialized platforms and frameworks to do so, are review in this article. These devices, techniques, and frameworks are analyzed based on relevant criteria at the network edge, such as latency, energy consumption, and accuracy of the models, to determine the current state of the art as well as current limitations of the proposed technologies. Because of this, it is possible to understand the current possibilities to efficiently deploy state-of-the-art deep learning models at the network edge based on technologies such as artificial intelligence accelerators, tensor processing units, and techniques that include federated learning and gossip training. Finally, the challenges of Edge AI are discussed in the work, as well as the future directions that can be extracted from the evolution of the edge computing and Internet of Things approaches.
C1 [Mendez, Javier; Bierzynski, Kay] Infineon Technol AG, Campeon 1-15, D-85579 Neubiberg, Germany.
   [Cuellar, M. P.] Univ Granada, Dept Comp Sci & Artificial Intelligence, C Pdta Daniel Saucedo Aranda S-N, E-18014 Granada, Spain.
   [Morales, Diego P.] Univ Granada, Dept Elect & Comp Technol, Ave Fuente Nueva S-N, E-18071 Granada, Spain.
C3 Infineon Technologies; University of Granada; University of Granada
RP Mendez, J (corresponding author), Infineon Technol AG, Campeon 1-15, D-85579 Neubiberg, Germany.
EM javier.mendezgomez@infineon.com; kay.bierzynski@infineon.com;
   manupc@decsai.ugr.es; diegopm@ugr.es
RI Cuéllar, Manuel P./E-1014-2012; Morales, Diego P./E-1005-2012
OI Cuéllar, Manuel P./0000-0002-9736-1608; Mendez Gomez,
   Javier/0000-0002-5981-4135; Morales, Diego P./0000-0002-3294-8934
FU German Federal Ministry of Education and Research (BMBF) [16ES1027];
   Spanish Ministry of Science and Innovation
FX This work is a result of a collaboration between the project KI-Flex
   (project number 16ES1027), funded by the German Federal Ministry of
   Education and Research (BMBF) within the funding program Microelectronic
   from Germany innovation driver, and the project GREENTIME, founded by
   the Spanish Ministry of Science and Innovation.
CR Afzal S, 2017, VR/AR NETWORK '17: PROCEEDINGS OF THE 2017 WORKSHOP ON VIRTUAL REALITY AND AUGMENTED REALITY NETWORK, P1, DOI 10.1145/3097895.3097896
   Ahmed ANR, 2016, IEEE IMTC P, P1327
   Al-Ali F, 2020, CAN CON EL COMP EN, DOI 10.1109/ccece47787.2020.9255739
   Al-Rakhami M, 2018, 2018 16TH IEEE INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP, 16TH IEEE INT CONF ON PERVAS INTELLIGENCE AND COMP, 4TH IEEE INT CONF ON BIG DATA INTELLIGENCE AND COMP, 3RD IEEE CYBER SCI AND TECHNOL CONGRESS (DASC/PICOM/DATACOM/CYBERSCITECH), P800, DOI 10.1109/DASC/PiCom/DataCom/CyberSciTec.2018.00138
   Albuquerque G, 2011, IEEE T VIS COMPUT GR, V17, P2317, DOI 10.1109/TVCG.2011.237
   Aleksandrova E, 2019, INT SYMP PARA DISTR, P1, DOI 10.1109/ISPDC.2019.000-4
   Allan Alasdair., 2019, Benchmarking the Xnor AI2GO Platform on the Raspberry Pi
   Allan Alasdair, HANDS ON SMART EDGE
   Amazon, AWS Greengrass
   Ananthanarayanan G, 2017, COMPUTER, V50, P58, DOI 10.1109/MC.2017.3641638
   [Anonymous], 2001, ABOUT US
   [Anonymous], 2014, P 9 INT C FUTURE INT, DOI DOI 10.1145/2619287.2619295
   [Anonymous], CROSS
   Apache, EDG
   Apache, APACH MXNET
   Apple, 2017, Hey siri: An on-device DNN-powered voice trigger for Apple's personal assistant
   Apple, COREML3 APPL
   apple, 2017, DEEP LEARN SIR VOIC
   Goh GB, 2018, Arxiv, DOI arXiv:1808.04456
   Batra Gaurav, 2018, Tech. Rep
   Bhattacharya S., 2016, PROC 14 ACM C EMBEDD, P176
   Bierzynski K, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P62, DOI 10.1109/FMEC.2017.7946409
   Blot M, 2016, Arxiv, DOI arXiv:1611.09726
   Blot M, 2019, NEUROCOMPUTING, V330, P287, DOI 10.1016/j.neucom.2018.11.002
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Bonawitz K, 2019, Arxiv, DOI arXiv:1902.01046
   Bouvier M, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3304103
   Bura H, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING (ICCC), P17, DOI 10.1109/ICCC.2018.00010
   Calo SB, 2017, IEEE INT CONF BIG DA, P3012, DOI 10.1109/BigData.2017.8258272
   Cao Y, 2015, PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), P2, DOI 10.1109/NAS.2015.7255196
   Chang Meng-Fan, 2018, WHITE PAPER CHIP TEC
   Chen GB, 2017, ADV NEUR IN, V30
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Chen N, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P95, DOI 10.1109/SEC.2016.25
   Chen Q, 2019, SEC'19: PROCEEDINGS OF THE 4TH ACM/IEEE SYMPOSIUM ON EDGE COMPUTING, P88, DOI 10.1145/3318216.3363300
   Chen TC, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), P167, DOI [10.1109/aicas.2019.8771536, 10.1109/AICAS.2019.8771536]
   Chetan Sharma Consulting, 2019, EDG COMP FRAM UND OP
   Choi Y, 2020, INT S HIGH PERF COMP, P220, DOI 10.1109/HPCA47549.2020.00027
   Chu M, 2015, IEEE T IND ELECTRON, V62, P2410, DOI 10.1109/TIE.2014.2356439
   Cisco, CISC FOG DIR
   Clark DD, 2003, ACM SIGCOMM COMP COM, V33, P3
   COVER TM, 1967, IEEE T INFORM THEORY, V13, P21, DOI 10.1109/TIT.1967.1053964
   Cresco, CRESC
   Cui MY, 2020, IEEE INTERNET THINGS, V7, P10535, DOI 10.1109/JIOT.2020.3001218
   d'Oro EC, 2019, INTERNET THINGS-NETH, V6, DOI 10.1016/j.iot.2019.100054
   Daily J, 2018, Arxiv, DOI arXiv:1803.05880
   Dalal N., 2005, PROC IEEE COMPUT SOC, V1, P886
   Dargan S, 2020, ARCH COMPUT METHOD E, V27, P1071, DOI 10.1007/s11831-019-09344-w
   Deebak BD, 2020, AD HOC NETW, V97, DOI 10.1016/j.adhoc.2019.102022
   Deng SG, 2020, IEEE INTERNET THINGS, V7, P7457, DOI 10.1109/JIOT.2020.2984887
   Deng YB, 2019, Arxiv, DOI [arXiv:1904.09274, 10.13140/RG.2.2.15012.12167]
   Drechsler J, 2011, COMPUT STAT DATA AN, V55, P3232, DOI 10.1016/j.csda.2011.06.006
   Du L, 2018, IEEE T CIRCUITS-I, V65, P198, DOI 10.1109/TCSI.2017.2735490
   Dua D., 2017, UCI MACHINE LEARNING
   Ducasse Q, 2021, Arxiv, DOI arXiv:2102.01341
   Edge Computing Consortium and the Industrial Internet Alliance, EDG COMP REF ARCH
   Facebook, CAFFE2GO
   Ferrer AJ, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3243929
   Foghorn, FOGH FRAM
   Fraunhofer Institute for Integrated Circuit IIS, About us
   Gedeon J, 2018, EDGESYS'18: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING, P19, DOI 10.1145/3213344.3213348
   General Vision, NEUR
   Gezer Volkan, 2017, P 11 INT C MOBILE UB
   Ghoneim A, 2018, IEEE COMMUN MAG, V56, P33, DOI 10.1109/MCOM.2018.1700817
   Giang NamKy., 2016, P 6 ACM S DEV ANAL I, P91, DOI DOI 10.1145/2989275.2989286
   Giordano A, 2016, LECT NOTES COMPUT SC, V9704, P137, DOI 10.1007/978-3-319-39595-1_14
   Google, TENSORFLOW LIT
   Google, SPARK EDG
   Google, GOOGL COR
   Google, Ml kit
   Google, TENSORFLOW LIT PERF
   Google I/O, GOOGL TPU
   Gopinath S, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P79, DOI 10.1145/3314221.3314597
   Goyat R, 2020, ARAB J SCI ENG, V45, P6139, DOI 10.1007/s13369-020-04493-8
   Grover J, 2019, EAI SPRINGER INNOVAT, P17, DOI 10.1007/978-3-319-99061-3_2
   Gupta C, 2017, INT C MACHINE LEARNI, P1331
   Ha K, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P68, DOI 10.1145/2594368.2594383
   Ha Kiryong., 2013, PROCEEDING 11 ANN IN, P153
   Hao YX, 2019, IEEE NETWORK, V33, P58, DOI 10.1109/MNET.2019.1800235
   Hass Rene, 2019, CISC VIS NETW IND GL
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hospedales T, 2020, Arxiv, DOI arXiv:2004.05439
   Hossain SKA, 2018, J PARALLEL DISTR COM, V122, P226, DOI 10.1016/j.jpdc.2018.08.009
   Hou Xueshi, 2018, P 2018 MORNING WORKS, P20
   Huang YP, 2019, IEEE ACCESS, V7, P123981, DOI 10.1109/ACCESS.2019.2938236
   Huang ZQ, 2018, FUTURE GENER COMP SY, V87, P557, DOI 10.1016/j.future.2018.03.003
   Hung CC, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P115, DOI 10.1109/SEC.2018.00016
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Intel, INT MOV
   Intel and Nokia Siemens Networks, 2013, INCR MOB OP VAL PROP
   Isaja Mauro, 2017, P INT C MOBILE UBIQU
   Jain K, 2019, EAI SPRINGER INNOVAT, P51, DOI 10.1007/978-3-319-99061-3_4
   Jeans David, 2019, RELATEDS HUDSON YARD
   Jindal A., 2018, Enabling full body AR with Mask R-CNN2Go
   Kamaal Tejeshwar, 2017, P 2017 IEEE C SMARTW, P1
   Kang YP, 2017, ACM SIGPLAN NOTICES, V52, P615, DOI 10.1145/3093336.3037698
   Kellerer W, 2019, P IEEE, V107, P711, DOI 10.1109/JPROC.2019.2895553
   Khan WZ, 2019, FUTURE GENER COMP SY, V97, P219, DOI 10.1016/j.future.2019.02.050
   Khare SP, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P28, DOI 10.1109/ISORC.2017.23
   Kim H, 2012, IEEE T CIRCUITS-I, V59, P148, DOI 10.1109/TCSI.2011.2161360
   Kundu Shamik, 2021, arXiv
   Kusupati A, 2019, Arxiv, DOI arXiv:1901.02358
   Lacey G, 2016, Arxiv, DOI arXiv:1602.04283
   Lample G, 2016, Arxiv, DOI [arXiv:1603.01360, DOI 10.48550/ARXIV.1603.01360]
   Lee YL, 2018, INT SYMPOS VLSI DES
   Lertsinsrubtavee A, 2017, IEEE INT CONF CL NET, P41
   Li DW, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P64, DOI 10.1109/SEC.2016.38
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Li HS, 2018, INT C PAR DISTRIB SY, P671, DOI [10.1109/ICPADS.2018.00092, 10.1109/PADSW.2018.8645013]
   Li HX, 2016, IEEE INT CONF MOB CL, P83, DOI 10.1109/MobileCloud.2016.16
   Li Li-Jia, 2010, ADV NEURAL INFORM PR, V23
   Lin J, 2017, ADV NEUR IN, V30
   Ling Mao, 2010, 2010 International Conference on Communications, Circuits and Systems (ICCCAS), P354, DOI 10.1109/ICCCAS.2010.5581983
   Liu H, 2018, IEEE NETWORK, V32, P78, DOI 10.1109/MNET.2018.1700344
   Liu Lei, 2020, ARXIV
   Liu LY, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300116
   Liu SS, 2019, P IEEE, V107, P1697, DOI 10.1109/JPROC.2019.2915983
   Liu SC, 2021, IEEE T MOBILE COMPUT, V20, P3282, DOI 10.1109/TMC.2020.2999956
   Liu Y, 2019, IEEE NETWORK, V33, P111, DOI 10.1109/MNET.2019.1800254
   Long Christine, 2019, BEAGLEBONE MAKES SNE
   Macchina, MACCH PLATF NETW EDG
   Mahmud R, 2015, INT CONF ELECTRO INF, P386, DOI 10.1109/EIT.2015.7293374
   Martín C, 2018, I SYM OBJ-OR R-T D C, P99, DOI 10.1109/ISORC.2018.00021
   Marz N., 2015, Big Data: Principles and Best Practices of Scalable Realtime Data Systems
   McGilvary GA, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P1063, DOI 10.1109/CLOUD.2015.153
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Mehrabi M, 2019, IEEE ACCESS, V7, P166079, DOI 10.1109/ACCESS.2019.2953172
   Mestres Albert, 2017, ACM SIGCOMM Computer Communication Review, V47, P2, DOI 10.1145/3138808.3138810
   Microsoft, Azure IoT Edge
   MIT, MIT PED DAT
   Mohammadi M, 2018, IEEE COMMUN SURV TUT, V20, P2923, DOI 10.1109/COMST.2018.2844341
   Muhammad K, 2020, IEEE T IND INFORM, V16, P1067, DOI 10.1109/TII.2019.2915592
   Murshed MGSS, 2021, Arxiv, DOI arXiv:1908.00080
   Naha RK, 2018, IEEE ACCESS, V6, P47980, DOI 10.1109/ACCESS.2018.2866491
   NAN F, 2016, ADV NEURAL INFORM PR, P2334
   Narayanan D, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P1, DOI 10.1145/3341301.3359646
   Navarro PJ, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17010018
   Ngiam J., 2011, IEEE INT C MACH LEAR, P689, DOI DOI 10.5555/3104482.3104569
   Nuance, DRAG NATURALLYSPEALL
   Nvidia, NVID JETS NAN
   Kim OTT, 2015, ASIA-PAC NETW OPER M, P321, DOI 10.1109/APNOMS.2015.7275447
   ONRMURI Intel and NSF, KIN DAT
   Ouyang WL, 2013, IEEE I CONF COMP VIS, P2056, DOI 10.1109/ICCV.2013.257
   P. FAR-EDGE, 2017, H2020 FAR EDGE
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Pang ZY, 2015, INT C CLOUD COMP BIG, P268, DOI 10.1109/CCBD.2015.54
   Peteiro-Barral D, 2013, PROG ARTIF INTELL, V2, P1, DOI 10.1007/s13748-012-0035-5
   Plastiras G, 2018, IEEE INT CONF ASAP, P128
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Pham QV, 2020, IEEE ACCESS, V8, P116974, DOI 10.1109/ACCESS.2020.3001277
   Rahman Hasibur, 2019, MOBILE SOLUTIONS THE, P33, DOI DOI 10.1007/978-3-319-93491-4_2
   Rahmani AM, 2018, FUTURE GENER COMP SY, V78, P641, DOI 10.1016/j.future.2017.02.014
   Ray PP, 2019, J NETW COMPUT APPL, V140, P1, DOI 10.1016/j.jnca.2019.05.005
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Reese Byron, 2019, EDGE GIGAOM RES BYTE
   Ren J, 2017, IEEE NETWORK, V31, P96, DOI 10.1109/MNET.2017.1700030
   Sabella D, 2016, IEEE CONSUM ELECTR M, V5, P84, DOI 10.1109/MCE.2016.2590118
   Salkic S., 2019, P INT S INNOVATIVE I, P376
   Sarabia-Jácome D, 2019, 2019 IEEE 5TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P41, DOI [10.1109/wf-iot.2019.8767231, 10.1109/WF-IoT.2019.8767231]
   Sha KW, 2020, DIGIT COMMUN NETW, V6, P195, DOI 10.1016/j.dcan.2019.08.006
   Shah SDA, 2021, IEEE ACCESS, V9, P10903, DOI 10.1109/ACCESS.2021.3050155
   Shi CH, 2018, IEEE WCNC, DOI 10.1109/INTMAG.2018.8508449
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shotton J., 2013, Advances in Neural Information Processing Systems, V26, P234
   Simons T, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8060661
   Sittón-Candanedo I, 2019, FUTURE GENER COMP SY, V99, P278, DOI 10.1016/j.future.2019.04.016
   Sittón-Candanedo I, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19153353
   Sodhro AH, 2019, IEEE T IND INFORM, V15, P4235, DOI 10.1109/TII.2019.2902878
   Stantchev V., 2015, SENSORS TRANSDUCERS, V185, P121
   The Linux Foundation Projects, US
   Tseng M, 2018, INTRO EDGE COMPUTING
   Tsung P., 2019, P INT S VLSI DES AUT, P1
   Vaiyapuri T, 2022, WIRELESS PERS COMMUN, V127, P39, DOI 10.1007/s11277-021-08088-w
   Wang SQ, 2018, IEEE INFOCOM SER, P63, DOI 10.1109/INFOCOM.2018.8486403
   Wang XF, 2020, IEEE COMMUN SURV TUT, V22, P869, DOI 10.1109/COMST.2020.2970550
   Wang XF, 2019, IEEE NETWORK, V33, P156, DOI 10.1109/MNET.2019.1800286
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Wenbin Li, 2020, Trends and Innovations in Information Systems and Technologies. Advances in Intelligent Systems and Computing (AISC 1160), P35, DOI 10.1007/978-3-030-45691-7_4
   Wolf M, 2019, INT CON DISTR COMP S, P1715, DOI 10.1109/ICDCS.2019.00170
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Wu YH, 2016, Arxiv, DOI [arXiv:1609.08144, DOI 10.48550/ARXIV.1609.08144]
   Wunderlich T, 2019, FRONT NEUROSCI-SWITZ, V13, DOI 10.3389/fnins.2019.00260
   Xnor, AI2GO
   Yang Zhi, 2010, P 9 INT C PEERTOPEER
   Yao SC, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131675
   Yao SC, 2017, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'17), P351, DOI 10.1145/3038912.3052577
   Yin SY, 2018, IEEE J SOLID-ST CIRC, V53, P968, DOI 10.1109/JSSC.2017.2778281
   Yin SY, 2017, SYMP VLSI CIRCUITS, pC26, DOI 10.23919/VLSIC.2017.8008534
   Young T, 2018, IEEE COMPUT INTELL M, V13, P55, DOI 10.1109/MCI.2018.2840738
   Yu Q, 2015, IEEE ACM INT SYMP, P1159, DOI 10.1109/CCGrid.2015.114
   Yu W, 2018, IEEE ACCESS, V6, P6900, DOI 10.1109/ACCESS.2017.2778504
   Zao JK, 2014, 2014 INTERNATIONAL CONFERENCE ON INTELLIGENT ENVIRONMENTS (IE), P374, DOI 10.1109/IE.2014.54
   Zareen Muhammad Sharjeel, 2019, 2019 International Conference on Applied and Engineering Mathematics (ICAEM), P220, DOI 10.1109/ICAEM.2019.8853780
   Zhang CL, 2019, IEEE DATA COMPR CONF, P563, DOI 10.1109/DCC.2019.00075
   Zhang T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P426, DOI 10.1145/2789168.2790123
   Zhang X., 2018, P USENIX WORKSH HOT
   Zhang XZ, 2019, INT CON DISTR COMP S, P1840, DOI 10.1109/ICDCS.2019.00182
   Zhao Yongli, 2019, 2019 OPTICAL FIBER C, P1
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
   Zhijie Yang, 2018, Network and Parallel Computing. 15th IFIP WG 10.3 International Conference, NPC 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11276), P153, DOI 10.1007/978-3-030-05677-3_16
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 201
TC 16
Z9 16
U1 13
U2 33
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 48
DI 10.1145/3486674
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200020
DA 2024-07-18
ER

PT J
AU Huang, SH
   Waeijen, L
   Corporaal, H
AF Huang, Shihua
   Waeijen, Luc
   Corporaal, Henk
TI How Flexible is Your Computing System?
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Flexibility; versatility; metric
AB In literature, computer architectures are frequently claimed to be highly flexible, typically implying the existence of trade-offs between flexibility and performance or energy efficiency. Processor flexibility, however, is not very sharply defined, and consequently these claims cannot be validated, nor can such hypothetical relations be fully understood and exploited in the design of computing systems. This paper is an attempt to introduce scientific rigour to the notion of flexibility in computing systems. A survey is conducted to provide an overview of references to flexibility in literature, both in the computer architecture domain, as well as related fields. A classification is introduced to categorize different views on flexibility, which ultimately form the foundation for a qualitative definition of flexibility. Departing from the qualitative definition of flexibility, a generic quantifiable metric is proposed, enabling valid quantitative comparison of the flexibility of various architectures. To validate the proposed method, and evaluate the relation between the proposed metric and the general notion of flexibility, the flexibility metric is measured for 25 computing systems, including CPUs, GPUs, DSPs, and FPGAs, and 40 ASIPs taken from literature. The obtained results provide insights into some of the speculative trade-offs between flexibility and properties such as energy efficiency and area efficiency. Overall the proposed quantitative flexibility metric shows to be commensurate with some generally accepted qualitative notions of flexibility collected in the survey, although some surprising discrepancies can also be observed. The proposed metric and the obtained results are placed into context of the state of the art on compute flexibility, and extensive reflection provides not only a complete overview of the field, but also discusses possible alternative approaches and open issues. Note that this work does not aim to provide a final answer to the definition of flexibility, but rather provides a framework to initiate a broader discussion in the computer architecture society on defining, understanding, and ultimately taking advantage of flexibility.
C1 [Huang, Shihua] Prodrive Technol, Sci Pk Eindhoven, NL-5692 EM Son, Netherlands.
   [Waeijen, Luc] GrAI Matter Labs, High Tech Campus 68, NL-5656 AG Eindhoven, Netherlands.
   [Corporaal, Henk] Eindhoven Univ Technol, De Groene Loper 19, NL-5612 AP Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Huang, SH (corresponding author), Prodrive Technol, Sci Pk Eindhoven, NL-5692 EM Son, Netherlands.
EM shihuahuang94@gmail.com; lwaeijen@graimatterlabs.ai; h.corporaal@tue.nl
OI Waeijen, Luc/0000-0003-3491-0777; Corporaal, Henk/0000-0003-4506-5732
CR Abdurachmanov D, 2014, J PHYS CONF SER, V523, DOI 10.1088/1742-6596/523/1/012009
   AnandTech, 2013, HAS RIV INT COR I747
   Angelini C., 2015, Geforce gtx titan x review: Can one gpu handle 4k?
   [Anonymous], 2018, Vivado High-Level Synthesis
   Arai Y., 1988, Transactions of the Institute of Electronics, Information and Communication Engineers E, VE71, P1095
   Arnold M, 1999, HARDW SOFTW CODES, P22, DOI 10.1109/HSC.1999.777385
   Buchfuhrer D, 2008, LECT NOTES COMPUT SC, V5125, P24, DOI 10.1007/978-3-540-70575-8_3
   cadence, 2009, ENCOUNTER R RTL COMP
   Chryssolouris G., 1996, Annals of the CIRP, V45, P581, DOI DOI 10.1016/S0007-8506(07)60512-5
   Cloutier MF, 2016, ELECTRONICS-SWITZ, V5, DOI 10.3390/electronics5040061
   Codrescu L, 2014, IEEE MICRO, V34, P34, DOI 10.1109/MM.2014.12
   Damodaran R., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P286, DOI 10.1109/VLSID.2012.85
   El-Rayis Ahmed Osman, 2014, THESIS
   Fasthuber R., 2013, Energy-Efficient Communication Processors: Design and Implementation for Emerging Wireless Systems
   Fisher JA, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P324, DOI 10.1109/MICRO.1996.566472
   FLEMING PJ, 1986, COMMUN ACM, V29, P218, DOI 10.1145/5666.5673
   GCC team, 2021, GNU COMPILER COLLECT
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Hameed Rehan, 2013, THESIS
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Huang Shihua, 2021, INTRINSIC WORKLOADES
   Ibrahim Amr Hussam, 2011, ANAL X86 64 INSTRUCT
   Intel, 2016, INSIDE 6 GEN INTEL C
   Kappen Gotz, 2006, APPL SPECIFIC INSTRU, P58
   Karuri Kingshuk, 2014, APPL ANAL TOOLS ASIP
   Kellerer W., 2018, IEEE COMMUNICATIONS, P2
   KIRKWOOD TBL, 1993, DRUG DEV IND PHARM, V19, P395, DOI 10.3109/03639049309038775
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   Lannoye E, 2012, IEEE T POWER SYST, V27, P922, DOI 10.1109/TPWRS.2011.2177280
   Liu F, 2016, 2016 INTERNATIONAL CONFERENCE ON INFORMATICS, MANAGEMENT ENGINEERING AND INDUSTRIAL APPLICATION (IMEIA 2016), P6, DOI 10.1109/CICED.2016.7576107
   Martinez MN, 2017, PHARMACEUTICS, V9, DOI 10.3390/pharmaceutics9020014
   Ndu Geoffrey, 2012, THESIS
   Null L., 2014, The Essentials of Computer Organization and Architecture
   Nvdia, 2021, GEFORCE
   Nvidia, 2022, CUDA ZONE
   Nvidia, 2014, WHIT NVIDIA TERG K1
   Oree V, 2016, APPL ENERG, V177, P683, DOI 10.1016/j.apenergy.2016.05.138
   Pereira P.M.M., 2016, INT J DISTRIB PARALL, V7, P1, DOI [10.5121/ijdps.2016.750, DOI 10.5121/IJDPS.2016.750]
   Qualcomm, 2021, HEXAGON SDK
   Qualcomm, 2016, HEXAGON SIMULATOR US
   Qualcomm, 2017, QUALCOMM HEXAGON DSP
   RABAEY JM, 2004, DIGITAL INTEGRATED C
   Rabbah Rodric, 2005, VERSATILITY VERSABEN
   Santarini M., 2014, Xcell Journal, P9
   Stigall Paul D., 1975, COMPUT ELECTR ENG, V2
   Sze V., 2020, EFFICIENT PROCESSING
   Texas Instruments, 2011, COE COMP STUDI
   Texas Instruments, 2014, TMS320C6745 TMS320C6
   Tomusk E, 2014, INT CONFER PARA, P495, DOI 10.1145/2628071.2628125
   van Berkel Kees, 2013, PROCESSOR VERSALIIY
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Wijtvliet M, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P235, DOI 10.1109/SAMOS.2016.7818353
   Wilcox RR, 2003, PSYCHOL METHODS, V8, P254, DOI 10.1037/1082-989X.8.3.254
   Willems Markus, 2019, SYNOPSIS
NR 55
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 37
DI 10.1145/3524861
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500003
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Gupta, S
   Khaleghi, B
   Salamat, S
   Morris, J
   Ramkumar, R
   Yu, J
   Tiwari, A
   Kang, J
   Imani, M
   Aksanli, B
   Rosing, TS
AF Gupta, Saransh
   Khaleghi, Behnam
   Salamat, Sahand
   Morris, Justin
   Ramkumar, Ranganathan
   Yu, Jeffrey
   Tiwari, Aniket
   Kang, Jaeyoung
   Imani, Mohsen
   Aksanli, Baris
   Rosing, Tajana Simunic
TI Store-n-Learn: Classification and Clustering with Hyperdimensional
   Computing across Flash Hierarchy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hyperdimensional computing; in-storage computing; classification;
   clustering
AB Processing large amounts of data, especially in learning algorithms, poses a challenge for current embedded computing systems. Hyperdimensional (HD) computing (HDC) is a brain-inspired computing paradigm that works with high-dimensional vectors called hypervectors. HDC replaces several complex learning computations with bitwise and simpler arithmetic operations at the expense of an increased amount of data due to mapping the data into high-dimensional space. These hypervectors, more often than not, cannot be stored in memory, resulting in long data transfers from storage. In this article, we propose Store-n-Learn, an in-storage computing solution that performs HDC classification and clustering by implementing encoding, training, retraining, and inference across the flash hierarchy. To hide the latency of training and enable efficient computation, we introduce the concept of batching in HDC. We also present on-chip acceleration for HDC encoding in flash planes. This enables us to exploit the high parallelism provided by the flash hierarchy and encode multiple data points in parallel in both batched and non-batched fashion. Store-n-Learn also implements a single top-level FPGA accelerator with novel implementations for HDC classification training, retraining, inference, and clustering on the encoded data. Our evaluation over 10 popular datasets shows that Store-n-Learn is on average 222x (543x) faster than CPU and 10.6x (7.3x) faster than the state-of-the-art in-storage computing solution, INSIDER for HDC classification (clustering).
C1 [Gupta, Saransh; Khaleghi, Behnam; Salamat, Sahand; Morris, Justin; Ramkumar, Ranganathan; Yu, Jeffrey; Tiwari, Aniket; Kang, Jaeyoung; Imani, Mohsen; Rosing, Tajana Simunic] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Aksanli, Baris] San Diego State Univ, 5500 Campanile Dr, San Diego, CA 92182 USA.
C3 University of California System; University of California San Diego;
   California State University System; San Diego State University
RP Gupta, S (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM sgupta@ucsd.edu; bkhalegh@ucsd.eduucsd.eduucsd.eduucsd.edu;
   sasalama@ucsd.edu; justinmorris@ucsd.edu; rramkuma@ucsd.edu;
   jey070@ucsd.edu; artiwari@ucsd.edu; j5kang@ucsd.edu; m.imani@uci.edu;
   baksanli@sdsu.edu; tajana@ucsd.edu
RI Morris, Justin/GVU-1932-2022; Gupta, Saransh/Z-5353-2019
OI Gupta, Saransh/0000-0001-5814-3934; Salamat, Sahand/0000-0002-3022-8212;
   Morris, Justin/0000-0002-7921-2561; Aksanli, Baris/0000-0001-6347-9061
FU CRISP - DARPA; SRC-Global Research Collaboration grants; NSF [1527034,
   1730158, 1826967, 1911095, 2003279]
FX This work was supported in part by CRISP, one of six centers in JUMP, an
   SRC program sponsored by DARPA, in part by SRC-Global Research
   Collaboration grants, and also NSF grants 1527034, 1730158, 1826967,
   1911095, and 2003279.
CR [Anonymous], 2017, ANN IEEE SYM FIELD P, DOI DOI 10.1109/FCCM.2017.43
   [Anonymous], 2016, PR IEEE COMP DESIGN
   Asgarinejad F, 2020, IEEE ENG MED BIO, P536, DOI 10.1109/EMBC44109.2020.9175328
   Benatti Simone, 2014, 7th International Conference on Bio-Inspired Systems and Signal Processing (BIOSIGNALS 2014). Proceedings, P45
   Cheong W, 2018, ISSCC DIG TECH PAP I, P338, DOI 10.1109/ISSCC.2018.8310322
   Everingham M, 2015, INT J COMPUT VISION, V111, P98, DOI 10.1007/s11263-014-0733-5
   Fisher R., 1988, UCI machine learning repository
   Ge LL, 2020, IEEE CIRC SYST MAG, V20, P30, DOI 10.1109/MCAS.2020.2988388
   Griffin G., 2007, CALTECH 256 OBJECT C
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   Guo YH, 2021, ASIA S PACIF DES AUT, P384, DOI 10.1145/3394885.3431553
   Gupta S, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240811
   Imani Mohsen, 2018, 2018 IEEE EMBS International Conference on Biomedical & Health Informatics (BHI), P271, DOI 10.1109/BHI.2018.8333421
   Imani M, 2020, IEEE T COMPUT AID D, V39, P2268, DOI 10.1109/TCAD.2019.2954472
   Imani M, 2019, IEEE INT CONF CLOUD, P435, DOI 10.1109/CLOUD.2019.00076
   Imani M, 2020, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA47549.2020.00011
   Imani M, 2019, ANN IEEE SYM FIELD P, P190, DOI 10.1109/FCCM.2019.00034
   Imani M, 2019, DES AUT TEST EUROPE, P126, DOI [10.23919/date.2019.8714821, 10.23919/DATE.2019.8714821]
   Imani M, 2019, DES AUT TEST EUROPE, P1591, DOI [10.23919/date.2019.8715147, 10.23919/DATE.2019.8715147]
   Imani M, 2018, DES AUT CON, DOI 10.1145/3195970.3196060
   Imani M, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), P97
   Imani M, 2017, INT S HIGH PERF COMP, P445, DOI 10.1109/HPCA.2017.28
   Imani Mohsen, 2019, P 2019 IEEE EMBS INT
   Jo I, 2016, PROC VLDB ENDOW, V9, P924
   Kanerva P, 2009, COGN COMPUT, V1, P139, DOI 10.1007/s12559-009-9009-8
   Karunaratne G, 2020, NAT ELECTRON, V3, P327, DOI 10.1038/s41928-020-0410-3
   Kim Y, 2020, DES AUT TEST EUROPE, P115, DOI 10.23919/DATE48585.2020.9116397
   Kim Y, 2018, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS (IOT'18), DOI 10.1145/3277593.3277617
   Koo G, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P219, DOI 10.1145/3123939.3124553
   Li BJ, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P137, DOI 10.1145/3132747.3132756
   Mailthody VS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P224, DOI 10.1145/3352460.3358320
   Neubert P, 2019, KUNSTL INTELL, V33, P319, DOI 10.1007/s13218-019-00623-z
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Rahimi A, 2016, I SYMPOS LOW POWER E, P64, DOI 10.1145/2934583.2934624
   Rahimi Abbas, 2017, P 10 EAI INT C BIO I
   Räsänen OJ, 2016, IEEE T NEUR NET LEAR, V27, P1878, DOI 10.1109/TNNLS.2015.2462721
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Schmuck M, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3314326
   Seshadri S., 2014, P 11 USENIX S OPERAT
   Thrun MC, 2020, DATA BRIEF, V30, DOI 10.1016/j.dib.2020.105501
   UCI Machine Learning Repository, 2010, CARD DAT SET
   UCI Machine Learning Repository, 2012, DAIL SPORTS ACT DAT
   UCIMachine Learning Repository, 1994, ISOLET DAT SET
   Wu TF, 2018, ISSCC DIG TECH PAP I, P492, DOI 10.1109/ISSCC.2018.8310399
NR 44
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 22
DI 10.1145/3503541
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100002
OA Bronze
DA 2024-07-18
ER

PT J
AU Lin, YS
   Liang, YP
   Chen, TY
   Chang, YH
   Chen, SH
   Wei, HW
   Shih, WK
AF Lin, Yi-Syuan
   Liang, Yu-Pei
   Chen, Tseng-Yi
   Chang, Yuan-Hao
   Chen, Shuo-Han
   Wei, Hsin-Wen
   Shih, Wei-Kuan
TI How to Enable Index Scheme for Reducing theWriting Cost of DNA Storage
   on Insertion and Deletion
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Molecular DNA; data storage; indexing scheme; data update
ID DIGITAL INFORMATION; ROBUST
AB Recently, the requirement of storing digital data has been growing rapidly; however, the conventional storage medium cannot satisfy these huge demands. Fortunately, thanks to biological technology development, storing digital data into deoxyribonucleic acid (DNA) has become possible in recent years. Furthermore, because of the attractive features (e.g., high storing density, long-term durability, and stability), DNA storage has been regarded as a potential alternative storage medium to store massive digital data in the future. Nevertheless, reading and writing digital data over DNA requires a series of extremely time-consuming processes (i.e., DNA sequencing and DNA synthesis). More specifically, among the two costs, the writing cost is the predominant cost of a DNA data storage system. Therefore, to enable efficient DNA storage, this article proposes an index management scheme for reducing the number of accesses to DNA storage. Additionally, this article introduces a new DNA data encoding format with VERA (Version Editing Recovery Approach) to reduce the total writing bits while inserting and deleting the data. To the best of our knowledge, this work is the first work to provide a total data management solution for DNA storage. According to the experimental results, the proposed design with VERA can reduce the cost by 77% and improve the performance by 71% compared to the append-only methods.
C1 [Lin, Yi-Syuan; Shih, Wei-Kuan] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Liang, Yu-Pei] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan.
   [Chen, Tseng-Yi] Natl Cent Univ, Dept Comp Sci & Informat Engn, Taoyuan, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Chen, Shuo-Han] Natl Taipei Univ Technol, Dept Comp Sci, Taipei, Taiwan.
   [Wei, Hsin-Wen] Tamkang Univ, Dept Elect Engn, New Taipei, Taiwan.
C3 National Tsing Hua University; National Chung Cheng University; National
   Central University; Academia Sinica - Taiwan; National Taipei University
   of Technology; Tamkang University
RP Lin, YS (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM essen@gapp.nthu.edu.tw; betty171920@iis.sinica.edu.tw;
   tychen@g.ncu.edu.tw; johnson@iis.sinica.edu.tw; shchen@ntut.edu.tw;
   hwwei@mail.tku.edu.tw; wshih@cs.nthu.edu.tw
FU Academia Sinica [AS-IA-111-M01, AS-GCS-110-08, AS-CDA-107-M05]; Ministry
   of Science and Technology of Taiwan [108-2221-E-008-099-MY3,
   109-2221-E-007-076-MY2, 109-2222-E-027-007-MY3, 110-2221-E-032-003,
   110-2223-E-001-001, 110-2218-E-415-001-MBK, 110-2221-E-007-034-MY3]
FX This work was partially supported by Academia Sinica under Grants No.
   AS-IA-111-M01, No. AS-GCS-110-08, and No. AS-CDA-107-M05 and Ministry of
   Science and Technology of Taiwan under Grants No.
   108-2221-E-008-099-MY3, No. 109-2221-E-007-076-MY2, No.
   109-2222-E-027-007-MY3, No. 110-2221-E-032-003, No. 110-2223-E-001-001,
   No. 110-2218-E-415-001-MBK, and No. 110-2221-E-007-034-MY3.
CR [Anonymous], 2020, Cisco annual Internet report (2018-2023) white paper
   Bio Basic Inc, 2017, DNA SEQ PRIC
   Blawat M, 2016, PROCEDIA COMPUT SCI, V80, P1011, DOI 10.1016/j.procs.2016.05.398
   Bornhol J, 2016, ACM SIGPLAN NOTICES, V51, P637, DOI [10.1145/2872362.2872397, 10.1145/2954679.2872397]
   Bryksin AV, 2010, BIOTECHNIQUES, V48, P463, DOI 10.2144/000113418
   Carlson Rob, 2016, DNA TRANSISTORSO
   Ceze L, 2019, NAT REV GENET, V20, P456, DOI 10.1038/s41576-019-0125-3
   Choi Y, 2019, SCI REP-UK, V9, DOI 10.1038/s41598-019-43105-w
   Church GM, 2012, SCIENCE, V337, P1628, DOI 10.1126/science.1226355
   Erlich Y, 2017, SCIENCE, V355, P950, DOI 10.1126/science.aaj2038
   Extance A, 2016, NATURE, V537, P22, DOI 10.1038/537022a
   Fritz MHY, 2011, GENOME RES, V21, P734, DOI 10.1101/gr.114819.110
   Goldman N, 2013, NATURE, V494, P77, DOI 10.1038/nature11875
   Goodwin S, 2016, NAT REV GENET, V17, P333, DOI 10.1038/nrg.2016.49
   Grass RN, 2015, ANGEW CHEM INT EDIT, V54, P2552, DOI 10.1002/anie.201411378
   Heckel Reinhard, 2017, 2017 IEEE International Symposium on Information Theory (ISIT), P3130, DOI 10.1109/ISIT.2017.8007106
   Jahaan Alam, 2017, INT J ADV RES COMPUT, V8, P3
   Kchouk M, 2017, GENERATIONS SEQUENCI
   Kosuri S, 2014, NAT METHODS, V11, P499, DOI [10.1038/NMETH.2918, 10.1038/nmeth.2918]
   Lim SH, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126924
   Lin KN, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-020-16797-2
   MATTEUCCI MD, 1981, J AM CHEM SOC, V103, P3185, DOI 10.1021/ja00401a041
   Meiser LC, 2020, NAT PROTOC, V15, P86, DOI 10.1038/s41596-019-0244-5
   Newman S, 2019, NAT COMMUN, V10, DOI 10.1038/s41467-019-09517-y
   Organick L, 2018, NAT BIOTECHNOL, V36, P242, DOI 10.1038/nbt.4079
   Synbio Technologies, 2021, GEN SYNTH
   [王柳月 Wang Liuyue], 2019, [生物技术通报, Biotechnology Bulletin], V35, P196
   Yazdi SMHT, 2015, SCI REP-UK, V5, DOI 10.1038/srep14138
   Zhang PP, 2013, GENE, V524, P347, DOI 10.1016/j.gene.2013.03.126
   Zhirnov V, 2016, NAT MATER, V15, P366, DOI 10.1038/nmat4594
NR 30
TC 0
Z9 0
U1 0
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 30
DI 10.1145/3516482
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100010
DA 2024-07-18
ER

PT J
AU Chen, X
   Ogras, U
   Chakrabarti, C
AF Chen, Xing
   Ogras, Umit
   Chakrabarti, Chaitali
TI Probabilistic Risk-Aware Scheduling with Deadline Constraint for
   Heterogeneous SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE System on Chip(SoC); heterogeneous SoC; scheduling algorithm; static
   scheduling; dynamic scheduling
ID PARALLEL APPLICATIONS; EFFICIENT; ALGORITHM; TASKS
AB Hardware Trojans can compromise System-on-Chip (SoC) performance. Protection schemes implemented to combat these threats cannot guarantee 100% detection rate and may also introduce performance overhead. This paper defines the risk of running a job on an SoC as a function of the misdetection rate of the hardware Trojan detection methods implemented on the cores in the SoC. Given the user-defined deadlines of each job, our goal is to minimize the job-level risk as well as the deadline violation rate for both static and dynamic scheduling scenarios. We assume that there is no relationship between the execution time and risk of a task executed on a core. Our risk-aware scheduling algorithm first calculates the probability of possible task allocations and then uses it to derive the task-level deadlines. Each task is then allocated to the core with minimum risk that satisfies the task-level deadline. In addition, in dynamic scheduling, where multiple jobs are injected randomly, we propose to explicitly operate with a reduced virtual deadline to avoid possible future deadline violations. Simulations on randomly generated graphs show that our static scheduler has no deadline violations and achieves 5.1%-17.2% lower job-level risk than the popular Earliest Time First (ETF) algorithm when the deadline constraint is 1.2x-3.0x the makespan of ETF. In the dynamic case, the proposed algorithm achieves a violation rate comparable to that of Earliest Deadline First (EDF), an algorithm optimized for dynamic scenarios. Even when the injection rate is high, it outperforms EDF with 8.4%-10% lower risk when the deadline is 1.5x-3.0x the makespan of ETF.
C1 [Chen, Xing; Chakrabarti, Chaitali] Arizona State Univ, Tempe, AZ 85281 USA.
   [Ogras, Umit] Univ Wisconsin Madison, Madison, WI 53706 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Wisconsin System; University of Wisconsin Madison
RP Chen, X (corresponding author), Arizona State Univ, Tempe, AZ 85281 USA.
EM xchen382@asu.edu; uogras@wisc.edu; chaitali@asu.edu
RI Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535
FU Air Force Research Laboratory (AFRL); Defense Advanced Research Projects
   Agency (DARPA) [FA8650-18-2-7860]
FX This material is based on research sponsored by Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA)
   under agreement number FA8650-18-2-7860.
CR [Anonymous], 2009, INT BUS MACH CORP, V46, P157
   Arabnejad H, 2016, FUTURE GENER COMP SY, V55, P29, DOI 10.1016/j.future.2015.07.021
   Arabnejad V, 2019, FUTURE GENER COMP SY, V100, P98, DOI 10.1016/j.future.2019.04.029
   Arda SE, 2020, IEEE T COMPUT, V69, P1248, DOI 10.1109/TC.2020.2986963
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Bloom G, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P100, DOI 10.1109/HST.2009.5224959
   Blythe J, 2005, 2005 IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, P759
   Chakraborty RS, 2017, IEEE T EMERG TOP COM, V5, P260, DOI 10.1109/TETC.2017.2654268
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Denninnart C, 2018, LECT NOTES COMPUT SC, V11236, P828, DOI 10.1007/978-3-030-03596-9_59
   Djigal H, 2021, IEEE T PARALL DISTR, V32, P1057, DOI 10.1109/TPDS.2020.3041829
   Doly SA, 2020, CONF REC ASILOMAR C, P6, DOI 10.1109/IEEECONF51394.2020.9443402
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Gross D., 2008, FUNDAMENTALS QUEUEIN, DOI DOI 10.1002/9781118625651
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Hoque T, 2018, IEEE VLSI TEST SYMP
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Jiang W, 2017, J PARALLEL DISTR COM, V100, P1, DOI 10.1016/j.jpdc.2016.10.004
   Jin Y, 2014, DES AUT TEST EUROPE
   Jing Huang, 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V40, P2481, DOI 10.1109/TCAD.2021.3049688
   Kargahi M, 2005, MASCOTS 2005:13TH IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, P201, DOI 10.1109/MASCOTS.2005.44
   Kooti H., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P141, DOI 10.1109/ASPDAC.2011.5722174
   Krishnakumar A, 2020, IEEE T COMPUT AID D, V39, P4064, DOI 10.1109/TCAD.2020.3012861
   Li XB, 2018, IEEE T PARALL DISTR, V29, P556, DOI 10.1109/TPDS.2017.2766069
   Li XB, 2016, IEEE ACM INT SYMP, P106, DOI 10.1109/CCGrid.2016.49
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Mishra SK, 2018, IEEE T IND INFORM, V14, P4497, DOI 10.1109/TII.2018.2791619
   Nowroz AN, 2014, IEEE T COMPUT AID D, V33, P1792, DOI 10.1109/TCAD.2014.2354293
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   Qureshi MS, 2020, INT J DISTRIB SENS N, V16, DOI 10.1177/1550147720932750
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   Safari M, 2018, J SUPERCOMPUT, V74, P5578, DOI 10.1007/s11227-018-2498-z
   Saharawat Shalu, 2020, Proceedings of International Conference on IoT Inclusive Life (ICIIL 2019). Lecture Notes in Networks and Systems (LNNS 116), P365, DOI 10.1007/978-981-15-3020-3_33
   Sahoo S, 2021, IEEE T SERV COMPUT, V14, P1662, DOI 10.1109/TSC.2019.2906870
   Sartor AL, 2020, IEEE COMPUT ARCHIT L, V19, P63, DOI 10.1109/LCA.2020.2992182
   Sayadi H, 2019, DES AUT TEST EUROPE, P728, DOI [10.23919/date.2019.8715080, 10.23919/DATE.2019.8715080]
   Shah A., 2010, 2010 1st International Conference on Parallel, Distributed and Grid Computing (PDGC 2010), P44, DOI 10.1109/PDGC.2010.5679608
   Shujin Cao, 2019, 2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC/SmartCity/DSS). Proceedings, P98, DOI 10.1109/HPCC/SmartCity/DSS.2019.00029
   Stavrinides GL, 2018, 2018 IEEE 6TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD 2018), P33, DOI 10.1109/FiCloud.2018.00013
   Stavrinides GL, 2015, 2015 3RD INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD) AND INTERNATIONAL CONFERENCE ON OPEN AND BIG (OBD), P231, DOI 10.1109/FiCloud.2015.93
   Stavrinides Georgios L., 2016, P 6 INT S BUSINESS M, P144
   Sun YD, 2020, IEEE T PARALL DISTR, V31, P51, DOI 10.1109/TPDS.2019.2926721
   Tang XY, 2011, IEEE T COMPUT, V60, P1017, DOI 10.1109/TC.2010.117
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Vijayan A, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3391890
   Wu QW, 2017, IEEE T PARALL DISTR, V28, P3401, DOI 10.1109/TPDS.2017.2735400
   Wu TF, 2016, IEEE T COMPUT AID D, V35, P521, DOI 10.1109/TCAD.2015.2474373
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Yassa S, 2013, SCI WORLD J, DOI 10.1155/2013/350934
   Zhou JL, 2020, IEEE T SERV COMPUT, V13, P745, DOI 10.1109/TSC.2019.2963301
NR 53
TC 2
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 15
DI 10.1145/3489409
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800002
DA 2024-07-18
ER

PT J
AU Zou, Y
   Abu Zubair, K
   Alwadi, M
   Shadab, RM
   Gandham, S
   Awad, A
   Lin, MJ
AF Zou, Yu
   Abu Zubair, Kazi
   Alwadi, Mazen
   Shadab, Rakin Muhammad
   Gandham, Sanjay
   Awad, Amro
   Lin, Mingjie
TI ARES: Persistently Secure Non-Volatile Memory with Processor-transparent
   and Hardware-friendly Integrity Verification and Metadata Recovery
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
ID COST; FPGA; AES
AB Emerging byte-addressable Non-Volatile Memory (NVM) technology, although promising superior memory density and ultra-low energy consumption, poses unique challenges to achieving persistent data privacy and computing security, both of which are critically important to the embedded and loT applications. Specifically, to successfully restore NVMs to their working states after unexpected system crashes or power failure, maintaining and recovering all the necessary security-related metadata can severely increase memory traffic, degrade runtime performance, exacerbate write endurance problem, and demand costly hardware changes to off-the-shelf processors.
   In this article, we designed and implemented ARES, a new FPGA-assisted processor-transparent security mechanism that aims at efficiently and effectively achieving all three aspects of a security triad- confidentiality, integrity, and recoverability-in modern embedded computing. Given the growing prominence of CPU-FPGA heterogeneous computing architectures, ARES leverages FPGA's hardware reconfigurability to offload performance-critical and security-related functions to the progranunable hardware without microprocessors' involvement. In particular, recognizing that the traditional Merkle tree caching scheme cannot fully exploit FPGA's parallelism due to its sequential and recursive function calls, we (1) proposed a Merkle tree cache architecture that partitions a unified cache into multiple levels with parallel accesses and (2) further designed a novel Merkle tree scheme that flattened and reorganized the computation in the traditional Merkle tree verification and update processes to fully exploit the parallel cache ports and to fully pipeline time-consuming hashing operations. Beyond that, to accelerate the metadata recovery process, multiple parallel recovery units are instantiated to recover counter metadata and multiple Merkle sub-trees.
   Our hardware prototype of the ARES system on a Xilinx U200 platform shows that ARES achieved up to 1.4x lower latency and 2.6x higher throughput against the baseline implementation, while metadata recovery time was shortened by 1.8 times. When integrated with an embedded processor, neither hardware changes nor software changes are required. We also developed a theoretical framework to analytically model and explain experimental results.
C1 [Zou, Yu; Alwadi, Mazen; Shadab, Rakin Muhammad; Gandham, Sanjay; Lin, Mingjie] Univ Cent Florida, Orlando, FL 32816 USA.
   [Abu Zubair, Kazi; Awad, Amro] North Carolina State Univ, Raleigh, NC USA.
C3 State University System of Florida; University of Central Florida; North
   Carolina State University
RP Zou, Y (corresponding author), Univ Cent Florida, Orlando, FL 32816 USA.
EM yuzou@knights.ucf.edu; kabuzub@ncsu.edu; mazen.alwadi@knights.ucf.edu;
   rsrakin@knights.ucf.edu; sanjaygandham@knights.ucf.edu; ajawad@ncsu.edu;
   mingjie.lin@ucf.edu
RI Abu Zubair, Kazi/CAF-5081-2022; Shadab, Rakin/KLY-4669-2024
FU Defense Advanced Research Projects Agency
FX The views, opinions and/or findings expressed are those of the author
   and should not be interpreted as representing the official views or
   policies of the Department of Defense or the U.S. Government. This
   research was developed with funding from the Defense Advanced Research
   Projects Agency.
CR Abu Zubair K, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P157, DOI 10.1145/3307650.3322252
   Alwadi M., 2020, IEEE Transactions on Dependable and Secure Computing
   [Anonymous], 2013, Forbes
   [Anonymous], 2016, Deprecating the PCOMMIT Instruction
   Awad A, 2016, ACM SIGPLAN NOTICES, V51, P263, DOI 10.1145/2954679.2872377
   Chodowiec P, 2003, LECT NOTES COMPUT SC, V2779, P319, DOI 10.1007/978-3-540-45238-6_26
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Eastlake D., 2001, US Secure Hash Algorithm, V1
   Edirisooriya Samantha J., 2018, US Patent, Patent No. [10,127,968, 10127968]
   Edward Suh G., 2003, ACM INT C, P160, DOI 10.1145/782814.782838
   Elbaz R, 2007, LECT NOTES COMPUT SC, V4727, P289
   Eric Hall W., 2005, SELECTED AREAS CRYPT, P95
   Fan Y., 2019, I SYMP CONSUM ELECTR, P1, DOI [10.1109/ICCE.2019.8662037, DOI 10.1109/icce.2019.8662037]
   Freij A, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P14, DOI 10.1109/MICRO50266.2020.00015
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   Good T, 2005, LECT NOTES COMPUT SC, V3659, P427
   Intel, 2020, INT SGX
   Intel, 2020, INT ARCH MEM ENCR TE
   Intel, 2020, INT OPT PERS MEM WRI
   Lee C, 2020, INT S HIGH PERF COMP, P502, DOI 10.1109/HPCA47549.2020.00048
   Liu SH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P143, DOI 10.1145/3307650.3322206
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   Pallister James, 2013, ARXIV13085174
   Rogers B, 2007, INT SYMP MICROARCH, P183, DOI 10.1109/MICRO.2007.16
   Szefer J., 2014, Hardware and Architectural Support for Security and Privacy (HASP), P1
   Vig Saru, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P213, DOI 10.1109/ISVLSI.2017.45
   Vig S, 2021, ASIA S PACIF DES AUT, P402, DOI 10.1145/3394885.3431593
   Vig S, 2019, IEEE T VLSI SYST, V27, P2331, DOI 10.1109/TVLSI.2019.2923004
   Vig S, 2018, DES AUT TEST EUROPE, P642, DOI 10.23919/DATE.2018.8342089
   Werner M, 2017, I C FIELD PROG LOGIC
   Xilinx, 2018, UG909 VIV PART REC
   Yang F, 2020, ACM T STORAGE, V16, DOI 10.1145/3381835
   Ye Mao, 2018, Technical Report
   Yu Zou, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P326, DOI 10.1109/ISVLSI.2019.00066
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
   Zuo PF, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P479, DOI 10.1145/3352460.3358290
NR 36
TC 4
Z9 4
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 11
DI 10.1145/3492735
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400012
DA 2024-07-18
ER

PT J
AU Akdur, D
AF Akdur, Deniz
TI Skills Gaps in the Industry: Opinions of Embedded Software Practitioners
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hard skills; soft skills; industry academia collaboration; software
   engineering education; embedded software industry; practitioner survey
ID EDUCATION; KNOWLEDGE
AB Many practitioners in the software-intensive embedded industry often face difficulties after beginning their careers due to misalignment of the skills learned at the university with what is required in the workplace. Companies spend crucial resources to train personnel whose academic backgrounds are not only based on "computing disciplines" but also on non-computing ones. Analyzing the gap between the software industry and academia is important for three reasons: (1) for employers, hiring properly trained practitioners allows them to spend less time in training them while incorporating them more efficiently into the workforce; (2) for practitioners, knowing the most important skillset is helpful to increase their chance of employability; and (3) for academia, understanding the necessary skillset is critical to making curriculum changes. To achieve these objectives, we conducted a survey that yielded responses from 659 software professionals working worldwide in different roles. In this study, we only included the responses of 393 embedded software practitioners whose undergraduate degree was completed in Turkey, working in 10 countries. This article sheds light on the most important skills in the embedded software industry by presenting various cross-factor analyses. Understanding the coverage of these skills in the curriculum (mostly in Turkish universities) helps bridge the gaps, which can and should be achieved through more Industry Academia Collaborations (IACs).
C1 [Akdur, Deniz] ASELSAN Inc, Ankara, Turkey.
C3 Aselsan
RP Akdur, D (corresponding author), ASELSAN Inc, Ankara, Turkey.
EM denizakdur@aselsan.com.tr
RI Akdur, Deniz/J-9392-2017
OI Akdur, Deniz/0000-0001-8966-2649
CR Aasheim C. L., 2011, SE INFORMS
   Aasheim C. L., 2009, J INFORM SYSTEMS ED, V20
   Aasheim CL, 2009, J COMPUT INFORM SYST, V49, P48
   ACM, 2019, CURR REC
   ACM, 2016, CURRICULUM GUIDELINE
   ACM, 2013, CURRICULUM GUIDELINE
   ACM, 2014, CURRICULUM GUIDELINE
   ACM AIS and IEEE-CS, 2005, COMP CURR OV REP
   Akdur D., 2015, INT C MOD DRIV ENG S
   Akdur D., 2019, SURVEY FORM BRIDGING
   Akdur D., 2019, 13 TURK NAT SOFTW EN
   Akdur D., 2019, MEDD C EMBED COMPUT, P1, DOI [DOI 10.1109/MECO.2019.8760101, 10.1109/MECO.2019.8760101, DOI 10.1109/meco.2019.8760101]
   Akdur D., 2020, MENDELEY DATA, Vv1, DOI [10.17632/ fx537tpw6f.1, DOI 10.17632/FX537TPW6F.1]
   Akdur D., 2020, TURK J MATH COMPUT S, V12, P92, DOI [10.47000/tjmcs.789945, DOI 10.47000/TJMCS.789945]
   Akdur D, 2018, J SYST ARCHITECT, V91, P62, DOI 10.1016/j.sysarc.2018.09.007
   Akdur D, 2018, EUROMICRO CONF PROC, P132, DOI 10.1109/SEAA.2018.00030
   Anderson KJB, 2010, ENG STUD, V2, P153, DOI 10.1080/19378629.2010.519772
   [Anonymous], 2012, CASE STUDY RES SOFTW, DOI DOI 10.1002/9781118181034
   [Anonymous], 2005, ACM T EMBEDDED COMPU
   [Anonymous], 2007, GUIDE ADV EMPIRICAL
   [Anonymous], 2015, BBC
   [Anonymous], 2017, S ENG GLOBAL EC
   B. University, 2000, 461 CS B U
   Bourque Pierre, 2014, SWEBOK: Guide to the Software Engineering Body of Knowledge, V3rd
   CoHE, 2019, COUNC HIGH ED TURK
   Demirörs O, 2015, IT PROF, V17, P10, DOI 10.1109/MITP.2015.37
   Garousi V, 2019, J SYST SOFTWARE, V156, P65, DOI 10.1016/j.jss.2019.06.044
   Groves Robert., 2009, SURV METHODOL, V2nd, P217
   Henkel J, 2020, IEEE DES TEST, V37, P4, DOI 10.1109/MDAT.2020.3037270
   Kitchenham B, 2005, J SYST SOFTWARE, V74, P325, DOI 10.1016/j.jss.2004.03.016
   Lethbridge TC, 2000, COMPUTER, V33, P44, DOI 10.1109/2.841783
   Lethbridge TC, 1998, 11TH CONFERENCE ON SOFTWARE ENGINEERING EDUCATION, PROCEEDINGS, P56, DOI 10.1109/CSEE.1998.658300
   Liebenberg J., 2014, WORLD ACAD SCI ENG T, V8, P2604
   Liebenberg J, 2015, IND HIGHER EDUC, V29, P221, DOI 10.5367/ihe.2015.0254a
   Linaker J., 2015, Guidelines for Conducting Surveys in Software Engineering
   Marwedel P, 2020, IEEE DES TEST, V37, P56, DOI 10.1109/MDAT.2020.3009613
   Marwedel P, 2020, IEEE DES TEST, V37, P5, DOI 10.1109/MDAT.2020.3009638
   McMurtrey ME, 2008, J INF TECHNOL EDUC-R, V7, P101
   Nair BB, 2020, IEEE DES TEST, V37, P16, DOI 10.1109/MDAT.2020.3012110
   Patacsil F., 2017, Journal of Technology and Science Education, V7, P347, DOI DOI 10.3926/JOTSE.271
   Sami M., 2017, ACM SIGBED Review, V14, P22
   Stevens D, 2011, J COMPUT INFORM SYST, V51, P85
   Surakka S, 2007, COMMUN ACM, V50, P73, DOI 10.1145/1188913.1188920
   Törngren M, 2017, INTELL DAT CENT SYST, P3, DOI 10.1016/B978-0-12-803801-7.00001-8
   Törngren M, 2020, IEEE DES TEST, V37, P8, DOI 10.1109/MDAT.2020.3012087
   Trevelyan J., 2014, The making of an expert engineer
   Trevelyan J, 2019, EUR J ENG EDUC, V44, P821, DOI 10.1080/03043797.2019.1681631
   Tulgan B., 2015, Bridging the Soft Skills Gap: How to Teach the Missing Basics to Today's Young Talent, DOI DOI 10.1002/9781119171409
   Ueter N, 2020, IEEE DES TEST, V37, P39, DOI 10.1109/MDAT.2020.3012085
   Watson C., 2017, 28 ANN C AUSTRALASIA, P785
   WESE, 2020, WORKSH EMB CYB PHYS
   Wohlin C., 2012, Experimentation in Software Engineering
NR 52
TC 5
Z9 5
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 43
DI 10.1145/3463340
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100006
DA 2024-07-18
ER

PT J
AU Venkataramani, V
   Kulkarni, A
   Mitra, T
   Peh, LSA
AF Venkataramani, Vanchinathan
   Kulkarni, Aditi
   Mitra, Tulika
   Peh, Li-Shiuan
TI SPECTRUM: A Software-defined Predictable Many-core Architecture for
   LTE/5G Baseband Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Time-predictable architecture; LTE; 5G; baseband processing; many-cores;
   low-power
ID NETWORK; DESIGN; LATENCY
AB Wireless communication standards such as Long-term Evolution (LTE) are rapidly changing to support the high data-rate of wireless devices. The physical layer baseband processing has strict real-time deadlines, especially in the next-generation applications enabled by the 5G standard. Existing basestation transceivers utilize customized DSP cores or fixed-function hardware accelerators for physical layer baseband processing. However, these approaches incur significant non-recurring engineering costs and are inflexible to newer standards or updates. Software-programmable processors oiler more adaptability. However, it is challenging to sustain guaranteed worst-case latency and throughput at reasonably low-power on shared-memory many-core architectures featuring inherently unpredictable design choices, such as caches and Network-on-chip (NoC).
   We propose SPECTRUM, a predictable, software-defined many-core architecture that exploits the massive parallelism of the LTE/5G baseband processing workload. The focus is on designing scalable lightweight hardware that can be programmed and defined by sophisticated software mechanisms. SPEC1RUM employs hundreds of lightweight in-order cores augmented with custom instructions that provide predictable timing, a purely software-scheduled NoC that orchestrates the communication to avoid any contention, and per-core software-controlled scratchpad memory with deterministic access latency. Compared to many-core architecture like Skylake-SP (average power 215 W) that drops 14% packets at high-traffic load, 256-core SPECARUM by definition has zero packet drop rate at significantly lower average power of 24 W. SPECTRUM consumes 2.11x lower power than C66x DSP cores+accelerator platform in baseband processing. We also enable SPECTRUM to handle dynamic workloads with multiple service categories present in 5G mobile network (Enhanced Mobile Broadband (eMBB), Ultra-reliable and Low-latency Communications (URLLC), and Massive Machine Type Communications (mMTC)), using a run-time scheduling and mapping algorithm. Experimental evaluations show that our algorithm performs task/NoC mapping at run-time on fewer cores compared to the static mapping (that reserves cores exclusively for each service category) while still meeting the differentiated latency and reliability requirements.
C1 [Venkataramani, Vanchinathan; Kulkarni, Aditi; Mitra, Tulika; Peh, Li-Shiuan] Natl Univ Singapore, Sch Comp, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
C3 National University of Singapore
RP Venkataramani, V (corresponding author), Natl Univ Singapore, Sch Comp, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
EM vvanchi@comp.nus.edu.sg; aditi@comp.nus.edu.sg; tulika@comp.nus.edu.sg;
   peh@comp.nus.edu.sg
RI Mitra, Tulika/HCI-5887-2022
FU National Research Foundation, Prime Minister's Office, Singapore under
   its Industry-IHL Partnership Grant [NRF2015-IIP003];  [NRF-RSSS2016-05]
FX This work is supported by the National Research Foundation, Prime
   Minister's Office, Singapore under its Industry-IHL Partnership Grant
   No. NRF2015-IIP003 and in part by Grant No. NRF-RSSS2016-05.
CR 3GPP, 2017, 36213 3GPP TS
   3GPP, 2017, 36211 3GPP TS
   3GPP, 2018, 25104 3GPP TS
   Altmeyer S, 2014, EUROMICRO, P15, DOI 10.1109/ECRTS.2014.11
   [Anonymous], 2019, Lte ue category class definitions
   [Anonymous], 2013, Soc and asic design at ericsson
   [Anonymous], 2010, NS 3 NETW SIM
   [Anonymous], 2011, Lte baseband targeted design platform
   [Anonymous], 2016, Transcede t3k concurrent dual-mode soc family communiation infrastructure
   [Anonymous], 2019, Ericsson mobility report June 2019
   [Anonymous], 2009, Alcatel-lucent 9926 digital 2u enodeb baseband unit
   [Anonymous], 2014, Open air interface
   [Anonymous], 2012, Octean fusion-m cn73xx
   [Anonymous], 2011, Temperature Control Solution of Communication Base Station
   [Anonymous], 2012, Lte baseband targeted design platform
   [Anonymous], 2017, Lte 3gpp releases overview
   [Anonymous], 2010, Amber ARM-Compatible Core
   [Anonymous], 2013, Qoriq  qonverge b4860 baseband processor
   [Anonymous], 2013, 66ak2hxx multicore dsp+arm keystone ii soc
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Belfanti Sandro, 2013, 2013 Symposium on VLSI Circuits, pC284
   Bender Paul, 2010, FDN DIGITAL WIRELESS, P161
   Bhaumik S, 2012, MOBICOM 12: PROCEEDINGS OF THE 18TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P125
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Brini O, 2017, IEEE INT NEW CIRC, P329, DOI 10.1109/NEWCAS.2017.8010172
   Bui D., 2009, UCBEECS200959
   Bui DN, 2010, IEEE INT CONF EMBED, P283, DOI 10.1109/RTCSA.2010.43
   Bui N., 2016, ACM ALL THINGS CELL, DOI [10.1145/2980055.2980057, DOI 10.1145/2980055.2980057]
   Chitimalla D., 2015, P OPT FIB COMM C, P1
   Cullmann Christoph, 2010, P IEEE REAL TIM SYST
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Damodaran R., 2012, P IEEE INT C VLSI DE
   de Dinechin BD, 2013, PROCEDIA COMPUT SCI, V18, P1654, DOI 10.1016/j.procs.2013.05.333
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   Falk Heiko, 2007, P INT C HARDW SOFTW
   Falk Heiko, 2009, P DES AUT C DAC 09
   Friedmann Arnon., 2009, White Paper
   Gore D., 2003, INTRO SPACE TIME WIR
   Guan Nan, 2009, P INT C EMB SOFTW EM
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Hesham S, 2017, IEEE T PARALL DISTR, V28, P1500, DOI 10.1109/TPDS.2016.2623619
   Huawei, BAS STAT OP INCR EFF
   Huo YM, 2017, IEEE ACCESS, V5, P13992, DOI 10.1109/ACCESS.2017.2727550
   International Telecommunication Union (ITU), 2018, SETT SCEN 5G OPP CHA, P3
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Lu J, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2738039
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Murali S, 2006, DES AUT TEST EUROPE, P116
   Parvez I, 2018, IEEE COMMUN SURV TUT, V20, P3098, DOI 10.1109/COMST.2018.2841349
   Pedersen KI, 2016, IEEE COMMUN MAG, V54, P53, DOI 10.1109/MCOM.2016.7432148
   Pelcat M, 2014, 2014 6TH EUROPEAN EMBEDDED DESIGN IN EDUCATION AND RESEARCH CONFERENCE (EDERC), P36, DOI 10.1109/EDERC.2014.6924354
   Schoeberl M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P152, DOI 10.1109/NOCS.2012.25
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Schulz P, 2017, IEEE COMMUN MAG, V55, P70, DOI 10.1109/MCOM.2017.1600435CM
   Silexica, 2016, CISC VIS NETW IND GL
   Sjalander M., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P25, DOI 10.1109/ISPASS.2012.6189203
   Sodani Avinash, 2015, 2015 IEEE Hot Chips 27 Symposium (HCS), DOI 10.1109/HOTCHIPS.2015.7477467
   Srinivasan M, 2015, IEEE INT CONF VLSI, P37, DOI 10.1109/VLSI-SoC.2015.7314388
   Studer C, 2011, IEEE J SOLID-ST CIRC, V46, P8, DOI 10.1109/JSSC.2010.2075390
   Suhendra V., 2005, P IEEE REAL TIM SYST
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   VALIANT LG, 1982, SIAM J COMPUT, V11, P350, DOI 10.1137/0211027
   Venkataramani V, 2020, DES AUT TEST EUROPE, P1496, DOI 10.23919/DATE48585.2020.9116493
   Venkataramani V, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301308
   Vera X, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324973
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zheng Q, 2013, I S WORKL CHAR PROC, P123, DOI 10.1109/IISWC.2013.6704678
   Zheng Q, 2015, J SIGNAL PROCESS SYS, V78, P35, DOI 10.1007/s11265-014-0932-x
NR 70
TC 6
Z9 6
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 32
DI 10.1145/3400032
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000003
DA 2024-07-18
ER

PT J
AU He, WJ
   Das, S
   Zhang, W
   Liu, Y
AF He, Wenjian
   Das, Sanjeev
   Zhang, Wei
   Liu, Yang
TI BBB-CFI: Lightweight CFI Approach Against Code-Reuse Attacks Using Basic
   Block Information
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Control flow integrity; basic block; runtime security
ID CONTROL FLOW INTEGRITY
AB Code-reuse attack is a concrete threat to computing systems because it can evade conventional security defenses. Control flow integrity (CFI) is proposed to repel this threat. However, former implementations of CFI suffer from two major drawbacks: complex offline processing on programs and high overheads at runtime. Therefore, it is impractical for performance-constrained devices to adopt the technology, leaving them vulnerable to exploitation.
   In this article, we develop a cross-layer approach named basic-block-boundary-based control flow integrity (BBB-CFI) to minimize the overheads of both offline analysis and runtime checking. Our approach employs basic block information inside the binary code and read-only data to enforce CFI. We identify a key binary-level property called basic block boundary, and based on it we propose the code-inspired method where short code sequences can endorse a control flow transition. Our solution enables quick application launching because it does not require control flow graph construction at the offline stage. We only demand a lightweight analysis on read-only data and a small amount of code of the application. According to the experiments, our approach incurs a negligible 0.11% runtime performance overhead with a minor processor extension, whereas it achieves an order of magnitude speed up in pre-preprocessing compared to a baseline approach. Without control flow analysis or recompilation, BBB-CFI still effectively reduces 90% of the attack surface in terms of gadget numbers. Besides this, we show that the Turing-completeness in the libc is unsustainable. Our approach also demonstrates high applicability to many programs, and it is capable of protecting striped binaries.
C1 [He, Wenjian; Zhang, Wei] Hong Kong Univ Sci & Technol, Kowloon, Clear Water Bay, Hong Kong, Peoples R China.
   [Das, Sanjeev] Univ N Carolina, Chapel Hill, NC 27515 USA.
   [Liu, Yang] Nanyang Technol Univ, Singapore, Singapore.
C3 Hong Kong University of Science & Technology; University of North
   Carolina; University of North Carolina Chapel Hill; Nanyang
   Technological University
RP He, WJ (corresponding author), Hong Kong Univ Sci & Technol, Kowloon, Clear Water Bay, Hong Kong, Peoples R China.
EM wheac@connect.ust.hk; sdas@cs.unc.edu; wei.zhang@ust.hk;
   yangliu@ntu.edu.sg
RI LIU, YANG/HWQ-4615-2023; yang, liu/GVU-8760-2022; Liu, Yang/D-2306-2013;
   liu, yang/HHY-8583-2022; Liu, Yang/HNJ-6693-2023; liu,
   yang/HQY-7531-2023; liu, yang/HIU-0559-2022; yang, liu/HTN-9175-2023
OI Liu, Yang/0000-0001-7300-9215; He, Wenjian/0000-0002-6546-6907
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   [Anonymous], 2016, Intel 64 and ia-32 architectures software developer's manual
   [Anonymous], 2014, 11 USENIX S OP SYST
   [Anonymous], 2012, P 2012 INT C DEPENDA, DOI DOI 10.1109/DSN.2012.6263958
   Bhatkar S, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 12TH USENIX SECURITY SYMPOSIUM, P105
   Bletsch T., 2011, P 6 ACM S INF COMP C, P30
   Buchanan E, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P27
   Carlini N, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P385
   Chakraborty J, 2014, ELSEV INSIGHT, P167, DOI 10.1016/B978-0-12-800021-2.00007-8
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Cowan C., 1998, P USENIX SEC, P105
   Crane S, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P243, DOI 10.1145/2810103.2813682
   Crane S, 2015, P IEEE S SECUR PRIV, P763, DOI 10.1109/SP.2015.52
   Das S, 2016, IEEE T VLSI SYST, V24, P3193, DOI 10.1109/TVLSI.2016.2548561
   Davi L., 2010, HGITR2010002 RUHR U
   Davi Lucas., 2011, P 6 ACM S INFORM COM, P40, DOI DOI 10.1145/1966913.1966920
   David L.C.G., 2015, P 2015 INT C HUM NAN, P1
   Ge XY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P585, DOI 10.1145/3037697.3037716
   Göktas E, 2014, P IEEE S SECUR PRIV, P575, DOI 10.1109/SP.2014.43
   Gupta P. K., 2016, ACCELERATING DATACEN
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   He W., 2017, P DAC
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hu H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1470, DOI 10.1145/3243734.3243797
   Intel, 2017, CONTR FLOW ENF TECHN
   Kayaalp M, 2012, CONF PROC INT SYMP C, P94, DOI 10.1109/ISCA.2012.6237009
   Larsen P, 2014, P IEEE S SECUR PRIV, P276, DOI 10.1109/SP.2014.25
   Lin Y, 2016, LECT NOTES COMPUT SC, V9866, P366, DOI 10.1007/978-3-319-45871-7_22
   Liu YT, 2017, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA.2017.18
   Liu ZX, 2015, INT C CONTR AUTOMAT, P66, DOI 10.1109/ICCAS.2015.7364880
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Tran M, 2011, LECT NOTES COMPUT SC, V6961, P121, DOI 10.1007/978-3-642-23644-0_7
   Nagarakatte S, 2010, ACM SIGPLAN NOTICES, V45, P31
   Oakley J., 2011, WOOT, P91
   Pappas V., 2013, USENIX SEC S, P447
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Qiu PF, 2018, IEEE T COMPUT AID D, V37, P1358, DOI 10.1109/TCAD.2017.2748000
   Rains T., 2015, P RSA C
   RAMALINGAM G, 1994, ACM T PROGR LANG SYS, V16, P1467, DOI 10.1145/186025.186041
   Sadeghi A, 2018, J COMPUT VIROL HACKI, V14, P139, DOI 10.1007/s11416-017-0299-1
   Scoding.de, ROPP ROP GADG FIND B
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Shell-Storm, ROPGADGET GADGETS FI
   Snow KZ, 2013, P IEEE S SECUR PRIV, P574, DOI 10.1109/SP.2013.45
   Song C, 2016, P IEEE S SECUR PRIV, P1, DOI [10.1109/SP.2016.9, 10.1109/iFUZZY.2016.8004943]
   Tang Jack, 2015, TREND MICRO BLOG
   Tice C, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P941
   Tim Kornau, 2010, THESIS
   Ubal R, 2012, INT CONFER PARA, P335
   van der Veen V, 2016, P IEEE S SECUR PRIV, P934, DOI 10.1109/SP.2016.60
   Wilander J, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P41
   Williams-King D, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P367
   Zhang C, 2013, P IEEE S SECUR PRIV, P559, DOI 10.1109/SP.2013.44
   Zhang M., 2013, P USENIX SEC, V13
   Zhang MW, 2014, ACM SIGPLAN NOTICES, V49, P129, DOI 10.1145/2674025.2576208
NR 55
TC 12
Z9 13
U1 2
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 7
DI 10.1145/3371151
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500007
DA 2024-07-18
ER

PT J
AU Da Silva, LB
   Ferreira, R
   Canesche, M
   Menezes, MM
   Vieira, MD
   Penha, J
   Jamieson, P
   Nacif, JAM
AF Da Silva, Lucas Braganca
   Ferreira, Ricardo
   Canesche, Michael
   Menezes, Marcelo M.
   Vieira, Maria D.
   Penha, Jeronimo
   Jamieson, Peter
   Nacif, Jose Augusto M.
TI READY: A Fine-Grained Multithreading Overlay Framework for Modern
   CPU-FPGA Dataflow Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Fine-grained multithreading; dataflow; high performance; CGRA
AB In this work, we propose a framework called RE configurable Accelerator DeploY (READY), the first framework to support polynomial runtime mapping of dataflow applications in high-performance CPU-FPGA platforms. READY introduces an efficient mapping with fine-grained multithreading onto an overlay architecture that hides the latency of a global interconnection network. In addition to our overlay architecture, we show how this system helps solve some of the challenges for FPGA cloud computing adoption in high-performance computing. The framework encapsulates dataflow descriptions by using a target independent, high-level API, and a dataflow model that allows for explicit spatial and temporal parallelism. READY directly maps the dataflow kernels onto the accelerator. Our tool is flexible and extensible and provides the infrastructure to explore different accelerator designs. We validate READY on the Intel Harp platform, and our experimental results show an average 2x execution runtime improvement when compared to an 8-thread multi-core processor.
C1 [Da Silva, Lucas Braganca; Vieira, Maria D.; Nacif, Jose Augusto M.] Univ Fed Vicosa, Sci & Technol Inst, Rod LMG 818,Km 6, BR-35690000 Florestal, Brazil.
   [Ferreira, Ricardo; Canesche, Michael; Menezes, Marcelo M.] Univ Fed Vicosa, Informat Dept, PH Rolfs S-N, BR-36570900 Vicosa, MG, Brazil.
   [Penha, Jeronimo] Ctr Fed Educ Tecnol Minas Gerais, R Jose Peres 558, BR-36700000 Leopoldina, Brazil.
   [Jamieson, Peter] Miami Univ, Dept Elect & Comp Engn, 260 N Garland Hall,513-529-0750, Oxford, OH 45056 USA.
C3 Universidade Federal de Vicosa; Universidade Federal de Vicosa;
   University System of Ohio; Miami University
RP Da Silva, LB (corresponding author), Univ Fed Vicosa, Sci & Technol Inst, Rod LMG 818,Km 6, BR-35690000 Florestal, Brazil.
EM lucas.braganca@ufv.br; ricardo@ufv.br; michael.canesche@ufv.br;
   marcelo.menezes@ufv.br; maria.d.vieira@ufv.br; jpenha@cefetmg.br;
   jamiespa@miamioh.edu; jnacifi@ufv.br
RI Freitas, Paulo Vitor Divino Xavier/KHC-8625-2024; Ferreira,
   Ricardo/IVU-8552-2023; Canesche, Michael/ITU-8513-2023; FERREIRA,
   RICARDO NASCIMENTO/JXX-9918-2024; Silva, Lucas/GQH-8201-2022; ,
   Jeronimo/AAV-9678-2021; Menezes, Marcelo/KHY-1113-2024; Silva, Lucas
   Gomes da/IUM-2802-2023
OI Canesche, Michael/0000-0001-7882-0787; Costa Penha,
   Jeronimo/0000-0002-8422-1999; Braganca da Silva,
   Lucas/0000-0002-9626-0274
FU Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior-Brasil
   (CAPES) [001]; Conselho Nacional de Desenvolvimento Cientifico e
   Tecnologico-CNPq; Fundacao de Amparo a Pesquisa do Estado de Minas
   Gerais-FAPEMIG; Paderborn Center for Parallel Computing/Germany; Intel
   Academic Compute Environment
FX This study was financed in part by the Coordenacao de Aperfeicoamento de
   Pessoal de Nivel Superior-Brasil (CAPES)Finance Code 001, Conselho
   Nacional de Desenvolvimento Cientifico e Tecnologico-CNPq, Fundacao de
   Amparo a Pesquisa do Estado de Minas Gerais-FAPEMIG, Paderborn Center
   for Parallel Computing/Germany, Intel Academic Compute Environment.
CR Amazon AWS, 2018, CLOUD WATCH
   [Anonymous], 1964, P OCTOBER 27 29 1964, DOI DOI 10.1145/1464039.1464045
   [Anonymous], ARXIV170502730
   Bae I, 2018, IEEE T COMPUT AID D, V37, P2301, DOI 10.1109/TCAD.2018.2857278
   Capalija D, 2013, I C FIELD PROG LOGIC
   Di Tucci L., 2017, IEEE ICCD INT C COMP
   Donath W. E., 1980, Proceedings of the 17th Design Automation Conference, P412, DOI 10.1145/800139.804563
   Egger B, 2018, ACM SIGPLAN NOTICES, V53, P76, DOI [10.1145/3211332.3211342, 10.1145/3299710.3211342]
   Esfeden HA, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P701, DOI 10.1145/3297858.3304026
   Ferreira R., 2011, Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics (INDIN 2011), P810, DOI 10.1109/INDIN.2011.6034997
   Ferreira R, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P195
   Hamzeh Mahdi, 2014, ACM P 51 ANN DES AUT
   Hamzeh Mahdi, 2013, ACM P 50 ANN DES AUT
   Jain AK, 2016, DES AUT TEST EUROPE, P1628
   Jain Abhishek Kumar, 2016, IEEE FCCM ANN INT S
   Jain Abhishek Kumar, 2013, IEEE FCCM INT S FIEL
   Jamieson P. A., 2010, VERY LARGE SCALE INT, V18, P12
   Kim C, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2629610
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   LAWRIE DH, 1975, IEEE T COMPUT, V24, P1145, DOI 10.1109/T-C.1975.224157
   Li XW, 2018, DES AUT TEST EUROPE, P1075, DOI 10.23919/DATE.2018.8342171
   Li Xiangwei, 2018, 8 INT C ADV COMP EL
   Liu C, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P56, DOI 10.1109/FPT.2015.7393130
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Passas G, 2012, IEEE T COMPUT AID D, V31, P573, DOI 10.1109/TCAD.2011.2176730
   Paulino N. M. C., 2019, IEEE T VERY LARGE SC, V27, P1
   Pipelined A., 1986, P 1978 INT C PAR PRO
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Rose J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P77
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   Singh M, 2016, J COSMOL ASTROPART P, DOI 10.1088/1475-7516/2016/08/026
   Swanson S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P291
   Takamaeda-Yamazaki S., 2015, INT S APPL REC COMP
   Tang Q, 2016, BIOSCI TRENDS, V10, P1, DOI 10.5582/bst.2016.01034
   WAKSMAN A, 1968, J ACM, V15, P159, DOI 10.1145/321439.321449
NR 35
TC 12
Z9 13
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 56
DI 10.1145/3358187
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700012
DA 2024-07-18
ER

PT J
AU Jiang, WW
   Sha, EHM
   Zhang, XY
   Yang, L
   Zhuge, QF
   Shi, YY
   Hu, JT
AF Jiang, Weiwen
   Sha, Edwin H-M
   Zhang, Xinyi
   Yang, Lei
   Zhuge, Qingfeng
   Shi, Yiyu
   Hu, Jingtong
TI Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN
   Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE FPGA; DNN inference; real-time; parallel computing
AB Real-time Deep Neural Network (DNN) inference with low-latency requirement has become increasingly important for numerous applications in both cloud computing (e.g., Apple's Siri) and edge computing (e.g., Google/Waymo's driverless car). FPGA-based DNN accelerators have demonstrated both superior flexibility and performance; in addition, for real-time inference with low batch size, FPGA is expected to achieve further performance improvement. However, the performance gain from the single-FPGA design is obstructed by the limited on-chip resource. In this paper, we employ multiple FPGAs to cooperatively run DNNs with the objective of achieving super-linear speed-up against single-FPGA design. In implementing such systems, we found two barriers that hinder us from achieving the design goal: (1) the lack of a clear partition scheme for each DNN layer to fully exploit parallelism, and (2) the insufficient bandwidth between the off-chip memory and the accelerator due to the growing size of DNNs. To tackle these issues, we propose a general framework, "Super-LIP", which can support different kinds of DNNs. In this paper, we take Convolutional Neural Network (CNN) as a vehicle to illustrate Super-LIP. We first formulate an accurate system-level model to support the exploration of best partition schemes. Then, we develop a novel design methodology to effectively alleviate the heavy loads on memory bandwidth by moving traffic from memory bus to inter-FPGA links. We implement Super-LIP based on ZCU102 FPGA boards. Results demonstrate that Super-LIP with 2 FPGAs can achieve 3.48x speedup, compared to the state-of-the-art single-FPGA design. What is more, as the number of FPGAs scales up, the system latency can be further reduced while maintaining high energy efficiency.
C1 [Jiang, Weiwen; Sha, Edwin H-M; Zhuge, Qingfeng] East China Normal Univ, Shanghai, Peoples R China.
   [Jiang, Weiwen; Zhang, Xinyi; Yang, Lei; Hu, Jingtong] Univ Pittsburgh, Pittsburgh, PA 15260 USA.
   [Jiang, Weiwen; Shi, Yiyu] Univ Notre Dame, Notre Dame, IN 46556 USA.
C3 East China Normal University; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); University of Pittsburgh; University of Notre Dame
RP Jiang, WW (corresponding author), East China Normal Univ, Shanghai, Peoples R China.; Jiang, WW (corresponding author), Univ Pittsburgh, Pittsburgh, PA 15260 USA.; Jiang, WW (corresponding author), Univ Notre Dame, Notre Dame, IN 46556 USA.
EM wjiang2@nd.edu; edwinsha@cs.ecnu.edu.cn; xinyizhang@pitt.edu;
   yanglary@gmail.com; qfzhuge@cs.ecnu.edu.cn; yshi4@nd.edu; jthu@pitt.edu
RI Zhang, Xinyi/ADO-0487-2022
OI Zhang, Xinyi/0000-0002-9307-1654
FU National Natural Science Foundation of China [61472052]; National
   Science Foundation [CCF-1820537]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 61472052, and in part by the National
   Science Foundation under Grant CCF-1820537.
CR [Anonymous], P 56 ANN DES AUT C 2
   [Anonymous], 2018, ARXIV180203646
   [Anonymous], IEEE T COMPUT
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], IEEE T PATTERN ANAL
   [Anonymous], 2019, ARXIV PREPRINT ARXIV
   [Anonymous], 2019, P FPGA
   [Anonymous], 2019, P 56 ANN DES AUT C
   Balakrishnan G, 2018, PROC CVPR IEEE, P9252, DOI 10.1109/CVPR.2018.00964
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Geng T, 2018, ANN IEEE SYM FIELD P, P81, DOI 10.1109/FCCM.2018.00021
   Guo KY, 2016, IEEE COMP SOC ANN, P24, DOI 10.1109/ISVLSI.2016.129
   Jiang WW, 2018, IEEE T COMPUT AID D, V37, P2542, DOI 10.1109/TCAD.2018.2857098
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Motamedi M, 2019, IEEE EMBED SYST LETT, V11, P9, DOI 10.1109/LES.2018.2815954
   Ouyang Jian., 2014, 2014 IEEE Hot Chips 26 Symposium, P1, DOI DOI 10.1109/H0TCHIPS.2014.7478821
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Venieris SI, 2016, ANN IEEE SYM FIELD P, P40, DOI 10.1109/FCCM.2016.22
   Wang SQ, 2019, IEEE T COMPUT AID D, V38, P393, DOI 10.1109/TCAD.2018.2873210
   Wang Y., 2018, INT J LIBRARIANSHIP, V3, P3, DOI DOI 10.23974/IJOL.2018.VOL3.1.62
   Wang Y, 2018, IEEE T PARALL DISTR, V29, P1428, DOI 10.1109/TPDS.2018.2791440
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wu SY, 2019, DES AUT TEST EUROPE, P806, DOI [10.23919/date.2019.8715021, 10.23919/DATE.2019.8715021]
   Xu XW, 2018, PROC CVPR IEEE, P8300, DOI 10.1109/CVPR.2018.00866
   Xu XW, 2018, NAT ELECTRON, V1, P216, DOI 10.1038/s41928-018-0059-3
   Xu XW, 2018, INT SYM QUAL ELECT, P437, DOI 10.1109/ISQED.2018.8357326
   Yang L, 2017, DES AUT CON, DOI 10.1145/3061639.3062323
   Yang L, 2017, IEEE T PARALL DISTR, V28, P1905, DOI 10.1109/TPDS.2016.2643669
   Young T, 2018, IEEE COMPUT INTELL M, V13, P55, DOI 10.1109/MCI.2018.2840738
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2016, I SYMPOS LOW POWER E, P326, DOI 10.1145/2934583.2934644
   Zhang HY, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P377
   Zhang WT, 2019, DES AUT TEST EUROPE, P1241, DOI [10.23919/date.2019.8715174, 10.23919/DATE.2019.8715174]
   Zhang Xiaofan, 2018, P INT C COMP AID DES, P56, DOI DOI 10.1145/3240765
NR 37
TC 46
Z9 50
U1 3
U2 29
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 67
DI 10.1145/3358192
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700023
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Song, SH
   Das, A
   Mutlu, O
   Kandasamy, N
AF Song, Shihao
   Das, Anup
   Mutlu, Onur
   Kandasamy, Nagarajan
TI Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase
   Change Memories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Phase-change memories (PCM); sense amplifiers; write drivers
AB Phase-change memory (PCM) devices have multiple banks to serve memory requests in parallel. Unfortunately, if two requests go to the same bank, they have to be served one after another, leading to lower system performance. We observe that a modern PCM bank is implemented as a collection of partitions that operate mostly independently while sharing a few global peripheral structures, which include the sense amplifiers (to read) and the write drivers (to write). Based on this observation, we propose PALP, a new mechanism that enables partition-level parallelism within each PCM bank, and exploits such parallelism by using the memory controller's access scheduling decisions. PALP consists of three new contributions. First, we introduce new PCM commands to enable parallelism in a bank's partitions in order to resolve the read-write bank conflicts, with no changes needed to PCM logic or its interface. Second, we propose simple circuit modifications that introduce a new operating mode for the write drivers, in addition to their default mode of serving write requests. When configured in this new mode, the write drivers can resolve the read-read bank conflicts, working jointly with the sense amplifiers. Finally, we propose a new access scheduling mechanism in PCM that improves performance by prioritizing those requests that exploit partition-level parallelism over other requests, including the long outstanding ones. While doing so, the memory controller also guarantees starvation-freedom and the PCM's running-average-power-limit (RAPL).
   We evaluate PALP with workloads from the MiBench and SPEC CPU2017 Benchmark suites. Our results show that PALP reduces average PCM access latency by 23%, and improves average system performance by 28% compared to the state-of-the-art approaches.
C1 [Song, Shihao; Das, Anup; Kandasamy, Nagarajan] Drexel Univ, 3120 Market St, Philadelphia, PA 19104 USA.
   [Mutlu, Onur] Swiss Fed Inst Technol, Zurich, Switzerland.
C3 Drexel University; Swiss Federal Institutes of Technology Domain; ETH
   Zurich
RP Song, SH (corresponding author), Drexel Univ, 3120 Market St, Philadelphia, PA 19104 USA.
EM shihao.song@drexel.edu; anup.das@drexel.edu; omutlu@gmail.com;
   kandasamy@drexel.edu
RI Das, Anup/AAZ-4792-2021
OI Das, Anup/0000-0002-5673-2636
CR Akram Shoaib, 2018, PROGRAMMING LANGUAGE
   [Anonymous], INT S COMP ARCH ISCA
   [Anonymous], 2013, WEED
   [Anonymous], HIGH PERFORMANCE COM
   Arjomand Mohammad, 2016, INT S COMP ARCH ISCA
   Armstrong A, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290384
   Barkley Gerald John, 2017, US Patent App, Patent No. [15/688,667, 15688667]
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bock Santiago, 2016, INT C COMP DES ICCD
   Bucek James, 2018, INT C PERF ENG ICPE
   Castellani N, 2016, IEEE INT MEM WORKSH
   Chandrasekar K, 2012, DRAM-Power: Open -source DRAM power &amp; energy estimation tool
   Cho Baek-Hyung, 2005, US Patent, Patent No. [6,885,602, 6885602]
   Cho Sangyeun, 2009, S MICR MICRO
   David Howard., 2010 ACMIEEE INT S L
   Dhiman G, 2009, DES AUT CON, P664
   Dray Cyrille, 2018, US Patent, Patent No. [9,875,783, 9875783]
   El Emam Khaled, 1997, SPICE THEORY PRACTIC
   Fagot Jean-Jacques, 2018, INT MEM WORKSH IMW
   Ghose Saugata, 2019, SIGMETRICS PERF JOIN
   Goda Akira, 2018, US Patent App, Patent No. [15/477,048, 15477048]
   Guthaus Matthew R., 2001, WORKSH WORKL CHAR WW
   Ham Tae Jun, 2013, HIGH PERFORMANCE COM
   Hassan Hasan, 2016, HIGH PERFORMANCE COM
   Hassan Hasan, 2019, INT S COMP ARCH ISCA
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Huang YZ, 2011, ASIA S PACIF DES AUT
   JEDEC Solid State Technology Association, 2012, DDR4 JEDEC SDRAM
   Jiang Lei, 2012, S MICR MICRO
   Kim Yoongu, 2012, INT S COMP ARCH ISCA
   Kim YK, 2016, CARDIOVASC DIABETOL, V15, DOI 10.1186/s12933-016-0337-1
   Lee BC, 2010, COMMUN ACM, V53, P99, DOI 10.1145/1785414.1785441
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee C. J., 2010, DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems
   Li Yang, 2017, C CLUST COMP CLUSTER
   Lin YJ, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2979143
   Liu Sihang, 2018, HIGH PERFORMANCE COM
   Lung HL, 2016, IEEE INT MEM WORKSH
   Meza Justin, 2012, COMPUTER ARCHITECTUR, V11
   Micron D. D. R, 2014, SDRAM 4GB X4 X8 X16
   Navarro Gabriele, 2018, INT MEM WORKSH IMW
   Nirschl T., 2007, INT EL DEV M IEDM
   Ovshinsky S., 1968, PHYS REV LETT
   Panda Reena, 2018, HIGH PERFORMANCE COM
   Pourshirazi Bahareh, 2019, ACM T DES AUTOMAT EL, V24, DOI DOI 10.1145/3292009
   Pourshirazi Bahareh, 2018, DES AUT TEST EUR C E
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Qureshi Moinuddin K., 2012, INT S COMP ARCH ISCA
   Qureshi Moinuddin K, 2010, HIGH PERFORMANCE COM, P1
   Qureshi Moinuddin K., 2010, INT S COMP ARCH ISCA
   Rixner Scott, 2000, INT S COMP ARCH ISCA
   Sandhu Bal S., 2018, US Patent App., Patent No. [15/904,848, 15904848]
   Schuddinck P, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Seong Nak Hee, 2010, INT S COMP ARCH ISCA
   Sinha Saurabh, 2012, DES AUT C DAC
   Song Shihao, 2019, ENABLING EXPLOITING
   Stuecheli Jeffrey, 2010, INT S COMP ARCH ISCA
   Villa Corrado, 2010, INT SOL STAT CIRC C
   Villa Corrado., 2018, Phase Change Memory
   Wang XL, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555304
   Xia Fei, 2014, INT C SUP ICS
   Xiong Shiying, 2003, IEEE T ELECT DEVICES, V50
   Yoon HanBin, 2012, INT C COMP DES ICCD
   Yoon Hanbin, 2015, ACM T ARCHITECTURE C, V11
   Yu Xiangyao, 2017, S MICR MICRO
   Yue Jianhui, 2013, HIGH PERFORMANCE COM
   Yue Jianhui, 2013, DES AUT TEST EUR C E
   Zhang Lunkai, 2016, INT S COMP ARCH ISCA
   Zhao Jishen, 2014, S MICR MICRO
   Zhou W, 2016, I SYMPOS LOW POWER E, P344, DOI 10.1145/2934583.2934610
NR 71
TC 18
Z9 20
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 53
DI 10.1145/3358180
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Feng, ZW
   Guan, N
   Lv, MS
   Liu, WC
   Deng, QX
   Liu, X
   Yi, W
AF Feng, Zhiwei
   Guan, Nan
   Lv, Mingsong
   Liu, Weichen
   Deng, Qingxu
   Liu, Xue
   Yi, Wang
TI An Efficient UAV Hijacking Detection Method Using Onboard Inertial
   Measurement Unit
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber physical system; unmanned aerial vehicle; GPS spoofing
AB With the fast growth of civil drones, their security problems meet significant challenges. A commercial drone may be hijacked by a GPS-spoofing attack for illegal activities, such as terrorist attacks. The target of this article is to develop a technique that only uses onboard gyroscopes to determine whether a drone has been hijacked.
   Ideally, GPS data and the angular velocities measured by gyroscopes can be used to estimate the acceleration of a drone, which can be further compared with the measurement of the accelerometer to detect whether a drone has been hijacked. However, the detection results may not always be accurate due to some calculation and measurement errors, especially when no hijacking occurs in curve trajectory situations. To overcome this, in this article, we propose a novel and simple method to detect hijacking only based on gyroscopes' measurements and GPS data, without using any accelerometer in the detection procedure. The computational complexity of our method is very low, which is suitable to be implemented in the drones with micro-controllers. On the other hand, the proposed method does not rely on any accelerometer to detect attacks, which means it receives less information in the detection procedure and may reduce the results accuracy in some special situations. While the previous method can compensate for this flaw, the high detection results also can be guaranteed by using the above two methods. Experiments with a quad-rotor drone are conducted to show the effectiveness of the proposed method and the combination method.
C1 [Feng, Zhiwei; Lv, Mingsong; Deng, Qingxu] Northeastern Univ, Sch Comp Sci & Engn, 195 Chuangxin Rd, Shenyang 110000, Liaoning, Peoples R China.
   [Feng, Zhiwei] Univ Illinois, Urbana, IL USA.
   [Guan, Nan] Hong Kong Polytech Univ, Dept Computat, Hung Hom, Kowloon, Hong Kong, Peoples R China.
   [Liu, Weichen] Nanyang Technol Univ, Sch Comp Sci & Engn, 50 Nanyang Ave,Block N4 02a-32, Singapore 639798, Singapore.
   [Liu, Xue] McGill Univ, Dept Math & Stat, 845 Sherbrooke St W, Montreal, PQ H3A 0G4, Canada.
   [Liu, Xue] McGill Univ, Dept Elect & Comp Engn, 845 Sherbrooke St W, Montreal, PQ H3A 0G4, Canada.
   [Yi, Wang] Uppsala Univ, Dept Informat Technol, Box 337, S-75105 Uppsala, Sweden.
C3 Northeastern University - China; University of Illinois System;
   University of Illinois Urbana-Champaign; Hong Kong Polytechnic
   University; Nanyang Technological University; McGill University; McGill
   University; Uppsala University
RP Deng, QX (corresponding author), Northeastern Univ, Sch Comp Sci & Engn, 195 Chuangxin Rd, Shenyang 110000, Liaoning, Peoples R China.
EM fengzw@stu.neu.edu.cn; nan.guan@polyu.edu.hk; lumingsong@cse.neu.edu.cn;
   wchliu@gmail.com; dengqx@mail.neu.edu.cn; xueliu@cs.mcgill.ca;
   yi@it.uu.se
RI WU, SHAN/KGM-5484-2024; wang, yi/KBB-3614-2024; Feng,
   Zhiwei/JYP-1132-2024
OI Guan, Nan/0000-0003-3775-911X; Lyu, Mingsong/0000-0002-4489-745X; Feng,
   Zhiwei/0000-0002-6101-8656
FU Research Grants Council of Hong Kong [ECS 25204216, GRF 15204917, GRF
   15213818]; National Natural and Science Foundation of China [61528202,
   61472072]; Open Research Fund from the State Key Laboratory of Rolling
   and Automation, Northeastern University (China) [2017RALKFKT002]; China
   Scholarship Council [201706080092]
FX The work is supported by the Research Grants Council of Hong Kong under
   Grant No.: ECS 25204216, GRF 15204917, GRF 15213818, National Natural
   and Science Foundation of China under Grant No.: 61528202,61472072 and
   the Open Research Fund from the State Key Laboratory of Rolling and
   Automation, Northeastern University (China), under Grant No.:
   2017RALKFKT002, and China Scholarship Council under Grant No.:
   201706080092.
CR Altawy R, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3001836
   [Anonymous], 2015, P INT ASS I NAV WORL
   Broumandan A, 2015, GPS SOLUT, V19, P475, DOI 10.1007/s10291-014-0407-3
   Chen XH, 2013, P IEEE CSFW, P179, DOI 10.1109/CSF.2013.19
   Daneshmand S, 2014, PR IEEE SEN ARRAY, P109, DOI 10.1109/SAM.2014.6882352
   Feng ZW, 2017, DES AUT TEST EUROPE, P1414, DOI 10.23919/DATE.2017.7927214
   Gebre-Egziabher D., 2015, HDB UNMANNED AERIAL, P347, DOI [DOI 10.1007/978-90-481-9707-1_56, 10.1007/978-90-481-9707-1]
   Khanafseh S, 2014, IEEE POSITION LOCAT, P1232, DOI 10.1109/PLANS.2014.6851498
   L3GD20H gyroscopes, 2017, L3GD20H GYROSCOPES
   Ledvina Brent M., 2010, I NAV INT TECHN M 20, P868
   Liang W, 2017, DISSERTATION
   LSM303D accelerometers, 2017, LSM303D ACCELEROMETE
   Mead J., 2016, 2016 IEEE AS HARDW O, P1
   Myrick WL, 2015, IEEE MILIT COMMUN C, P1497, DOI 10.1109/MILCOM.2015.7357656
   NEO-M8N GPS system, 2017, NEO M8N GPS SYSTEM
   Psiaki ML, 2013, I NAVIG SAT DIV INT, P2949
   PX4FMU, 2017, ARCH PX4FMY OVERVIEW
   Ranganathan A, 2016, MOBICOM'16: PROCEEDINGS OF THE 22ND ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P348, DOI 10.1145/2973750.2973753
   Tanil Ç, 2017, J GUID CONTROL DYNAM, V40, P2006, DOI 10.2514/1.G002547
   Tice BP., 1991, Airpower Journal, V5, P41
   Tippenhauer NO, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P75
   Warner J. S., 2002, The Journal f Security Administration, V25, P19
   Yuan DB, 2014, IEEE POSITION LOCAT, P351, DOI 10.1109/PLANS.2014.6851392
   Yuan DB, 2014, LECT NOTES ELECTR EN, V303, P763, DOI 10.1007/978-3-642-54737-9_66
NR 24
TC 21
Z9 26
U1 2
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 96
DI 10.1145/3289390
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500006
DA 2024-07-18
ER

PT J
AU Chen, Q
   Liu, Y
   Liu, GC
   Yang, Q
   Shi, XM
   Gao, HW
   Su, L
   Li, QL
AF Chen, Qi
   Liu, Ye
   Liu, Guangchi
   Yang, Qing
   Shi, Xianming
   Gao, Hongwei
   Su, Lu
   Li, Quanlong
TI Harvest Energy from the Water: A Self-Sustained Wireless Water Quality
   Sensing System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; microbial fuel cell; power management;
   radio-frequency (RF) activation; water quality monitoring
ID MICROBIAL FUEL-CELLS; NETWORKS
AB Water quality data is incredibly important and valuable, but its acquisition is not always trivial. A promising solution is to distribute a wireless sensor network in water to measure and collect the data; however, a drawback exists in that the batteries of the system must be replaced or recharged after being exhausted. To mitigate this issue, we designed a self-sustained water quality sensing system that is powered by renewable bioenergy generated from microbial fuel cells (MFCs). MFCs collect the energy released from native magnesium oxidizing microorganisms (MOMs) that are abundant in natural waters. The proposed energy-harvesting technology is environmentally friendly and can provide maintenance-free power to sensors for several years. Despite these benefits, an MFC can only provide microwatt-level power that is not sufficient to continuously power a sensor. To address this issue, we designed a power management module to accumulate energy when the input voltage is as low as 0.33V. We also proposed a radio-frequency (RF) activation technique to remotely activate sensors that otherwise are switched off in default. With this innovative technique, a sensor's energy consumption in sleep mode can be completely avoided. Additionally, this design can enable on-demand data acquisitions from sensors. We implement the proposed system and evaluate its performance in a stream. In 3-month field experiments, we find the system is able to reliably collect water quality data and is robust to environment changes.
C1 [Chen, Qi; Liu, Guangchi; Yang, Qing] Montana State Univ, Gianforte Sch Comp, Bozeman, MT 59717 USA.
   [Liu, Ye] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Nanjing 210096, Jiangsu, Peoples R China.
   [Shi, Xianming] Washington State Univ, Civil & Environm Engn Dept, Pullman, WA 99164 USA.
   [Gao, Hongwei] Montana State Univ, Elect & Comp Engn Dept, Bozeman, MT 59717 USA.
   [Su, Lu] SUNY Buffalo, Comp Sci & Engn Dept, Buffalo, NY 14260 USA.
   [Li, Quanlong] Harbin Inst Technol, Sch Commuter Sci & Technol, Harbin 150001, Heilongjiang, Peoples R China.
C3 Montana State University System; Montana State University Bozeman;
   Southeast University - China; Washington State University; Montana State
   University System; Montana State University Bozeman; State University of
   New York (SUNY) System; State University of New York (SUNY) Buffalo;
   Harbin Institute of Technology
RP Chen, Q (corresponding author), Montana State Univ, Gianforte Sch Comp, Bozeman, MT 59717 USA.
EM qi.chen2@msu.montana.edu; liuyefancy@seu.edu.cn;
   guangchi.liu@msu.montana.edu; qing.yang@montana.edu;
   xianming.shi@wsu.edu; hgao@ece.montana.edu; lusu@buffalo.edu;
   liquanlong@hit.edu.cn
RI Shi, Xianming/A-5108-2012
OI Shi, Xianming/0000-0003-3576-8952; Liu, Ye/0000-0001-9156-9515
CR Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   [Anonymous], 1996, WIRELESS COMMUNICATI
   [Anonymous], P 11 ACM SENSYS
   [Anonymous], 2015, CONEXT 15
   [Anonymous], 2010, P IEEE GLOB TEL C GL
   Buchli B., 2014, P 12 ACM C EMB NETW, P31, DOI [DOI 10.1145/2668332.2668333, 10.1145/2668332.2668333]
   Chen J, 2011, CLUSTER COMPUT, V14, P55, DOI 10.1007/s10586-009-0092-0
   Chen JM, 2010, IEEE J SEL AREA COMM, V28, P1116, DOI 10.1109/JSAC.2010.100916
   Du XJ, 2007, IEEE T WIREL COMMUN, V6, P3395, DOI 10.1109/TWC.2007.06095
   Du ZW, 2007, BIOTECHNOL ADV, V25, P464, DOI 10.1016/j.biotechadv.2007.05.004
   Fu LK, 2013, IEEE INFOCOM SER, P2922
   Fu Z., 2016, 2016 UKACC 11 INT C, P1
   Fu ZJ, 2015, IEICE T COMMUN, VE98B, P190, DOI 10.1587/transcom.E98.B.190
   Fu Zhangjie, 2016, IEEE T SERV COMPUT, P99
   Gnawali O, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1, DOI 10.1145/1644038.1644040
   Gu Y, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P321
   Han GJ, 2015, IEEE COMMUN MAG, V53, P72, DOI 10.1109/MCOM.2015.7321974
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   He SB, 2012, IEEE T PARALL DISTR, V23, P475, DOI 10.1109/TPDS.2011.191
   Hong SW, 2010, ENVIRON POLLUT, V158, P185, DOI 10.1016/j.envpol.2009.07.022
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kausar A. S. M. Zahid, 2014, RENEWABLE SUSTAINABL, V38
   Kim Sangkil, 2014, P IEEE, V102, P1469
   Lim Alvin, 2008, 2008 5th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks, P305, DOI 10.1109/SAHCN.2008.45
   Lin Kris., 2005, P 3 ACM INT C EMBEDD, P309, DOI DOI 10.1145/1098918.1098974
   Liu H, 2004, ENVIRON SCI TECHNOL, V38, P4040, DOI 10.1021/es0499344
   Liu Q, 2016, SECUR COMMUN NETW, V9, P4002, DOI 10.1002/sec.1582
   Liu V, 2013, ACM SIGCOMM COMP COM, V43, P39, DOI 10.1145/2534169.2486015
   Logan BE, 2006, ENVIRON SCI TECHNOL, V40, P5181, DOI 10.1021/es0605016
   Lu X, 2015, IEEE COMMUN SURV TUT, V17, P757, DOI 10.1109/COMST.2014.2368999
   Martin Paul., 2012, Proceedings of the 10th ACM Conference on Embedded Network Sensor Systems, SenSys '12, P225
   Meehan A, 2011, IEEE T POWER ELECTR, V26, P176, DOI 10.1109/TPEL.2010.2054114
   MEMSIC, 2015, TELOSB
   Moss D, 2008, Rep. TR-2008, V64, P120
   Nguyen TA, 2007, ENVIRON SCI TECHNOL, V41, P7987, DOI 10.1021/es071178p
   Nintanavongsa P, 2012, IEEE J EM SEL TOP C, V2, P24, DOI 10.1109/JETCAS.2012.2187106
   Paradiso JA, 2005, IEEE PERVAS COMPUT, V4, P18, DOI 10.1109/MPRV.2005.9
   Pobering Sebastian, 2008, 2008 IEEE Sensors, P685, DOI 10.1109/ICSENS.2008.4716534
   Pughat A, 2017, DIGIT COMMUN NETW, V3, P19, DOI 10.1016/j.dcan.2016.10.008
   Rabaey K, 2005, TRENDS BIOTECHNOL, V23, P291, DOI 10.1016/j.tibtech.2005.04.008
   Rabaey K.A., 2009, Bioelectrochemical Systems: From Extracellular Electron Transfer to Biotechnological Application
   Rowe A, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P211
   Sample A, 2009, IEEE RADIO WIRELESS, P16, DOI 10.1109/RWS.2009.4957273
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Shen J, 2015, GASTROENT RES PRACT, V2015, P1
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Suzuki Shuichi, 1978, BIOTECHNOLOGY BIOENG, V8
   Tebo BM, 2005, TRENDS MICROBIOL, V13, P421, DOI 10.1016/j.tim.2005.07.009
   Thulasiraman P, 2016, DIGIT COMMUN NETW, V2, P1, DOI 10.1016/j.dcan.2016.01.002
   Wang LL, 2009, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2009.8
   Xia ZH, 2016, IEEE T PARALL DISTR, V27, P340, DOI 10.1109/TPDS.2015.2401003
   Xie SD, 2014, WIRELESS PERS COMMUN, V78, P231, DOI 10.1007/s11277-014-1748-5
   Yang Y., 2010, J NANOMATER, V2010, P1, DOI DOI 10.1371/J0URNAL.P0NE.0013427
   Yang Y, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P333
NR 55
TC 7
Z9 8
U1 0
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 3
DI 10.1145/3047646
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100003
DA 2024-07-18
ER

PT J
AU Wu, D
   Lu, L
   Hussain, MJ
   Li, SF
   Li, M
   Zhang, FL
AF Wu, Die
   Lu, Li
   Hussain, Muhammad Jawad
   Li, Songfan
   Li, Mo
   Zhang, Fengli
TI <i>R</i><SUP>3</SUP>: Reliable Over-the-Air Reprogramming on
   Computational RFIDs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Computational RFID; OTA reprogramming; firmware upgrade; EPC
ID CARDINALITY ESTIMATION; SENSOR TAG; SCALE
AB Computational Radio Frequency Identification (CRFID) tags operate solely on harvested energy and have emerged as viable platforms for a variety of ubiquitous sensing and computation applications. Due to their battery-less nature, these tags can be permanently deployed in hard-to-reach places where the possibility of tag access is eliminated. In such scenarios, maintaining and upgrading the tag's firmware becomes infeasible because programming tools, including wired interface and PC-based software, are required to erase, modify, or reprogram the microcontroller unit's memory. Such limitations necessitate the demand for an over-the-air (OTA) scheme, which can wirelessly reprogram or upgrade the firmware in CRFID tags.
   In this article, we present R3-a reliable OTA reprogramming scheme that is compliant with EPC protocol and requires no hardware upgrade to RFID reader or CRFID tag. We demonstrate our scheme on three platforms, which include both software-defined as well as chip-based CRFID tags, that is, WISP5.1 and Optimized WISP (Opt-WISP), and Spider tag, respectively. The selection also includes both the FLASH-and FRAM-based microcontrollers. We extensively evaluate our scheme in terms of several metrics, including overall system delay, time and energy overhead, and success rate in line with interrogation range. We foresee our endeavor to offer the viability of OTA reprogramming and firmware upgrade for CRFID tokens under practical situations.
C1 [Wu, Die; Lu, Li; Hussain, Muhammad Jawad; Li, Songfan] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
   [Li, Mo] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore.
   [Zhang, Fengli] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu 610054, Sichuan, Peoples R China.
C3 University of Electronic Science & Technology of China; Nanyang
   Technological University; University of Electronic Science & Technology
   of China
RP Wu, D (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
EM wudie.uestc@gmail.com; luli2009@uestc.edu.cn; yinuodie@gmail.com;
   yinuodie@gmail.com; limo@ntu.edu.sg; fzhang@uestc.edu.cn
RI WU, DIE/JQX-2508-2023
OI Li, Songfan/0000-0002-4054-6513; Li, Mo/0000-0002-6047-9709; Wu,
   Die/0000-0003-0156-8557
FU National Natural Science Foundation of China [61472068, 61502085]; China
   Postdoctoral Science Foundation [2015M570775]
FX This work is jointly supported by the National Natural Science
   Foundation of China under Grant 61472068 and 61502085, and China
   Postdoctoral Science Foundation under Grant 2015M570775.
CR [Anonymous], 2016, 2016 IEEE INT C RFID
   [Anonymous], 2003, TECHNICAL REPORT
   [Anonymous], 2013, Wirelessly powered sensor networks and computational RFID
   ARMmbed, 2015, FIRMW AIR FOTA UPD
   Bauer-Reich C, 2014, INT CONF ELECTRO INF, P577, DOI 10.1109/EIT.2014.6871828
   Buettner M., 2011, 2011 IEEE International Conference on RFID (IEEE RFID 2011), P134, DOI 10.1109/RFID.2011.5764613
   Buettner M, 2009, UBICOMP'09: PROCEEDINGS OF THE 11TH ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P51
   Buettner Michael, 2011, P 8 USENIX S NETW SY
   Chaudhri R, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P431
   Chlipala Adam, 2004, TECHNICAL REPORT
   *CROSSB TECHN INC, 2003, MOT IN NETW PROGR US
   Dementyev A, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON RFID (RFID), P1, DOI 10.1109/RFID.2013.6548128
   Dickerson R.F., 2011, Wireless Health, P5, DOI DOI 10.1145/2077546.2077552
   Du W, 2016, IEEE ACM T NETWORK, V24, P2498, DOI 10.1109/TNET.2015.2476349
   Du W, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P365, DOI 10.1145/2809695.2809721
   EPCglobal, 2015, EPC RAD FREQ ID PROT
   Farsens, 2015, ANDY 100 EV BOARD IN
   Gasco F, 2011, COMPOS PART A-APPL S, V42, P1263, DOI 10.1016/j.compositesa.2011.05.008
   Gong W, 2014, IEEE INFOCOM SER, P477, DOI 10.1109/INFOCOM.2014.6847971
   Gummeson J., 2012, P 10 INT C MOBILE SY, P71
   Gummeson J., 2010, Proceedings of the 8th ACM International Conference on Mobile systems, applications, and services (MobiSys '10), P195
   Halperin D, 2008, P IEEE S SECUR PRIV, P129, DOI 10.1109/SP.2008.31
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Hong Zhang, 2011, TECHNICAL REPORT
   Hoque E., 2010, ACM WIRELESS HLTH, P44, DOI [10.1145/1921081.1921088, DOI 10.1145/1921081.1921088]
   Impinj, 2015, OCT SDK
   Kellogg B, 2014, SIGCOMM'14: PROCEEDINGS OF THE 2014 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P607, DOI [10.1145/2619239.2626319, 10.1145/2740070.2626319]
   Libelium, 2016, OV AIR PROGR OTAP
   Liu V, 2013, ACM SIGCOMM COMP COM, V43, P39, DOI 10.1145/2534169.2486015
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Marron P. J., 2005, International Journal of Network Management, V15, P235, DOI 10.1002/nem.571
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Otis Brian, 2009, P WISP SUMM WORKSH
   Parks AN, 2014, SIGCOMM'14: PROCEEDINGS OF THE 2014 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P619, DOI [10.1145/2619239.2626312, 10.1145/2740070.2626312]
   Parks AN, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON RFID (IEEE RFID), P74, DOI 10.1109/RFID.2014.6810715
   Philipose M, 2005, IEEE PERVAS COMPUT, V4, P37, DOI 10.1109/MPRV.2005.7
   Phillips L. D., 2005, THESIS
   Ransford B., 2008, HotPower, P5
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Ransford Benjamin, 2010, UMCS2010061 UMASS AM
   Reijers N., 2003, P 2 ACM INT C WIRELE, P60, DOI DOI 10.1145/941350.941359
   Reynolds Matt, 2009, P WISP SUMM WORKSH
   Salajegheh M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465793
   Sarcevic A, 2012, PROCEEDINGS OF THE 17TH ACM INTERNATIONAL CONFERENCE ON SUPPORTING GROUP WORK, P99
   Shan Jiang, 2011, 2011 IEEE International Conference on RFID (IEEE RFID 2011), P50, DOI 10.1109/RFID.2011.5764636
   Shu YC, 2014, IEEE T PARALL DISTR, V25, P427, DOI 10.1109/TPDS.2013.153
   Tan J.W., 2015, THESIS
   Texas Instruments, 2013, MSP430X2XX FAM US GU
   Texas Instruments, 2016, MSP430FR58XX MSP430F
   Texas Instruments, 2012, MIX SIGN MICR
   Texas Instruments, 2015, MSP430FR59XX MIX SIG
   Vena Arnaud, 2014, P 9 INT S REC COMM C, P1, DOI DOI 10.1109/RECOSOC.2014.6861358.
   Wang J, 2015, ARXIV150702373
   Wang J, 2012, ACM SIGCOMM COMP COM, V42, P61, DOI 10.1145/2377677.2377685
   Xiao ZB, 2015, IEEE J BIOMED HEALTH, V19, P910, DOI 10.1109/JBHI.2015.2415836
   Yang WY, 2015, IEEE INT CONF RFID, P129, DOI 10.1109/RFID.2015.7113083
   Yeager D, 2010, IEEE J SOLID-ST CIRC, V45, P2198, DOI 10.1109/JSSC.2010.2063930
   Zalbide I, 2014, IEEE SENSOR, DOI 10.1109/ICSENS.2014.6985299
   Zhang P., 2014, P 11 USENIX C NETW S, P345
   Zheng YQ, 2016, IEEE ACM T NETWORK, V24, P3098, DOI 10.1109/TNET.2015.2502979
   Zheng YQ, 2014, IEEE ACM T NETWORK, V22, P1886, DOI 10.1109/TNET.2013.2288352
   Zheng YQ, 2013, IEEE INFOCOM SER, P908
NR 62
TC 5
Z9 5
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 9
DI 10.1145/3070720
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100009
DA 2024-07-18
ER

PT J
AU Elfar, M
   Zhong, ZW
   Li, ZP
   Chakrabarty, K
   Pajic, M
AF Elfar, Mahmoud
   Zhong, Zhanwei
   Li, Zipeng
   Chakrabarty, Krishnendu
   Pajic, Miroslav
TI Synthesis of Error-Recovery Protocols for Micro-Electrode-Dot-Array
   Digital Microfluidic Biochips
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Digital microfluidics; controller synthesis; lab-on-chip;
   micro-electrodedot-array (MEDA); formal methods; stochastic games
ID VERIFICATION; POINT
AB A digital microfluidic biochip (DMFB) is an attractive technology platform for various biomedical applications. However, a conventional DMFB is limited by: (i) the number of electrical connections that can be practically realized, (ii) constraints on droplet size and volume, and (iii) the need for special fabrication processes and the associated reliability/yield concerns. To overcome the above challenges, DMFBs based on a micro-electrode-dot-array (MEDA) architecture have been proposed and fabricated recently. Error recovery is of key interest for MEDA biochips due to the need for system reliability. Errors are likely to occur during droplet manipulation due to defects, chip degradation, and the uncertainty inherent in biochemical experiments. In this paper, we first formalize error-recovery objectives, and then synthesize optimal error-recovery protocols using a model based on Stochastic Multiplayer Games (SMGs). We also present a global error-recovery technique that can update the schedule of fluidic operations in an adaptive manner. Using three representative real-life bioassays, we show that the proposed approach can effectively reduce the bioassay completion time and increase the probability of success for error recovery.
C1 [Elfar, Mahmoud; Zhong, Zhanwei; Li, Zipeng; Chakrabarty, Krishnendu; Pajic, Miroslav] Duke Univ, Dept Elect & Comp Engn, Hudson Hall,100 Sci Dr, Durham, NC 27708 USA.
C3 Duke University
RP Elfar, M (corresponding author), Duke Univ, Dept Elect & Comp Engn, Hudson Hall,100 Sci Dr, Durham, NC 27708 USA.
EM mahmoud.elfar@duke.edu; zhanwei.zhong@duke.edu; zipeng.li@duke.edu;
   krishnendu.chakrabarty@duke.edu; miroslav.pajic@duke.edu
RI Li, Zipeng/AAF-2402-2019; Elfar, Mahmoud/GRR-3917-2022; Chakrabarty,
   Krishnendu/J-6086-2012; zhong, zhanwei/X-5193-2019
OI zhong, zhanwei/0000-0002-0946-574X; Pajic, Miroslav/0000-0002-5357-0117;
   Chakrabarty, Krishnendu/0000-0003-4475-6435; Elfar,
   Mahmoud/0000-0002-5579-1255
FU NSF [CNS-1652544, CNS-1505701]; Intel-NSF Partnership for Cyber-Physical
   Systems Security and Privacy; Direct For Computer & Info Scie & Enginr;
   Division Of Computer and Network Systems [1505701] Funding Source:
   National Science Foundation
FX This work was supported in part by the NSF CNS-1652544 and CNS-1505701
   grants, and the Intel-NSF Partnership for Cyber-Physical Systems
   Security and Privacy.
CR [Anonymous], 2014, Markov decision processes: discrete stochastic dynamic programming
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Barbulovic-Nad I, 2008, LAB CHIP, V8, P519, DOI 10.1039/b717759c
   Chen TL, 2013, FORM METHOD SYST DES, V43, P61, DOI 10.1007/s10703-013-0183-7
   Chen T, 2013, LECT NOTES COMPUT SC, V7795, P185, DOI 10.1007/978-3-642-36742-7_13
   Drygiannakis AI, 2009, LANGMUIR, V25, P147, DOI 10.1021/la802551j
   Fair RB, 2007, IEEE DES TEST COMPUT, V24, P10, DOI 10.1109/MDT.2007.8
   Ho Y, 2016, IEEE INT SYMP CIRC S, P2871, DOI 10.1109/ISCAS.2016.7539192
   Ibrahim M, 2017, IEEE T COMPUT AID D, V36, P733, DOI 10.1109/TCAD.2016.2600626
   Ibrahim M, 2015, IEEE T MULTI-SCALE C, V1, P46, DOI 10.1109/TMSCS.2015.2478457
   Ibrahim Mohamed., 2015, Formal Modeling and Verification of Cyber-Physical Systems, P190
   Jaress Christopher, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116246
   Lai KYT, 2015, J SIGNAL PROCESS SYS, V78, P85, DOI 10.1007/s11265-014-0939-3
   Lai KelvinYi-Tse., 2015, Proceedings of the IEEE Asian Solid-State Circuits Conference, P1
   Li Z, 2016, EURASIP J WIREL COMM, DOI 10.1186/s13638-016-0554-z
   Li ZP, 2017, IEEE T BIOMED CIRC S, V11, P612, DOI 10.1109/TBCAS.2017.2653808
   Li ZP, 2016, DES AUT CON, DOI 10.1145/2897937.2898028
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Norian H, 2014, LAB CHIP, V14, P4076, DOI 10.1039/c4lc00443d
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Srinivasan V, 2004, P SOC PHOTO-OPT INS, V5591, P26, DOI 10.1117/12.580145
   Svorenová M, 2016, EUR J CONTROL, V30, P15, DOI 10.1016/j.ejcon.2016.04.009
   Welch ERF, 2011, BIOTECHNOL J, V6, P165, DOI 10.1002/biot.201000324
   Zhao Y, 2010, ACM J EMERG TECH COM, V6, DOI 10.1145/1777401.1777404
NR 24
TC 20
Z9 20
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 127
DI 10.1145/3126538
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800010
DA 2024-07-18
ER

PT J
AU Asyaban, S
   Kargahi, M
   Thiele, L
   Mohaqeqi, M
AF Asyaban, Sedigheh
   Kargahi, Mehdi
   Thiele, Lothar
   Mohaqeqi, Morteza
TI Analysis and Scheduling of a Battery-Less Mixed-Criticality System with
   Energy Uncertainty
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mixed criticality; real-time scheduling; stochastic analysis; energy
   harvesting
ID POWER MANAGEMENT
AB We consider a battery-less real-time embedded system equipped with an energy harvester. It scavenges energy from an environmental resource according to some stochastic patterns. The success of jobs is threatened in the case of energy shortage, which might be due to lack of harvested energy, losses originated from the super-capacitor self-discharge, as well as power consumption of executed tasks. The periodic real-time tasks of the system follow a dual-criticality model. In addition, each task has a minimum required success ratio that needs to be satisfied in steady state. We analytically evaluate the behavior of such a system in terms of its energy-related success ratio for a given schedule. Based on these results, we propose a scheduling algorithm that satisfies both temporal and success-ratio constraints of the jobs, while respecting task criticalities and corresponding system modes. The accuracy of the analytical method as well as its dependence on the numerical computations and other model assumptions are extensively discussed through comparison with simulation results. Also, the efficacy of the proposed scheduling algorithm is studied through comparison to some existing non-mixed- and mixed-criticality scheduling algorithms.
C1 [Asyaban, Sedigheh; Mohaqeqi, Morteza] Univ Tehran, DRTS Res Lab, Sch ECE, Coll Engn, Tehran, Iran.
   [Kargahi, Mehdi] Univ Tehran, Sch ECE, Coll Engn, Tehran, Iran.
   [Thiele, Lothar] Swiss Fed Inst Technol, Gloriastr 35, CH-8092 Zurich, Switzerland.
   [Asyaban, Sedigheh] Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran.
   [Kargahi, Mehdi] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 University of Tehran; University of Tehran; Swiss Federal Institutes of
   Technology Domain; ETH Zurich; Islamic Azad University
RP Asyaban, S (corresponding author), Univ Tehran, DRTS Res Lab, Sch ECE, Coll Engn, Tehran, Iran.; Asyaban, S (corresponding author), Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran.
EM se.asyaban@srbiau.ac.ir; kargahi@ut.ac.ir; thiele@ethz.ch;
   m.mohaqeqi@alumni.ut.ac.ir
RI Kargahi, Mehdi/Y-6352-2019
OI Kargahi, Mehdi/0000-0001-9300-4665
CR Abdeddaim Yasmina, 2014, P 22 INT C REAL TIM, P311
   Asyaban Sedigheh, 2016, 364 ETH ZUR LAB TIK
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Burns A., 2015, TECH REP
   Chai RZ, 2015, IEEE T POWER ELECTR, V30, P6720, DOI 10.1109/TPEL.2014.2387113
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Davis Robert I., 2014, ADA USER J, V35, P2
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   He L, 2013, REAL TIM SYST SYMP P, P118, DOI 10.1109/RTSS.2013.20
   Huang LB, 2013, IEEE ACM T NETWORK, V21, P1117, DOI 10.1109/TNET.2012.2230336
   Jin X, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/250236
   Jongerden M, 2009, I C DEPEND SYS NETWO, P63, DOI 10.1109/DSN.2009.5270351
   Krishna CM, 2011, IEEE EMBED SYST LETT, V3, P32, DOI 10.1109/LES.2010.2098847
   Li KL, 2014, IEEE T PARALL DISTR, V25, P2867, DOI 10.1109/TPDS.2013.270
   Lin YZ, 2013, PLOS ONE, V8, DOI 10.1371/journal.pone.0079299
   Mirhoseini A., 2011, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), P1
   Mohaqeqi M, 2014, IEEE T COMPUT, V63, P1377, DOI 10.1109/TC.2012.237
   Moser Clemens, 2007, REAL-TIME SYST, V37, P3
   Papoulis A., 1990, Probability statistics, V2
   Piorno JR, 2010, J INTEL MAT SYST STR, V21, P1317, DOI 10.1177/1045389X10377033
   Taufik Taufik, 2012, IEEE C POW ENG REN E, P1
   Weddell AS, 2013, DES AUT TEST EUROPE, P905
   Whitaker M., 2010, J ANALOG INNOV, V20, P1
   Wognsen ER, 2014, LECT NOTES COMPUT SC, V8803, P208, DOI 10.1007/978-3-662-45231-8_15
   Yang HZ, 2013, IEEE T POWER ELECTR, V28, P5391, DOI 10.1109/TPEL.2013.2238683
   Zhu T, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P319
NR 30
TC 7
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 23
DI 10.1145/2964201
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900023
DA 2024-07-18
ER

PT J
AU Bambagini, M
   Marinoni, M
   Aydin, H
   Buttazzo, G
AF Bambagini, Mario
   Marinoni, Mauro
   Aydin, Hakan
   Buttazzo, Giorgio
TI Energy-Aware Scheduling for Real-Time Systems: A Survey
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy; power; real-time scheduling; dynamic voltage and frequency
   scaling; dynamic power management; low power; sleep; idle; single core;
   multicore
AB This article presents a survey of energy-aware scheduling algorithms proposed for real-time systems. The analysis presents the main results starting from the middle 1990s until today, showing how the proposed solutions evolved to address the evolution of the platform's features and needs. The survey first presents a taxonomy to classify the existing approaches for uniprocessor systems, distinguishing them according to the technology exploited for reducing energy consumption, that is, Dynamic Voltage and Frequency Scaling (DVFS), Dynamic Power Management (DPM), or both. Then, the survey discusses the approaches proposed in the literature to deal with the additional problems related to the evolution of computing platforms toward multicore architectures.
C1 [Bambagini, Mario; Marinoni, Mauro; Buttazzo, Giorgio] Scuola Super Sant Anna, I-56127 Pisa, Italy.
   [Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
C3 Scuola Superiore Sant'Anna; George Mason University
RP Bambagini, M; Marinoni, M; Buttazzo, G (corresponding author), Scuola Super Sant Anna, I-56127 Pisa, Italy.; Aydin, H (corresponding author), George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
EM m.bambagini@sssup.it; m.marinoni@sssup.it; aydin@cs.gmu.edu;
   g.buttazzo@sssup.it
RI Bambagini, Mario/AAE-3893-2021; Marinoni, Mauro/E-6275-2017
OI Marinoni, Mauro/0000-0002-7041-9777
CR [Anonymous], 2001, ACM SIGOPS OPERATING
   [Anonymous], ACM S APPL COMP SAC
   [Anonymous], 2000, IEEE T VLSI SYST
   [Anonymous], P 36 ANN S FDN COMP
   Awan MA, 2011, EUR C REAL TIM SYST
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Aydin H., 2003, P INT PAR DISTR PROC
   Aydin Hakan, 2001, P 13 IEEE EUR C REAL
   Aydin Hakan, 2006, P 27 IEEE INT REAL T
   Aydin Hakan, 2004, P IEEE REAL TIM EMB
   Bambagini M., 2013, P 8 IEEE INT S IND E
   Bambagini Mario, 2011, P IEEE INT C EN AW C
   Bambagini Mario, 2014, P 19 C EM TECHN FACT
   Bini E, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550994
   Brandt Scott A., 2003, P 24 IEEE INT REAL T
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Chandrakasan Anantha P., 2010, LEAKAGE NANOMETER CM
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chen G, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567935
   Chen J.-J., 2006, P 12 IEEE REAL TIM E
   Chen Jian-Jia, 2007, P IEEE INT C EMB REA
   Cho Hyeonjoong, 2006, PROCEEDINGS OF THE 2
   Davis Robert, 1995, P 16 IEEE INT REAL T
   Devadas Vinay, 2008, P 8 ACM INT C EMB SO
   Devadas Vinay, 2010, P INT GREEN COMP C G
   FUNAOKA K, 2008, P 11 IEEE INT S OBJ
   Gerards MET, 2015, IEEE T COMPUT, V64, P1742, DOI 10.1109/TC.2014.2345410
   Gong Min-Sik, 2007, P 2007 INT C CONV IN
   Herbert S., 2007, P INT S LOW POW EL D
   Huang Kai, 2009, P REAL TIM SYST S RT
   Huang Kai, 2009, P 48 IEEE INT C DEC
   Huang P., 2014, P 14 INT C EMB SOFTW
   Irani S, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1290672.1290678
   ISHIHARA T, 1998, P INT S LOW POW EL D
   JEJURIKAR R, 2005, P 17 EUR C REAL TIM
   Jejurikar Ravindra, 2005, P C DES AUT C DAC 05
   Jejurikar Ravindra, 2004, C LANG COMP TOOLS EM
   Jejurikar Ravindra, 2004, INT C DES AUT C DAC
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kim Taewhan, 2006, P C EMB REAL TIM COM
   Kim Woonseok, 2004, P S LOW POW EL DES I
   Kuo Tei-Wei, 2006, SIGPLAN NOTICES, V41
   Kuper Jan, 2013, ACM T ARCHIT CODE OP, V9, P41
   Lakshmanan K, 2009, EUROMICRO, P239, DOI 10.1109/ECRTS.2009.33
   Lawitzky Martin, 2008, OPERATING SYSTEMS PL
   Lee Cheol-Hoon, 2004, P IEEE REAL TIM SYST
   Lee Jaewoo, 2007, EMBEDDED REAL TIME C
   LEE YH, 2003, P 15 EUR C REAL TIM
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu Junyang, 2011, P 17 IEEE INT C EMB
   Marinoni Mauro, 2011, P 16 IEEE INT C EM T
   Martin TL, 2001, IEEE T VLSI SYST, V9, P29, DOI 10.1109/92.920816
   Mittal Sparsh, 2014, INT J COMPUTER AIDED, P47
   Mochocki B, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230803
   Moreno Gabriel A., 2012, P 18 IEEE INT C EMB
   Mueller Frank, 2005, J REAL TIME SYST DEC, V31
   Nan Guan, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P165, DOI 10.1109/RTAS.2010.39
   NIU L, 2004, C COMP ARCH SYNTH EM
   Pagani S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660490
   Qadi Ala, 2003, P 24 IEEE INT REAL T
   Quan Gang, 2004, REAL TIM SYST S RTSS
   Quan Gang, 2002, P INT C DES AUT TEST
   Rowe A, 2010, IEEE T IND INFORM, V6, P265, DOI 10.1109/TII.2010.2052106
   Saewong Saowanee, 2008, P REAL TIM EMB TECHN
   Saewong Saowanee, 2003, P REAL TIM EMB TECHN
   Saha S, 2012, P 5 ANN INT SYST STO
   SETH K, 2003, P 24 IEEE REAL TIM S
   Sharma V, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P63, DOI 10.1109/REAL.2003.1253254
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Soudris Dimitrios, 2002, DESIGNING CMOS CIRCU
   Srinivasan K, 2007, INTEGRATION, V40, P326, DOI 10.1016/j.vlsi.2006.01.001
   THIELE L, 2000, P IEEE INT S CIRC SY, V4
   Wang LP, 2008, REAL TIM SYST SYMP P, P323, DOI 10.1109/RTSS.2008.31
   Wu HS, 2007, IEEE T COMPUT, V56, P1358, DOI 10.1109/TC.2007.1072
   Xu Huiting, 2012, P 18 IEEE INT C EMB
   XU R, 2005, P 5 ACM INT C EMB SO
   XU R, 2004, P 4 ACM INT C EMB SO
   Xu RB, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314300
   Yang Chuan-Yue, 2007, P 13 IEEE INT C EMB
   Yi Jun, 2009, P 15 IEEE S REAL TIM
   Yun Han-Saem., 2003, ACM T EMBED COMPUT S, V2, P393, DOI DOI 10.1145/860176.860183
   Zeng Gang, 2009, P 15 IEEE INT C EMB
   Zhang Ying, 2003, P C DES AUT TEST EUR
   Zhao Baoxian, 2009, P INT C COMP AID DES
   ZHU D, 2004, P INT C COMP AID DES
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
NR 87
TC 127
Z9 143
U1 1
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 7
DI 10.1145/2808231
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000007
DA 2024-07-18
ER

PT J
AU Chatterjee, U
   Chakraborty, RS
   Kapoor, H
   Mukhopadhyay, D
AF Chatterjee, Urbi
   Chakraborty, Rajat Subhra
   Kapoor, Hitesh
   Mukhopadhyay, Debdeep
TI Theory and Application of Delay Constraints in Arbiter PUF
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Design; Arbiter PUF; delay constraints; hardware-intrinsic
   security; security analysis
ID AUTHENTICATION; IDENTIFICATION; ATTACKS
AB Physically Unclonable Function (PUF) circuits are often vulnerable to mathematical model-building attacks. We theoretically quantify the advantage provided to an adversary by any training dataset expansion technique along the lines of security analysis of cryptographic hash functions. We present an algorithm to enumerate certain sets of delay constraints for the widely studied Arbiter PUF (APUF) circuit, then demonstrate how these delay constraints can be utilized to expand the set of known Challenge Response Pairs (CRPs), thus facilitating model-building attacks. We provide experimental results for Field Programmable Gate Array (FPGA) based APUF to establish the effectiveness of the proposed attack.
C1 [Chatterjee, Urbi; Chakraborty, Rajat Subhra; Kapoor, Hitesh; Mukhopadhyay, Debdeep] Indian Inst Technol, Dept Comp Sci & Engn, SEAL, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chatterjee, U; Chakraborty, RS; Kapoor, H; Mukhopadhyay, D (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, SEAL, Kharagpur 721302, W Bengal, India.
EM urbi.chatterjee@cse.iitkgp.ernet.in; rschnkraborty@cse.iitkgp.ernet.in;
   hitesh.p.kapoor@gmail.com; debdeep@cse.iitkgp.ernet.in
RI Chakraborty, Rajat Subhra/AAN-3806-2020; Chatterjee, Urbi/AAF-8649-2020
OI Chakraborty, Rajat Subhra/0000-0003-3588-163X; 
CR [Anonymous], 1993, ACM CCS 1993, DOI DOI 10.1145/168588.168596
   Armknecht F, 2011, P IEEE S SECUR PRIV, P397, DOI 10.1109/SP.2011.10
   Brzuska C, 2011, LECT NOTES COMPUT SC, V6841, P51, DOI 10.1007/978-3-642-22792-9_4
   Delvaux J, 2014, IEEE T CIRCUITS-I, V61, P1701, DOI 10.1109/TCSI.2013.2290845
   Delvaux J, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2013.6581579
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Hospodar G, 2012, IEEE INT WORKS INFOR, P37, DOI 10.1109/WIFS.2012.6412622
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Lim D., 2004, M.S. thesis
   Maes R, 2010, INFORM SEC CRYPT TEX, P3, DOI 10.1007/978-3-642-14452-3_1
   Maiti A, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P425
   Maiti V., 2012, inEmbedded systems design With FPGAs, P245, DOI [DOI 10.1007/978-1-4614-1362-2_11, 10.1007/978-1-4614-1362-2_11]
   Majzoobi Mehrdad, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P670, DOI 10.1109/ICCAD.2008.4681648
   Majzoobi M., 2008, IEEE INT TEST C, P1
   Plaga Rainer, 2012, Measurement, Modelling, and Evaluation of Computing Systems and Dependability and Fault Tolerance. Proceedings 16th International GI/ITG Conference (MMB & DFT 2012), P288, DOI 10.1007/978-3-642-28540-0_24
   Rührmair U, 2014, LECT NOTES COMPUT SC, V8731, P476, DOI 10.1007/978-3-662-44709-3_26
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Ruhrmair U., 2009, Cryptology ePrint Archive
   Saha I, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P41, DOI 10.1109/HST.2013.6581563
   Sahoo DP, 2015, IEEE T COMPUT AID D, V34, P1334, DOI 10.1109/TCAD.2015.2448677
   Shiozaki M, 2012, IEICE T ELECTRON, VE95C, P468, DOI 10.1587/transele.E95.C.468
   Stinson D. R., 2006, Cryptography Theory and Practice, V3rd
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Yu HL, 2012, IEEE T VLSI SYST, V20, P2198, DOI 10.1109/TVLSI.2011.2173770
NR 26
TC 12
Z9 12
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 10
DI 10.1145/2815621
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000010
DA 2024-07-18
ER

PT J
AU Ttofis, C
   Kyrkou, C
   Theocharides, T
AF Ttofis, Christos
   Kyrkou, Christos
   Theocharides, Theocharis
TI A Hardware-Efficient Architecture for Accurate Real-Time Disparity Map
   Estimation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Accurate depth perception; stereo vision; disparity
   map estimation; parallel architecture; FPGA
ID ADAPTIVE SUPPORT; STEREO VISION; IMPLEMENTATION
AB Emerging embedded vision systems utilize disparity estimation as a means to perceive depth information to intelligently interact with their host environment and take appropriate actions. Such systems demand high processing performance and accurate depth perception while requiring low energy consumption, especially when dealing with mobile and embedded applications, such as robotics, navigation, and security. The majority of real-time dedicated hardware implementations of disparity estimation systems have adopted local algorithms relying on simple cost aggregation strategies with fixed and rectangular correlation windows. However, such algorithms generally suffer from significant ambiguity along depth borders and areas with low texture. To this end, this article presents the hardware architecture of a disparity estimation system that enables good performance in both accuracy and speed. The architecture implements an adaptive support weight stereo correspondence algorithm that integrates image segmentation information in an attempt to increase the robustness of the matching process. The article also presents hardware-oriented algorithmic modifications/optimization techniques that make the algorithm hardware-friendly and suitable for efficient dedicated hardware implementation. A comparison to the literature asserts that an FPGA implementation of the proposed architecture is among the fastest implementations in terms of million disparity estimations per second (MDE/s), and with an overall accuracy of 90.21%, it presents an effective processing speed/disparity map accuracy trade-off.
C1 [Ttofis, Christos; Kyrkou, Christos; Theocharides, Theocharis] Univ Cyprus, Dept ECE, CY-1678 Nicosia, Cyprus.
C3 University of Cyprus
RP Ttofis, C (corresponding author), Univ Cyprus, Dept ECE, CY-1678 Nicosia, Cyprus.
EM ttofis.christos@ucy.ac.cy; kyrkou.christos@ucy.ac.cy;
   ttheocharides@ucy.ac.cy
RI Kyrkou, Christos/J-2851-2019
OI Kyrkou, Christos/0000-0002-7926-7642; Theocharides,
   Theocharis/0000-0001-7222-9152
FU Republic of Cyprus through the Research Promotion Foundation; EUREKA
   Organization under the Eurostars Programme [E! 5527 RUNNER]
FX This work was co-funded by the Republic of Cyprus through the Research
   Promotion Foundation and the EUREKA Organization under the Eurostars
   Programme (Project: E! 5527 RUNNER).
CR Ambrosch K., 2009, Proceedings of the Embedded Computer Vision part II, P121
   Ambrosch K, 2010, COMPUT VIS IMAGE UND, V114, P1303, DOI 10.1016/j.cviu.2010.07.008
   [Anonymous], KINT 7 FPGA FAM
   [Anonymous], INT J ARTIFICIAL INT
   [Anonymous], GPU SYSTEM ARCHITECT
   [Anonymous], P 2009 EUR IR WORKSH
   [Anonymous], P IASTED INT C MOD S
   [Anonymous], T HIPEAC
   [Anonymous], P BRIT MACH VIS C
   [Anonymous], P INT S EXP ROB ISER
   [Anonymous], P IEEE COMP SOC C CO
   [Anonymous], 2012, ISPRS Ann. Photogramm. Remote Sens. Spatial Inf. Sci., DOI DOI 10.5194/ISPRSANNALS-I-3-371-2012
   [Anonymous], P SPIE
   [Anonymous], KIN XBOX ON
   [Anonymous], KINT 7 FPGA DISPL KI
   Antunes M, 2012, IEEE INT C INT ROBOT, P5183, DOI 10.1109/IROS.2012.6385844
   Banz Christian, 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P93, DOI 10.1109/ICSAMOS.2010.5642077
   Bouguet J., 2008, Camera calibration toolbox for Matlab
   Brown MZ, 2003, IEEE T PATTERN ANAL, V25, P993, DOI 10.1109/TPAMI.2003.1217603
   Chang N, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, P2090
   Chang NYC, 2010, IEEE T CIRC SYST VID, V20, P792, DOI 10.1109/TCSVT.2010.2045814
   Cyganek B., 2009, An Introduction to 3D Computer Vision Techniques and Algorithms
   Darabiha A, 2006, MACH VISION APPL, V17, P116, DOI 10.1007/s00138-006-0018-2
   Díaz J, 2007, IEEE T IMAGE PROCESS, V16, P280, DOI 10.1109/TIP.2006.884931
   Ding JT, 2011, EURASIP J IMAGE VIDE, DOI 10.1186/1687-5281-2011-20
   Ernst I, 2008, LECT NOTES COMPUT SC, V5358, P228, DOI 10.1007/978-3-540-89639-5_22
   Fahmy S. A., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P142
   Fang JB, 2012, INT C PAR DISTRIB SY, P472, DOI 10.1109/ICPADS.2012.71
   Foix S, 2011, IEEE SENS J, V11, P1917, DOI 10.1109/JSEN.2010.2101060
   Forstmann S., 2004, IEEE CVPR WORKSHOP R, P29
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   Freedman B., 2010, DEPTH MAPPING USING
   Gehrig S.K., 2010, Computer Vision and Pattern Recognition Workshops (CVPRW), P85
   Gehrig SK, 2009, LECT NOTES COMPUT SC, V5815, P134, DOI 10.1007/978-3-642-04667-4_14
   Georgoulas C, 2009, LECT NOTES COMPUT SC, V5716, P721, DOI 10.1007/978-3-642-04146-4_77
   Gokturk S. B., 2004, 2004 C COMPUTER VISI, V2004, P35
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Hirschmüller H, 2009, IEEE T PATTERN ANAL, V31, P1582, DOI 10.1109/TPAMI.2008.221
   Hirschmüller H, 2002, INT J COMPUT VISION, V47, P229, DOI 10.1023/A:1014554110407
   Hsieh KY, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2180887.2180889
   Humenberger M, 2010, COMPUT VIS IMAGE UND, V114, P1180, DOI 10.1016/j.cviu.2010.03.012
   Jin S, 2010, IEEE T CIRC SYST VID, V20, P15, DOI 10.1109/TCSVT.2009.2026831
   Khaleghi Bahador, 2008, 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPR Workshops), P1, DOI 10.1109/CVPRW.2008.4563144
   Khoshelham K, 2011, INT ARCH PHOTOGRAMM, V38-5, P133
   Konolige K., 1997, P INT S ROBOTICS RES, P111
   MORING I, 1989, OPT ENG, V28, P897, DOI 10.1117/12.7977053
   Mühlmann K, 2001, IEEE WORKSHOP ON STEREO AND MULTI-BASELINE VISION, PROCEEDINGS, P30, DOI 10.1109/SMBV.2001.988760
   Park D. H., 2011, P 5 INT C UBIQUITOUS, P1
   Scharstein D, 2001, IEEE WORKSHOP ON STEREO AND MULTI-BASELINE VISION, PROCEEDINGS, P131, DOI 10.1023/A:1014573219977
   Steingrube P, 2009, LECT NOTES COMPUT SC, V5815, P285, DOI 10.1007/978-3-642-04667-4_29
   Sunyoto H, 2004, 2004 IEEE INTELLIGENT VEHICLES SYMPOSIUM, P319
   Tombari F., 2008, Computer Vision and Pattern Recognition, P1
   Tombari F, 2007, LECT NOTES COMPUT SC, V4872, P427
   Ttofis C, 2012, DES AUT TEST EUROPE, P703
   Ttofis C, 2013, IEEE T COMPUT, V62, P690, DOI 10.1109/TC.2012.32
   Vaudrey T., 2008, PROC 23 INT C IMAGE, P1, DOI DOI 10.1109/IVCNZ.2008.4762126
   Wang L, 2007, THIRD INTERNATIONAL SYMPOSIUM ON 3D DATA PROCESSING, VISUALIZATION, AND TRANSMISSION, PROCEEDINGS, P798
   Xiang XQ, 2012, MACH VISION APPL, V23, P1219, DOI 10.1007/s00138-011-0405-1
   Yang RG, 2005, REAL-TIME IMAGING, V11, P7, DOI 10.1016/j.rti.2005.04.002
   Yoon KJ, 2006, IEEE T PATTERN ANAL, V28, P650, DOI 10.1109/TPAMI.2006.70
   Zinner C, 2008, LECT NOTES COMPUT SC, V5358, P216, DOI 10.1007/978-3-540-89639-5_21
NR 61
TC 9
Z9 10
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 36
DI 10.1145/2629699
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800017
DA 2024-07-18
ER

PT J
AU Paul, A
AF Paul, Anand
TI Real-Time Power Management for Embedded M2M Using Intelligent Learning
   Methods
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Dynamic power management; intelligent
   reinforcement and indexing
ID OPTIMIZATION
AB In this work, an embedded system working model is designed with one server that receives requests by a requester by a service queue that is monitored by a Power Manager (PM). A novel approach is presented based on reinforcement learning to predict the best policy amidst existing DPM policies and deterministic markovian nonstationary policies (DMNSP). We apply reinforcement learning, namely a computational approach to understanding and automating goal-directed learning that supports different devices according to their DPM. Reinforcement learning uses a formal framework defining the interaction between agent and environment in terms of states, response action, and reward points. The capability of this approach is demonstrated by an event-driven simulator designed using Java with a power-manageable machine-to-machine device. Our experiment result shows that the proposed dynamic power management with timeout policy gives average power saving from 4% to 21% and the novel dynamic power management with DMNSP gives average power saving from 10% to 28% more than already proposed DPM policies.
C1 Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu, South Korea.
C3 Kyungpook National University
RP Paul, A (corresponding author), Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu, South Korea.
EM research.264@gmail.com
RI Paul, Anand/V-6724-2017
OI Paul, Anand/0000-0002-0737-2021; Paul, Anand/0000-0003-3115-2325
FU National Research Foundation of Korea [21A20131600005] Funding Source:
   Korea Institute of Science & Technology Information (KISTI), National
   Science & Technology Information Service (NTIS)
CR Ahmad A., 2014, INT J DISTRIB SENSOR
   [Anonymous], 2013, P 2013 RES ADAPTIVE
   [Anonymous], 2000, IEEE T VLSI SYST
   Bahar RI, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P64, DOI 10.1109/LPE.1998.708157
   Bajwa RS, 1997, IEEE T VLSI SYST, V5, P417, DOI 10.1109/92.645068
   Bambos N, 1998, IEEE PERS COMMUN, V5, P50, DOI 10.1109/98.683739
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Benini L, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P173, DOI 10.1109/LPE.1998.708184
   Chung EY, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P77, DOI 10.1109/DATE.1999.761100
   CHUNG EY, 1999, P INT C COMP AID DES, P274
   Costa Ribeiro CarlosHenrique., 2002, A tutorial on reinforcement learning techniques
   De Micheli G., 1997, DESIGN TECHNIQUES CA
   Golding R., 1996, HPL96140
   Irani S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P117, DOI 10.1109/DATE.2002.998258
   Lu YH, 1999, HARDW SOFTW CODES, P157, DOI 10.1109/HSC.1999.777412
   LU YH, 2000, DESIGN AUTOMATION TE, P20
   Paul Anand, 2010, Journal of Software, V5, P573, DOI 10.4304/jsw.5.6.573-578
   Paul A., 2013, ADV SCI LETT, V19, P2046, DOI DOI 10.1166/ASL.2013.4634
   Paul A, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331149
   Ren ZY, 2005, IEEE T COMPUT, V54, P409, DOI 10.1109/TC.2005.66
   Shih E., 2003, REDUCING ENERGY CONS
   Shukla SK, 2001, SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P53, DOI 10.1109/HLDVT.2001.972807
   Simunic T, 2002, S COMP SCI, P101
   Simunic T., 1999, Proceedings 12th International Symposium on System Synthesis, P18, DOI 10.1109/ISSS.1999.814255
   Simunic T., 2000, DESIGN AUTOMATION TE, P736
   Singaravelu A., 2012, PROBABILITY QUEUEING
   Sinha A, 2001, IEEE DES TEST COMPUT, V18, P62, DOI 10.1109/54.914626
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Veluvolu KC, 2011, IET CONTROL THEORY A, V5, P1255, DOI 10.1049/iet-cta.2010.0171
   Zhong L, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P1041, DOI 10.1109/ICVD.2004.1261067
   Zhong L, 2006, IEEE T MOBILE COMPUT, V5, P1473, DOI 10.1109/TMC.2006.167
NR 31
TC 38
Z9 39
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 148
DI 10.1145/2632158
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300004
DA 2024-07-18
ER

PT J
AU Gimmler-Dumont, C
   Wehn, N
AF Gimmler-Dumont, Christina
   Wehn, Norbert
TI A Cross-Layer Reliability Design Methodology for Efficient, Dependable
   Wireless Receivers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Design; Performance; Algorithms; Design for dependability;
   cross-layer reliability; wireless communication systems; MIMO-BICM
   systems; iterative MIMO detection and channel decoding; algorithmic
   error resilience
ID IMPLEMENTATION; ARCHITECTURE; DECODER; ERRORS; POWER
AB Continued progressive downscaling of CMOS technologies threatens the reliability of chips for future embedded systems. We developed a novel design methodology for dependable wireless communication systems which exploits the mutual trade-offs of system performance, hardware reliability, and implementation complexity. Our cross-layer approach combines resilience techniques on hardware level with algorithmic techniques exploiting the available flexibility in the receiver. The overhead is minimized by recovering only from those hardware errors that have a strong impact on the system behavior. We apply our new methodology on a double-iterative MIMO-BICM receiver which belongs to the most complex systems in current communication standards.
C1 [Gimmler-Dumont, Christina; Wehn, Norbert] Univ Kaiserslautern, Microelect Syst Design Res Grp, D-67663 Kaiserslautern, Germany.
C3 University of Kaiserslautern
RP Gimmler-Dumont, C (corresponding author), Univ Kaiserslautern, Microelect Syst Design Res Grp, D-67663 Kaiserslautern, Germany.
EM gimmler@eit.uni-kl.de
OI Wehn, Norbert/0000-0002-9010-086X
FU German Research Foundation (DFG) [SPP 1500]
FX This work was partly supported by the German Research Foundation (DFG)
   as part of the priority program "Dependable Embedded Systems" (SPP
   1500).
CR *3 GEN PARTN PROJ, 2008, 36212 3GPP TS
   Abdallah RA, 2009, IEEE T SIGNAL PROCES, V57, P4906, DOI 10.1109/TSP.2009.2026078
   Alles M., 2010, THESIS U KAISERSLAUT
   [Anonymous], 2007, DES AUT TEST EUR C E
   Barbero LG, 2008, IEEE T VEH TECHNOL, V57, P2804, DOI 10.1109/TVT.2007.914064
   Bau J., 2007, P IEEE INT WORKSH SI
   Borlenghi F., 2011, 2011 IEEE Asian Solid-State Circuits Conference, P297, DOI 10.1109/ASSCC.2011.6123571
   Brehm Christian, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P13, DOI 10.1007/978-3-642-28293-5_2
   Brehm C., 2011, 2011 International SoC Design Conference (ISOCC 2011), P349, DOI 10.1109/ISOCC.2011.6138782
   Burg A, 2005, IEEE J SOLID-ST CIRC, V40, P1566, DOI 10.1109/JSSC.2005.847505
   Chakrapani LN, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255466
   Chen XL, 2012, ANN IEEE SYM FIELD P, P69, DOI 10.1109/FCCM.2012.22
   Chippa VK, 2010, DES AUT CON, P555
   Dan Zhang, 2010, 2010 International Symposium On Information Theory & Its Applications (ISITA 2010), P873, DOI 10.1109/ISITA.2010.5649576
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   Dixit A., 2011, P IEEE INT REL PHYS
   Elgamel M. A., 2003, IEEE Circuits and Systems Magazine, V3, P6, DOI 10.1109/MCAS.2003.1267064
   Eltawil A. M, 2006, P INT S VLSI DES AUT, P1
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Geldmacher J., 2011, P IEEE VEH TECHN C V, P1
   George J., 2006, PROC INT C COMPILERS, P158, DOI DOI 10.1145/1176760.1176781
   Gherman V, 2009, DES AUT TEST EUROPE, P1222
   Gimmler C., 2012, 2012 International Conference on Computing, Networking and Communications (ICNC), P192, DOI 10.1109/ICCNC.2012.6167409
   Gimmler C., 2010, P 21 IEEE INT S PERS
   Gimmler-Dumont C, 2013, ADV RADIO SCI, V11, P131, DOI 10.5194/ars-11-131-2013
   Gimmler-Dumont C., 2013, P 4 IEEE LAT AM S CI
   Gimmler-Dumont C., 2012, P IFIP IEEE INT C VE
   Gimmler-Dumont C., 2012, VLSI DES J FLEXIBLE, V2
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Herkersdorf A., 2013, P 9 IEEE WORKSH SIL
   Hochwald BM, 2003, IEEE T COMMUN, V51, P389, DOI 10.1109/TCOMM.2003.809789
   Hussien AMA, 2010, CONF REC ASILOMAR C, P395, DOI 10.1109/ACSSC.2010.5757543
   Jafri AR, 2009, DES AUT TEST EUROPE, P1620
   Kairy M. S., 2012, P IEEE GLOB COMM C G
   Karakonstantis Georgios, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P117, DOI 10.1145/1840845.1840871
   Karakonstantis G., 2012, P IEEE DES AUT C DAC
   Karakonstantis G, 2007, IEEE IC CAD, P199
   Khajeh A, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2180887.2180892
   Khajeh A, 2008, EMB SYST REAL TIME M, P13, DOI 10.1109/ESTMED.2008.4696987
   Kienle F, 2008, P 5 INT S TURB COD R, P107
   Kienle F, 2011, IEEE T COMMUN, V59, P3301, DOI 10.1109/TCOMM.2011.092011.100157
   Kleeberger VB, 2013, IEEE MICRO, V33, P46, DOI 10.1109/MM.2013.67
   Krishnamohan S, 2004, PR IEEE COMP DESIGN, P126, DOI 10.1109/ICCD.2004.1347911
   Kurdahi F, 2010, IEEE DES TEST COMPUT, V27, P60
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Liu Y, 2009, IEEE T VLSI SYST, V17, P439, DOI 10.1109/TVLSI.2008.2004545
   May M, 2008, DES AUT TEST EUROPE, P413
   May M, 2010, DES AUT TEST EUROPE, P1420
   Mitra Subhasish, 2007, 2007 International Conference on Integrated Circuit Design and Technology, P1
   Mitra S, 2011, IEEE J EM SEL TOP C, V1, P30, DOI 10.1109/JETCAS.2011.2135630
   Mohapatra D, 2009, I SYMPOS LOW POWER E, P195
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   NAZAR GL, 2010, P 23 S INT CIRC SYST, P210, DOI DOI 10.1145/1854153.1854204
   Nicolaidis M, 1999, IEEE VLSI TEST SYMP, P86, DOI 10.1109/VTEST.1999.766651
   Novak C, 2010, CONF REC ASILOMAR C, P736, DOI 10.1109/ACSSC.2010.5757661
   Nowka K, 2008, IEEE CUST INTEGR CIR, P341, DOI 10.1109/CICC.2008.4672092
   Palem KV, 2005, IEEE T COMPUT, V54, P1123, DOI 10.1109/TC.2005.145
   Qian WK, 2011, IEEE T COMPUT, V60, P93, DOI 10.1109/TC.2010.202
   Shanbhag N, 2002, DES AUT CON, P830, DOI 10.1109/DAC.2002.1012737
   Shanbhag NR, 2010, DES AUT CON, P859
   Studer C, 2011, IEEE J SOLID-ST CIRC, V46, P1754, DOI 10.1109/JSSC.2011.2144470
   Vikalo H, 2004, IEEE T WIREL COMMUN, V3, P2299, DOI 10.1109/TWC.2004.837271
   Witte EM, 2010, IEEE T CIRCUITS-II, V57, P706, DOI 10.1109/TCSII.2010.2056014
   Wong K.W., 2002, P IEEE INT S CIRC SY, V3
   Wübben D, 2001, ELECTRON LETT, V37, P1348, DOI 10.1049/el:20010899
   Wübben D, 2003, IEEE VTS VEH TECHNOL, P508, DOI 10.1109/VETECF.2003.1285069
NR 66
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 137
DI 10.1145/2584666
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100020
OA Bronze
DA 2024-07-18
ER

PT J
AU Bergmann, NW
   Shukla, SK
   Becker, J
AF Bergmann, Neil W.
   Shukla, Sunil K.
   Becker, Juergen
TI QUKU: A Dual-Layer Reconfigurable Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Performance; Field
   programmable gate arrays; FPGAs; coarse grain reconfigurable arrays;
   CGRAs; multimedia computing
ID DESIGN; MORPHOSYS
AB A new architecture, QUKU, is proposed for implementing stream-based algorithms on FPGAs, which combines the advantages of FPGA and Coarse Grain Reconfigurable Arrays (CGRAs). QUKU consists of a dynamically reconfigurable, coarse-grain Processing Element (PE) array with an associated softcore processor providing system support. At a coarse-grain, the PE array can be reconfigured on a cycle-by-cycle basis to change the PE functionality similarly to that in a conventional CGRA. At a fine-grain, the whole FPGA can be reconfigured statically to implement a completely different PE array that serves the target application in a better way. Advantages of the fine-grain reconfiguration include individually customized PEs, adaptable numeric format support and customizable interconnect network. A prototype CAD tool framework is also developed which facilitates programming the QUKU architecture. An example application consisting of two different image detectors is implemented to demonstrate the advantages of QUKU. QUKU provides up to 140 times speedup and 40 times improvement in area-time product compared to an implementation running on an FPGA-based softcore. The area-time product for QUKU is around 16% lower than that of a custom circuit based implementation on the same FPGA. The per-PE customization provides an area-time saving of approximately 31% compared to a homogeneous 4 x 4 array of PEs for the same application. The experimental results demonstrate that a dual layered reconfigurable architecture provides significant potential benefits in terms of flexibility, area and processing efficiency over existing reconfigurable computing architectures for DSP.
C1 [Bergmann, Neil W.] Univ Queensland, Sch ITEE, St Lucia, Qld 4072, Australia.
   [Shukla, Sunil K.] IBM TJ Watson Res Ctr, Hawthorne, NY 10532 USA.
   [Becker, Juergen] Karlsruhe Inst Technol, ITIV, D-76131 Karlsruhe, Germany.
C3 University of Queensland; International Business Machines (IBM);
   Helmholtz Association; Karlsruhe Institute of Technology
RP Bergmann, NW (corresponding author), Univ Queensland, Sch ITEE, St Lucia, Qld 4072, Australia.
EM n.bergmann@itee.uq.edu.au
RI Bergmann, Neil/F-9933-2014
OI Bergmann, Neil/0000-0001-6279-1053
FU Australian Government
FX This research was supported by the Australian Government's International
   Science Linkages Program.
CR Acharya T, 2005, IMAGE PROCESSING: PRINCIPLES AND APPLICATIONS, P1, DOI 10.1002/0471745790
   [Anonymous], THESIS U QUEENSLAND
   [Anonymous], MICR PROC REF GUID V
   [Anonymous], MONT REC DIG SIGN PR
   [Anonymous], P 19 ACM SIGDA INT S
   [Anonymous], IEEE SIGNAL PROCES M
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], THESIS U TWENTE
   [Anonymous], P IEEE S FIELD PROGR
   [Anonymous], XILINX APPL NOTE XAP
   [Anonymous], THESIS U CALIFORNIA
   [Anonymous], P INT C ENG REC SYST
   [Anonymous], DIFFERENCE BASED PAR
   Baas B, 2007, IEEE MICRO, V27, P34, DOI 10.1109/MM.2007.29
   Baumgarte V, 2003, J SUPERCOMPUT, V26, P167, DOI 10.1023/A:1024499601571
   Friedman S., 2009, P ACMSIGDA INT S FIE, P191, DOI DOI 10.1145/1508128.1508158
   Hwang J., 2001, Field Programmable Logic and Applications. 11th International Conference, FPL 2001. Proceedings (Lecture Notes in Computer Science Vol.2147), P534
   Lange S, 2008, J SIGNAL PROCESS SYS, V51, P23, DOI 10.1007/s11265-007-0134-x
   Lee MH, 2000, J VLSI SIG PROC SYST, V24, P147, DOI 10.1023/A:1008189221436
   Lysaght P., 2006, P INT C FIELD PROGRA, P1
   Master P, 2002, LECT NOTES COMPUT SC, V2438, P1
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Moreano N, 2005, IEEE T COMPUT AID D, V24, P969, DOI 10.1109/TCAD.2005.850844
   Oppold T, 2007, IT-INF TECHNOL, V49, P157, DOI 10.1524/itit.2007.49.3.157
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Tessier R, 2001, J VLSI SIG PROC SYST, V28, P7, DOI 10.1023/A:1008155020711
   Todman TJ, 2005, IEE P-COMPUT DIG T, V152, P193, DOI 10.1049/ip-cdt:20045086
   Toi T, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P870
   Woods R., 2008, FPGA-based implementation of signal processing systems
   Yoon Jonghee W., 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P776
NR 30
TC 10
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 63
DI 10.1145/2435227.2435259
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400012
DA 2024-07-18
ER

PT J
AU Voros, NS
   Hübner, M
   Becker, J
   Kühnle, M
   Thomaitiv, F
   Grasset, A
   Brelet, P
   Bonnot, P
   Campi, F
   Schüler, E
   Sahlbach, H
   Whitty, S
   Ernst, R
   Billich, E
   Tischendorf, C
   Heinkel, U
   Ieromnimon, F
   Kritharidis, D
   Schneider, A
   Knaeblein, J
   Putzke-Röming, W
AF Voros, Nikolaos S.
   Hubner, Michael
   Becker, Juergen
   Kuhnle, Matthias
   Thomaitiv, Florian
   Grasset, Arnaud
   Brelet, Paul
   Bonnot, Philippe
   Campi, Fabio
   Schuler, Eberhard
   Sahlbach, Henning
   Whitty, Sean
   Ernst, Rolf
   Billich, Enrico
   Tischendorf, Claudia
   Heinkel, Ulrich
   Ieromnimon, Frank
   Kritharidis, Dimitrios
   Schneider, Axel
   Knaeblein, Joachim
   Putzke-Roming, Wolfram
TI MORPHEUS: A Heterogeneous Dynamically Reconfigurable Platform for
   Designing Highly Complex Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Verification
ID SOC
AB Recently, system designers are facing the challenge of developing systems that have diverse features, are more complex and more powerful, with less power consumption and reduced time to market. These contradictory constraints have forced technology providers to pursue design solutions that will allow design teams to meet the above design targets. In that respect, this paper introduces an innovative technology platform, called MORPHEUS, which intents to provide complete design framework for dealing with the aforementioned challenges. MORPHEUS consists of a state of the art architecture that encompasses heterogeneous reconfigurable accelerators for implementing on the same hardware architecture applications with varying characteristics and a tool chain that, through a software oriented approach, eases the implementation of highly complex applications with heterogeneous characteristics. The proposed approach has been tested and evaluated through state of the art cases studies borrowed from complementary application domains.
C1 [Hubner, Michael; Becker, Juergen; Kuhnle, Matthias; Thomaitiv, Florian] Univ Karlsruhe TII, Karlsruhe, Germany.
   [Sahlbach, Henning; Whitty, Sean; Ernst, Rolf] Tech Univ Carolo Wilhelmina Braunschweig, Braunschweig, Germany.
   [Schneider, Axel; Knaeblein, Joachim] Alcatel Lucent, Murray Hill, NJ USA.
C3 Braunschweig University of Technology; Alcatel-Lucent
EM voros@teimes.gr
RI Kritharidis, Dimitrios/AAR-4449-2020
OI Kritharidis, Dimitrios/0000-0002-1254-0018; Voros,
   Nikolaos/0000-0003-2410-5205
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 2007, ACM T EMBED COMPUT S
   [Anonymous], INTRO PROGRAMMABLE A
   [Anonymous], 2008, P INT PAR DISTR PROC
   [Anonymous], 2003, P PAR DISTR PROC S
   [Anonymous], 2004, P IEEE S SYST CHIP S
   [Anonymous], P 32 HAW INT C SYST
   [Anonymous], 1960, PAPERS PRESENTED W J
   [Anonymous], 2005, P DES AUT TEST EUR D
   [Anonymous], P PRORISC VELDH THE
   Bonnot P, 2008, DES AUT TEST EUROPE, P527
   Cambonie J, 2004, LECT NOTES COMPUT SC, V3133, P293
   CAMPI F., 2003, P INT SOL STAT CIRC
   CAMPI FABIO, 2007, P DES AUT TEST EUR D
   Cappelli A, 2004, ANN IEEE SYM FIELD P, P332, DOI 10.1109/FCCM.2004.2
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   *CRITICALBLUE, 2005, BOOST SOFTW PROC PER
   DEHON A., IEEE COMPUTER
   Dehon A, 2006, MICROPROCESS MICROSY, V30, P334, DOI 10.1016/j.micpro.2006.02.009
   DO CARMO L., 2006, P DES AUT TEST EUR D, P194
   Dutta S, 2001, IEEE DES TEST COMPUT, V18, P21, DOI 10.1109/54.953269
   EICHNER S., 2005, P SMPTE TECHN C
   FARABOSCHI, 2000, P 27 ANN INT S COMP
   Goldstein SC, 1999, CONF PROC INT SYMP C, P28, DOI [10.1109/ISCA.1999.765937, 10.1145/307338.300982]
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   HARTENSTEIN R., 2003, P ANN C PROF GLESN 6
   HAUSER, 1997, P S FIELD PROGR CUST
   KUEHNLE M., 2008, IEEE DESIGN TEST COM
   Le Gall D., 1988, ICASSP 88: 1988 International Conference on Acoustics, Speech, and Signal Processing (Cat. No.88CH2561-9), P761, DOI 10.1109/ICASSP.1988.196696
   LENORMAND E., 2003, P 3 INT WORKSH SYNTH
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Mucci C, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P69
   PACT XPP Technologies, 2005, P AS S PAC DES AUT C
   Paganini M, 2007, ASIA S PACIF DES AUT, P749
   Panainte EM, 2004, LECT NOTES COMPUT SC, V3203, P434
   Rossi D, 2009, IEEE CUST INTEGR CIR, P641, DOI 10.1109/CICC.2009.5280747
   Sahlbach H, 2009, LECT NOTES ELECTR EN, V40, P185
   Sanz C, 1996, EUR CONF DESIG AUTOM, P310, DOI 10.1109/EDTC.1996.494318
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   THOMAS A., 2004, P FIELD PROGR LOC IT
   Truong DN, 2009, IEEE J SOLID-ST CIRC, V44, P1130, DOI 10.1109/JSSC.2009.2013772
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   WHITTY S., 2009, P INT PAR DISTR PROC
   Wolf M.E., 1991, P ACM SIGPLAN C PROG
NR 44
TC 22
Z9 24
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 70
DI 10.1145/2442116.2442120
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900004
DA 2024-07-18
ER

PT J
AU Zhai, JT
   Nikolov, H
   Stefanov, T
AF Zhai, Jiali Teddy
   Nikolov, Hristo
   Stefanov, Todor
TI Mapping of Streaming Applications Considering Alternative Application
   Specifications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Theory; Streaming applications; alternative
   application specifications; polyhedral process networks; parallel
   programming; data-level parallelism; multi-processor system-on-chip
ID TASK
AB Streaming applications often require a parallel Model of Computation (MoC) to specify their application behavior and to facilitate mapping onto Multi-Processor System-on-Chip (MPSoC) platforms. Various performance requirements and resource budgets of embedded systems ask for an efficient design space exploration (DSE) approach to select the best design from a design space consisting of a large number of design choices. However, existing DSE approaches explore the design space that includes only architecture and mapping alternatives for an initial application specification given by the application designer. In this article, we first show that a design often might not be optimal if alternative specifications of a given application are not taken into account. We further argue that the best alternative specification consists of only independent and load-balanced application tasks. Based on the Polyhedral Process Network (PPN) MoC, we present an approach to analyze and transform an initial PPN to an alternative one that contains only independent processes if possible. Finally, by prototyping real-life applications on both FPGA-based MPSoCs and desktop multi-core platforms, we demonstrate that mapping the alternative application specification results in a large performance gain compared to those approaches, in which alternative application specifications are not taken into account.
C1 [Zhai, Jiali Teddy; Nikolov, Hristo; Stefanov, Todor] Leiden Univ, Leiden Inst Adv Comp Sci, NL-2300 RA Leiden, Netherlands.
C3 Leiden University; Leiden University - Excl LUMC
RP Zhai, JT (corresponding author), Leiden Univ, Leiden Inst Adv Comp Sci, NL-2300 RA Leiden, Netherlands.
EM tzhai@liacs.nl; nikolov@liacs.nl; stefanov@liacs.nl
OI Stefanov, Todor/0000-0001-6006-9366
FU Dutch Technology Foundation STW, project NEST [10346]
FX The research leading to these results has been partly supported by Dutch
   Technology Foundation STW, project NEST, no. 10346.
CR [Anonymous], 2011, P 1 INT WORKSH POL C
   Cong J, 2009, IEEE T VLSI SYST, V17, P1318, DOI 10.1109/TVLSI.2008.2004874
   FEAUTRIER P, 1991, INT J PARALLEL PROG, V20, P23, DOI 10.1007/BF01407931
   Feautrier P., 1996, Data Parallel Programming Model. Foundations, HPF Realization, and Scientific Applications, P79
   Gerstlauer A, 2008, DES AUT CON, P586
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Jun Zhu, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P223, DOI 10.1109/ASPDAC.2010.5419892
   Kahn G., 1974, P INF PROC N HOLL
   Kelly W, 1996, INT J PARALLEL PROG, V24, P579
   Kudlur M, 2008, ACM SIGPLAN NOTICES, V43, P114, DOI 10.1145/1379022.1375596
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Liao SW, 2006, INT SYM CODE GENER, P196
   Meijer S., 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P97, DOI 10.1109/ESTMED.2010.5666985
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Polybench, 2012, POLYHEDRAL BENCHMARK
   Pugh W., 1997, Conference Proceedings of the 1997 International Conference on Supercompting, P221, DOI 10.1145/263580.263637
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Verdoolaege S, 2003, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2003.1212826
   Verdoolaege S., 2007, EURASIP J EMBED SYST, V13
   Verdoolaege S, 2007, ALGORITHMICA, V48, P37, DOI 10.1007/s00453-006-1231-0
   Verdoolaege S, 2010, LECT NOTES COMPUT SC, V6327, P299, DOI 10.1007/978-3-642-15582-6_49
   Yang H, 2009, DES AUT TEST EUROPE, P69
NR 25
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 34
DI 10.1145/2435227.2435230
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200003
DA 2024-07-18
ER

PT J
AU Ambrose, JA
   Ragel, RG
   Parameswaran, S
AF Ambrose, Jude A.
   Ragel, Roshan G.
   Parameswaran, Sri
TI Randomized Instruction Injection to Counter Power Analysis Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Measurement; Side channel attack; random instruction
   injection; pattern matching; cross correlation; power analysis attack;
   methodology
ID INFORMATION; FRAMEWORK
AB Side-channel attacks in general and power analysis attacks in particular are becoming a major security concern in embedded systems. Countermeasures proposed against power analysis attacks are data and table masking, current flattening, dummy instruction insertion and bit-flips balancing. All these techniques are either susceptible to multi-order power analysis attack, not sufficiently generic to cover all encryption algorithms, or burden the system with high area, run-time or energy cost. In this article, we propose a randomized instruction injection technique (RIJID) that overcomes the pitfalls of previous countermeasures. RIJID scrambles the power profile of a cryptographic application by injecting random instructions at random points of execution and therefore protects the system against power analysis attacks. Two different ways of triggering the instruction injection are also presented: (1) softRIJID, a hardware/ software approach, where special instructions are used in the code for triggering the injection at runtime; and (2) autoRIJID, a hardware approach, where the code injection is triggered by the processor itself via detecting signatures of encryption routines at runtime. A novel signature detection technique is also introduced for identifying encryption routines within application programs at runtime. Further, a simple obfuscation metric (RIJIDindex) based on cross-correlation that measures the scrambling provided by any code injection technique is introduced, which coarsely indicates the level of scrambling achieved. Our processor models cost 1.9% additional area in the hardware/software approach and 1.2% in the hardware approach for a RISC based processor, and costs on average 29.8% in runtime and 27.1% in energy for the former and 25.0% in runtime and 28.5% in energy for the later, for industry standard cryptographic applications.
C1 [Ambrose, Jude A.; Parameswaran, Sri] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
   [Ragel, Roshan G.] Univ Peradeniya, Dept Comp Engn, Peradeniya, Sri Lanka.
C3 University of New South Wales Sydney; University of Peradeniya
RP Ambrose, JA (corresponding author), Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
EM roshanr@pdn.ac.lk
RI Ragel, Roshan/Q-6759-2019; Parameswaran, Srikanth/J-3824-2016
OI Parameswaran, Sri/0000-0003-0435-9080
CR Akkar ML, 2000, LECT NOTES COMPUT SC, V1976, P489
   Ambrose J. A., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P51
   Ambrose JA, 2007, DES AUT CON, P489, DOI 10.1109/DAC.2007.375214
   [Anonymous], P 12 USENIX SEC S
   Barbosa M, 2005, LECT NOTES COMPUT SC, V3796, P233
   Blake I., 2005, London Mathematical Society Lecture Note Series
   BOUBEKEUR T., 2007, GUP GEMS 3 GENERIC A, P93
   Bourke P., 1996, CROSS CORRELATION AU
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Chari ST, 1999, CURR OPIN GASTROEN, V15, P398, DOI 10.1097/00001574-199909000-00005
   Clavier C, 2001, LECT NOTES COMPUT SC, V1965, P252
   Coron JS, 2001, LECT NOTES COMPUT SC, V1965, P231
   Coron JS, 1999, LECT NOTES COMPUT SC, V1717, P292
   Daemen J., 1999, Resistance against implementation attacks: a comparative study of the AES proposals
   Gebotys CH, 2006, IEEE T VLSI SYST, V14, P740, DOI 10.1109/TVLSI.2006.878344
   Gebotys CH, 2002, LECT NOTES COMPUT SC, V2523, P114
   Gordon-Ross A., 2003, P 2003 INT C COMP AR, P117
   Goubin L, 1999, LECT NOTES COMPUT SC, V1717, P158
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hwang DD, 2006, IEEE SECUR PRIV, V4, P40, DOI 10.1109/MSP.2006.51
   Irwin J, 2002, IEEE INT CONF ASAP, P286, DOI 10.1109/ASAP.2002.1030727
   Janapsatya A, 2006, IEEE T VLSI SYST, V14, P816, DOI 10.1109/TVLSI.2006.878470
   Joye M, 2005, LECT NOTES COMPUT SC, V3659, P293
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Macé F, 2007, LECT NOTES COMPUT SC, V4727, P427
   Mangard S, 2002, LECT NOTES COMPUT SC, V2587, P343
   May D., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P28
   May D, 2001, LECT NOTES COMPUT SC, V2119, P115
   Mayer-Sommer R, 2001, LECT NOTES COMPUT SC, V1965, P78
   Merten MC, 2001, IEEE T COMPUT, V50, P567, DOI 10.1109/12.931894
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Messerges TS, 1999, LECT NOTES COMPUT SC, V1717, P144
   Muresan R, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P218
   Novak R., 2002, Public Key Cryptography. 4th International Workshop on Practice and Theory in Public Key Cryptosystems, PKC 2002. Proceedings (Lecture Notes in Computer Science Vol.2274), P252
   Örs SB, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P546, DOI 10.1109/ITCC.2004.1286711
   Oswald E, 2006, LECT NOTES COMPUT SC, V3860, P192
   *PEAS TEAM, 2002, ASIP MEIST
   Quisquater J.-J., 2001, P INT C RES SMART CA, P200, DOI DOI 10.1007/3-540-45418-7
   Ratanpal GB, 2004, IEEE T DEPEND SECURE, V1, P179, DOI 10.1109/TDSC.2004.25
   Ravi S, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P605, DOI 10.1109/ICVD.2004.1260985
   Regazzoni F, 2009, LECT NOTES COMPUT SC, V5747, P205
   SAPUTRA H., 2003, P C EXH DES AUT TEST, P10084
   Standaert FX, 2005, ITCC 2005: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 1, P562, DOI 10.1109/ITCC.2005.213
   Tiri K, 2005, DES AUT CON, P222
   Trichina E, 2002, LECT NOTES COMPUT SC, V2523, P187
   Waddle J, 2004, LECT NOTES COMPUT SC, V3156, P1
NR 46
TC 6
Z9 11
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 69
DI 10.1145/2345770.2345782
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200011
DA 2024-07-18
ER

PT J
AU Malik, A
   Salcic, Z
   Chong, C
   Javed, S
AF Malik, Avinash
   Salcic, Zoran
   Chong, Christopher
   Javed, Salman
TI System-Level Approach to the Design of a Smart Distributed Surveillance
   System Using SystemJ
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Human Factors; System-level design; distributed
   system; concurrency; GALS; SystemJ
ID CAMERAS
AB Distributed surveillance systems represent a class of sensor networks used for object location and tracking, road traffic monitoring, security, and other purposes. They are very complex to describe, design, and run. Because of their sensitivity, they need to be carefully designed and validated. We present a system-level approach to modeling and designing such systems using a new system-level programming language, SystemJ, which enables designers to describe computational and communication parts of such applications in a highly abstract manner. The designed system can be modeled and validated even before deployment and in that way contribute to the overall reliability and trustworthiness of such systems. As an additional tool, the design environment for specification of the surveillance system topology, physical and communication properties, selected sensors and their interconnectivity with the computing resources was developed. This tool enables easy composition of multiple sensors and their respective controllers, capturing changes of configuration of the system and underlying communication, and automatic generation of the formal description of the surveillance system. This description is then used for the generation of executable code and/or the templates for detailed SystemJ application-specific code, as well as for generation of the operator GUI in a surveillance system.
C1 [Malik, Avinash] INRIA Grenoble, Rhone Alpes, France.
   [Salcic, Zoran; Chong, Christopher; Javed, Salman] Univ Auckland, Auckland 1, New Zealand.
C3 University of Auckland
RP Malik, A (corresponding author), INRIA Grenoble, Rhone Alpes, France.
EM avimalik@ie.ibm.com
OI Salcic, Zoran/0000-0001-7714-9848
CR Abreu B, 2000, PROCEEDINGS OF THE IEEE INTELLIGENT VEHICLES SYMPOSIUM 2000, P457, DOI 10.1109/IVS.2000.898385
   [Anonymous], P 3 ACM IEEE INT C D
   APPIAH K., 2009, P 3 ACM IEEE INT C D
   BOUSSINOT F, 1991, P IEEE, V79, P1293, DOI 10.1109/5.97299
   Detmold Henry, 2008, IEEE Distributed Systems Online, V9, P1, DOI 10.1109/MDSO.2008.7
   Detmold H., 2008, IEEE DISTRIB SYST ON
   Fleck S, 2006, C COMP VIS PATT REC, P118
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   Gupta R, 1999, PARALLEL COMPUT, V25, P1741, DOI 10.1016/S0167-8191(99)00086-1
   Heyrman B, 2005, REAL-TIME IMAGING, V11, P282, DOI 10.1016/j.rti.2005.04.006
   Hoare C.A. R., 2004, COMMUNICATING SEQUEN, Velectronic
   Kapoor HK, 2007, INT CONF APPL CONCUR, P231, DOI 10.1109/ACSD.2007.54
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   MALIK A., 2010, THESIS U AUCKLAND NZ
   MALIK A., 2010, 7346 INRIA
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Malik A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529256
   Micheloni C, 2005, IEE P-VIS IMAGE SIGN, V152, P205, DOI 10.1049/ip-vis:20041256
   Quaritsch M, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/92827
   REMAGNINO P, 2001, MULTIMEDIA VIDEO BAS, P108
   Ridge T, 2009, ACM SIGPLAN NOTICES, V44, P429, DOI 10.1145/1594834.1480934
   Rowe A., 2005, IEEE Computer Society Conference on Computer Vision and Pattern Recognition, P136
   SCHRIEBL W., 2009, P 3 ACM IEEE INT C D
   Shukla SK, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P9, DOI 10.1109/ICVD.2003.1183104
   Velipasalar S, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, P277, DOI 10.1109/ICME.2006.262452
   Wolf W, 2002, COMPUTER, V35, P48, DOI 10.1109/MC.2002.1033027
   YU N., 2004, P TENCON
NR 27
TC 10
Z9 10
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 77
DI 10.1145/2362336.2362344
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700008
DA 2024-07-18
ER

PT J
AU Paterna, F
   Acquaviva, A
   Papariello, F
   Desoli, G
   Benini, L
AF Paterna, Francesco
   Acquaviva, Andrea
   Papariello, Francesco
   Desoli, Giuseppe
   Benini, Luca
TI Variability-Tolerant Workload Allocation for MPSoC Energy Minimization
   under Real-Time Constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Variability; MPSoC; real-time; energy minimization
AB Sub-50nm CMOS technologies are affected by significant variability, which causes power and performance variations among nominally similar cores in MPSoC platforms. This undesired heterogeneity threatens execution predictability and energy efficiency. We propose two techniques to allocate sets of barrier-synchronized tasks. The first technique models allocation as an ILP and achieves optimal results, but requires an offline solver. The second technique adopts a two-stage heuristic approach, and it can be adapted to work online. We tested our approach on the virtual prototype of a next-generation industrial multicore platform. Experimental results demonstrate that our approach minimizes deadline violations while increasing energy efficiency.
C1 [Paterna, Francesco; Benini, Luca] Univ Bologna, Bologna, Italy.
   [Acquaviva, Andrea] Politecn Torino, I-10129 Turin, Italy.
C3 University of Bologna; Polytechnic University of Turin
RP Paterna, F (corresponding author), Univ Bologna, Bologna, Italy.
EM francesco.paterna@unibo.it
OI BENINI, LUCA/0000-0001-8068-3806
FU European project REALITY [FP7-2008-IST-1-216537]; ARTISTDESIGN NoE
   [214373]
FX This research was supported by the European project REALITY
   FP7-2008-IST-1-216537 and ARTISTDESIGN NoE contract no. 214373.
CR Akyol E, 2007, IEEE T MULTIMEDIA, V9, P1475, DOI 10.1109/TMM.2007.906563
   [Anonymous], P IEEE C DES AUT TES
   Drake AJ, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P249, DOI 10.1109/ICICDT.2008.4567288
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Herbert S, 2008, DES AUT CON, P313
   Hong S, 2009, DES AUT TEST EUROPE, P821
   Huang L, 2009, DES AUT TEST EUROPE, P51
   Kollig P, 2009, DES AUT TEST EUROPE, P1254
   Papanikolaou A, 2007, IEEE CUST INTEGR CIR, P773, DOI 10.1109/CICC.2007.4405844
   Paterna F, 2009, DES AUT TEST EUROPE, P906
   Rebaud B, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P215, DOI 10.1109/ICICDT.2009.5166299
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Wang Y, 2007, PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM-JOINTLY WITH THE 21ST EUROPEAN FREQUENCY AND TIME FORUM, VOLS 1-4, P595
   WINTER JA, 2008, P 38 INT C DEP SYST, P42
   YI Y., 2009, P DATE APR, P33
   Zhang LD, 2009, DES AUT CON, P694
NR 17
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 71
DI 10.1145/2362336.2362338
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700002
DA 2024-07-18
ER

PT J
AU Zhou, G
   Li, Q
   Li, JY
   Wu, YF
   Lin, S
   Lu, J
   Wan, CY
   Yarvis, MD
   Stankovic, JA
AF Zhou, Gang
   Li, Qiang
   Li, Jingyuan
   Wu, Yafeng
   Lin, Shan
   Lu, Jian
   Wan, Chieh-Yih
   Yarvis, Mark D.
   Stankovic, John A.
TI Adaptive and Radio-Agnostic QoS for Body Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Experimentation; Body sensor networks;
   asymmetric architecture; adaptive QoS; virtual MAC; bandwidth
AB As wireless devices and sensors are increasingly deployed on people, researchers have begun to focus on wireless body-area networks. Applications of wireless body sensor networks include healthcare, entertainment, and personal assistance, in which sensors collect physiological and activity data from people and their environments. In these body sensor networks, quality of service is needed to provide reliable data communication over prioritized data streams. This article proposes BodyQoS, the first running QoS system demonstrated on an emulated body sensor network. BodyQoS adopts an asymmetric architecture, in which most processing is done on a resource-rich aggregator, minimizing the load on resource-limited sensor nodes. A virtual MAC is developed in BodyQoS to make it radio-agnostic, allowing a BodyQoS to schedule wireless resources without knowing the implementation details of the underlying MAC protocols. Another unique property of BodyQoS is its ability to provide adaptive resource scheduling. When the effective bandwidth of the channel degrades due to RF interference or body fading effect, BodyQoS adaptively schedules remaining bandwidth to meet QoS requirements. We have implemented BodyQoS in NesC on top of TinyOS, and evaluated its performance on MicaZ devices. Our system performance study shows that BodyQoS delivers significantly improved performance over conventional solutions in combating channel impairment.
C1 [Zhou, Gang] Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23185 USA.
   [Li, Qiang; Li, Jingyuan; Wu, Yafeng; Lin, Shan; Lu, Jian; Stankovic, John A.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 William & Mary; University of Virginia
RP Zhou, G (corresponding author), Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23185 USA.
EM gzhou@cs.wm.edu
RI Zhou, Gang/T-7901-2017
OI Zhou, Gang/0000-0002-4425-9837
CR AAD I, 2001, P IEEE INFOCOM C
   AHN CS, 2002, IEEE T MOBILE COMPUT, V1, P3
   [Anonymous], P ACM C EMB NETW SEN
   [Anonymous], 2002, P 1 ACM INT WORKSH W
   BISWAS S, 2005, P ACM SIGCOMM C
   *BSN, 2011, BSN P
   *CHIPC, 2011, CC2420 2 4 GHZ IEEE
   *CHIPC, 2011, CHIPC CC1000 LOW POW
   *CROSSB, 2011, XBOW MOT SPEC
   EE CT, 2004, P ACM SENSYS C
   GANTI RK, 2006, P ACM C MOB SYST APP
   Garg P., 2003, P IEEE INT PERF COMP
   *HARV CODEBLUE, 2011, CODEBLUE SENS NETW M
   He T., 2003, P IEEE INT C DISTR C
   HILL J, 2000, P INT C ARCH SUPP PR
   HULL B, 2004, P ACM C EMB NETW SEN
   *IEEE, 1999, 80211 ANSI IEEE
   IEEE, 2003, 802154 IEEE
   *IEEE 802, 2002, 802151 IEEE
   JOHANSSON AJ, 2002, P 2 JOINT EMBS BMES
   KIDD CD, 1999, P COBUILD C
   KIM S, 2007, P ACM C EMB NETW SEN
   LIU Y, 2005, P IEEE INT C MOB AD
   NATARAJAN A, 2007, P HEALTHNET 07 C
   Paek J., 2007, P ACM C EMB NETW SEN
   POLASTRE J, 2004, P ACM C EMB NETW SEN
   Polastre Joseph, 2005, P 3 INT C EMBEDDED N, P76
   RANGWALA S, 2006, P ACM SIGCOMM C
   ROELENS L, 2006, IEEE ELECT, V92, P1
   *RSVP, 2011, RES RES PPROT
   SANKARASUBRAMAN.Y, 2003, P ACM INT S MOB AD H
   SHAH RC, 2011, P 3 INT C BOD AR NET
   STANN F, 2003, P 1 INT WORKSH SENS
   WERNERALLEN G, 2006, P ACM USENIX S OP SY
   ZHAO Q, 2003, P SPSC C EMB NETW SE
   ZHOU G, 2008, P IEEE INFOCOM C
   ZHOU G, 2006, P IEEE C EMB NETW SE
   Zhu H, 2005, IEEE T MOBILE COMPUT, V4, P391, DOI 10.1109/TMC.2005.58
NR 38
TC 21
Z9 21
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043672
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300010
DA 2024-07-18
ER

PT J
AU Mohan, S
   Mueller, F
   Root, M
   Hawkins, W
   Healy, C
   Whalley, D
   Vivancos, E
AF Mohan, Sibin
   Mueller, Frank
   Root, Michael
   Hawkins, William
   Healy, Christopher
   Whalley, David
   Vivancos, Emilio
TI Parametric Timing Analysis and Its Application to Dynamic Voltage
   Scaling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Real-time systems; worst-case execution
   time; timing analysis; dynamic voltage scaling
ID CACHE; PIPELINE
AB Embedded systems with real-time constraints depend on a priori knowledge of worst-case execution times (WCETs) to determine if tasks meet deadlines. Static timing analysis derives bounds on WCETs but requires statically known loop bounds.
   This work removes the constraint on known loop bounds through parametric analysis expressing WCETs as functions. Tighter WCETs are dynamically discovered to exploit slack by dynamic voltage scaling (DVS) saving 60% to 82% energy over DVS-oblivious techniques and showing savings close to more costly dynamic-priority DVS algorithms.
   Overall, parametric analysis expands the class of real-time applications to programs with loop-invariant dynamic loop bounds while retaining tight WCET bounds.
C1 [Mohan, Sibin; Mueller, Frank] N Carolina State Univ, Dept Comp Sci, Ctr Embedded Syst Res, Raleigh, NC 27695 USA.
   [Root, Michael; Hawkins, William; Healy, Christopher] Furman Univ, Dept Comp Sci, Greenville, SC 29613 USA.
   [Whalley, David] Florida State Univ, Dept Comp Sci, Tallahassee, FL 32306 USA.
   [Vivancos, Emilio] Univ Politecn Valencia, Dept Sistemas Informat & Computac, Valencia 46022, Spain.
C3 North Carolina State University; State University System of Florida;
   Florida State University; Universitat Politecnica de Valencia
RP Mohan, S (corresponding author), N Carolina State Univ, Dept Comp Sci, Ctr Embedded Syst Res, Raleigh, NC 27695 USA.
EM mueller@cs.ncsu.edu; chris.healy@furman.edu; whalley@cs.fsu.edu;
   vivancos@dsic.upv.es
RI Vivancos, Emilio/L-9110-2014
OI Vivancos, Emilio/0000-0002-0213-0234; Hawkins III,
   William/0000-0003-1010-9408; Mohan, Sibin/0000-0002-3295-0233
FU NSF [CCR-0208581, CCR-0310860, CCR-0312695, EIA-0072043, CCR-0208892,
   CCR-0312493, CCR-0312531]
FX This work was conducted at North Carolina State University and Florida
   State University; it was supported in part by NSF grants CCR-0208581,
   CCR-0310860, CCR-0312695, EIA-0072043, CCR-0208892, CCR-0312493 and
   CCR-0312531.
CR ABOUGHAZALEH N, 2001, P WORKSH COMP OP SYS
   ABOUGHAZALEH N, 2003, P REAL TIM EMB TECHN
   ABOUGHAZALEH N, 2003, P C LANG COMP TOOL S
   Aho A.V., 1986, COMPILERS PRINCIPLES
   ALYAQOUBI NM, 1997, THESIS FLORIDA STATE
   Anantaraman A, 2004, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2004.19
   ANANTARAMAN A, 2003, P 30 INT S COMPUTER, P250
   [Anonymous], P REAL TIM SYST S
   [Anonymous], P INT S LOW POW EL D
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   BERG C, 2006, P 6 INT WORKSH WORST
   Bernat G., 2000, P 25 IFAC WORKSH REA
   BERNAT G, 2002, P REAL TIM SYST S
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURGER D, 1996, CSTR961308 U WISC
   BYHLIN S, 2005, P EUR C REAL TIM SYS
   *C LAB, WEET BENCHM
   Chapman R, 1996, REAL-TIME SYST, V11, P145, DOI 10.1007/BF00365316
   CHEN K, 2001, P INT S SYST SYNTH
   Colin A, 2000, REAL-TIME SYST, V18, P249, DOI 10.1023/A:1008149332687
   ENGBLOM J, 2002, THESIS UPPSALA U
   ENGBLOM J, 2001, INT J SOFTW TOOLS TE
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   GHEORGHITA VS, 2005, P DES AUT C
   GOVIL K, 1995, P 1 INT C MOB COMP N
   GRUNWALD D, 2000, P S OP SYST DES IMPL
   Healy C, 2000, REAL-TIME SYST, V18, P129, DOI 10.1023/A:1008189014032
   Healy C, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P12, DOI 10.1109/RTTAS.1998.683183
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Healy CA, 1999, IEEE T COMPUT, V48, P53, DOI 10.1109/12.743411
   Hergenhan A., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P552, DOI 10.1109/DATE.2000.840840
   JEJURIKAR R, 2005, P DES AUT C
   JEJURIKAR R, 2004, P DES AUT C
   KANG D, 2002, P REAL TIM SYST S
   LEE C, 1996, P REAL TIM SYST S
   LEE CH, 2004, P REAL TIM EMB TECHN
   Lee YH, 2003, REAL-TIME SYST, V24, P303, DOI 10.1023/A:1022864617640
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   LIM SS, 1994, REAL TIM SYST SYMP P, P97, DOI 10.1109/REAL.1994.342726
   Lisper Bjorn., 2003, WCET, P99
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LIU Y, 2003, P 9 REAL TIM EMB TEC
   LUNDQVIST K, 1996, P AD EUR INT C REL S
   Malik S, 1997, DES AUT CON, P147
   MITRA T, 2002, P 2 WORKSH WORST CAS
   Mohan S, 2005, REAL TIM SYST SYMP P, P233
   MOSSE D, 2000, P WORKSH COMP OP SYS
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   PARK CY, 1993, REAL-TIME SYST, V5, P31, DOI 10.1007/BF01088696
   PERING T, 1995, P S LOW POW EL
   PILLAI P, 2001, P S OP SYST PRINC
   Puschner P., 1989, Real-Time Systems, V1, P159, DOI 10.1007/BF00571421
   Ramaprasad H, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P71
   SAEWONG S, 2003, P 9 REAL TIM EMB TEC
   Schneider J, 2000, REAL TIM SYST SYMP P, P195, DOI 10.1109/REAL.2000.896009
   Seth K, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P40, DOI 10.1109/REAL.2003.1253252
   SHIN D, 2001, P DES TEST COMP
   SHIN YS, 2000, P INT C COMP AID DES
   STASCHULAT J, 2004, P INT C EMB SOFTW
   STASCHULAT J, 2005, P EUR C REAL TIM SYS
   THESING S, 2003, P INT PERF DEP S
   Unger S, 2002, ACM T PROGR LANG SYS, V24, P299, DOI 10.1145/567097.567098
   VERA X, 2003, P REAL TIM SYST S
   Vivancos E, 2001, ACM SIGPLAN NOTICES, V36, P88, DOI 10.1145/384196.384230
   Wegener J, 2001, REAL-TIME SYST, V21, P241, DOI 10.1023/A:1011132221066
   Weiser M, 1994, P 1 S OP SYST DES IM
   White RT, 1999, REAL-TIME SYST, V17, P209, DOI 10.1023/A:1008190423977
   White RT, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P192, DOI 10.1109/RTTAS.1997.601358
   ZHANG F, 2002, P REAL TIM SYST S
   ZHONG X, 2005, P REAL TIM SYST S DE
   ZHU Y, 2005, P ACM SIGPLAN SIGBED, P203
   Zhu YF, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P84, DOI 10.1109/RTTAS.2004.1317252
   [No title captured]
NR 73
TC 10
Z9 10
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 25
DI 10.1145/1880050.1880061
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kim, M
   Wellings, A
AF Kim, Minseong
   Wellings, Andy
TI Efficient Asynchronous Event Handling in the Real-Time Specification for
   Java
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; RTSJ; asynchronous event handling; multiple-server
   switching phenomenon; blocking handler; nonblocking handler
AB The Real-Time Specification for Java (RTSJ) is becoming mature. It has been implemented, formed the basis for research and used in serious applications. Some strengths and weaknesses are emerging. One of the areas that requires further elaboration is asynchronous event handling (AEH). The primary goal for handlers in the RTSJ is to have a lightweight concurrency mechanism. Some implementation will, however, simply map a handler to a real-time thread and this results in undermining the original motivations and introduces performance penalties. However it is generally unclear how to map handlers to real-time threads effectively. Also the support for nonblocking handlers in the RTSJ is criticized as lacking in configurability as implementations are unable to take advantage of them. This article, therefore, examines the AEH techniques used in some popular RTSJ implementations and proposes two efficient AEH models for the RTSJ. We then define formal models of the RTSJ AEH implementations using the automata formalism provided by the UPPAAL model checking tool. Using the automata models, their properties are explored and verified. In the proposed models, blocking and nonblocking handlers are serviced by different algorithms. In this way, it is possible to assign a real-time thread to a handler at the right time in the right place while maintaining the fewest possible threads overall and to give a certain level of configurability to AEH. We also have implemented the proposed models on an existing RTSJ implementation, jRate and executed a set of performance tests that measure their respective dispatch and multiple-handler completion latencies. The results from the tests and the verifications indicate that the proposed models require fewer threads on average with better performance than other approaches.
C1 [Kim, Minseong; Wellings, Andy] Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
C3 University of York - UK
RP Kim, M (corresponding author), Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
EM minseong.kim@gmail.com; andy@cs.york.ac.uk
CR Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   BELLIARDI R, 2008, REAL TIME SPECIFICAT
   CORSARO A, 2004, THESIS WASHINGTON U
   Davis R., 2000, 12th EuroMicro Conference on Real-Time Systems, P71
   DEBATTISTA K, 2002, P COMM PROC ARCH, P135
   Dibble P., 2002, REAL TIME JAVA PLATF
   Kim M, 2008, P 6 INT WORKSH JAV T, P48
   Kim M, 2007, P 5 INT WORKSH JAV T, P3
   Liu J., 2000, Real-Time Systems
   RIVAS MA, 2001, LNCS, V2043, P305
   Schmidt D. C., 2000, LEADER FOLLOWERS DES, P00
   Wellings AJ, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P81, DOI 10.1109/RTTAS.2002.1137383
   WELSH M, 2000, UCBCSD001108 EECS DE
NR 13
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 5
DI 10.1145/1814539.1814544
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900005
DA 2024-07-18
ER

PT J
AU Cho, H
   Ravindran, B
   Jensen, ED
AF Cho, Hyeonjoong
   Ravindran, Binoy
   Jensen, E. Douglas
TI Lock-Free Synchronization for Dynamic Embedded Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Performance; Theory; Time/utility function; utility
   accrual criteria; real-time; lock-free; scheduling; synchronization
AB We consider lock-free synchronization for dynamic embedded real-time systems that are subject to resource overloads and arbitrary activity arrivals. We model activity arrival behaviors using the unimodal arbitrary arrival model (or UAM). UAM embodies a stronger "adversary" than most traditional arrival models. We derive an upper bound on lock-free retries under the UAM with utility accrual scheduling-the first such result. We establish the tradeoffs between lock-free and lock-based sharing under UAM. These include conditions under which activities' accrued timeliness utility is greater under lock-free than lock-based, and the consequent lower and upper bound on the total accrued utility that is possible with lock-free and lock-based sharing. We confirm our analytical results with a POSIX RTOS implementation.
C1 [Cho, Hyeonjoong] Korea Univ, Dept Informat & Comp Sci, Seoul, South Korea.
   [Ravindran, Binoy] Virginia Polytech Inst & State Univ, ECE Dept, Blacksburg, VA 24061 USA.
   [Jensen, E. Douglas] Mitre Corp, Bedford, MA 01730 USA.
   [Ravindran, Binoy] Virginia Polytech Inst & State Univ, Blacksburg, VA 24061 USA.
C3 Korea University; Virginia Polytechnic Institute & State University;
   MITRE Corporation; Virginia Polytechnic Institute & State University
RP Cho, H (corresponding author), Korea Univ, Dept Informat & Comp Sci, Seoul, South Korea.
EM raycho@korea.ac.kr; binoy@vt.edu; jensen@mitre.org
RI Ravindran, Binoy/C-6016-2017
OI Ravindran, Binoy/0000-0002-8663-739X
FU Office of Naval Research [N00014-051-0179]; The MITRE Corporation
   [52917]
FX This work was supported by the Office of Naval Research under Grant
   N00014-051-0179 and The MITRE Corporation under Grant 52917.
CR Anderson JH, 2005, EUROMICRO, P199, DOI 10.1109/ECRTS.2005.6
   Anderson JH, 1997, ACM T COMPUT SYST, V15, P134, DOI 10.1145/253145.253159
   Anderson JH, 1997, REAL TIM SYST SYMP P, P111, DOI 10.1109/REAL.1997.641274
   [Anonymous], 1986, Technical Report RJ 5118
   CARPENTAR J, 2004, HDB SCHEDULING ALGOR
   Chen C, 1998, MOL CELL, V2, P9, DOI 10.1016/S1097-2765(00)80109-4
   CHO H, 2005, P IEEE EUR C REAL TI, P79
   CLARK R, 1999, LNCS, V1586, P353
   CLARK RK, 1990, THESIS CARNEGIE MELL
   CLARK RK, 2004, P IEEE WORKSH PAR DI, pB122
   Devi UC, 2006, EUROMICRO, P75, DOI 10.1109/ECRTS.2006.10
   HERLIHY M, 1993, ACM T PROGR LANG SYS, V15, P745, DOI 10.1145/161468.161469
   Hermant JF, 1998, INT CON DISTR COMP S, P360, DOI 10.1109/ICDCS.1998.679740
   Holman P, 2002, EUROMICRO, P111, DOI 10.1109/EMRTS.2002.1019191
   Huang H, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P303
   Jensen E. D., 1985, Proceedings of the Real-Time Systems Symposium (Cat. No.85CH2220-2), P112
   KOPETZ H, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P131, DOI 10.1109/REAL.1993.393507
   Li P, 2004, IEEE T COMPUT, V53, P1159, DOI 10.1109/TC.2004.61
   Li P, 2004, IEEE T SOFTWARE ENG, V30, P613, DOI 10.1109/TSE.2004.45
   MAYNARD DP, 1988, 88121 TR CERN MELL U
   Michael MM, 1998, J PARALLEL DISTR COM, V51, P1, DOI 10.1006/jpdc.1998.1446
   Ravindran B, 2005, ISORC 2005: Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, Proceedings, P55
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SOPARKAR NR, 1996, TIME CONSTRAINED T M
   Valois J. D., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P214, DOI 10.1145/224964.224988
   Wu Haisang., 2004, Proceedings of the 10th IEEE Real-Time and Embedded Computing Systems and Applications, P80
NR 26
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 23
DI 10.1145/1698772.1698781
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000009
DA 2024-07-18
ER

PT J
AU Ferri, BH
   Ferri, AA
AF Ferri, B. H.
   Ferri, A. A.
TI Reconfiguration of IIR Filters in Response to Computer Resource
   Availability
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reconfigurable computing; digital filters; anytime
   algorithms; resource management; imprecise computing
ID TRANSIENTS
AB This article explores methods to reconfigure infinite impulse response (IIR) filters in processes that utilize computer resource management. A high-performance mode uses a full-length IIR filter, while low resources or a desire to conserve power triggers a low-performance mode where a smaller length filter is used. Two alternatives for algorithms are explored: switching between filter banks of varying lengths, and anytime filters where the later stages can be skipped if computational resources are scarce. Two main challenges are addressed in this article. The first is how to configure an IIR filter as an anytime algorithm, and the second is how to initialize the states of the filters in order to mitigate transients induced by reconfiguration. The performance and feasibility of several common transient management schemes are investigated for use in this application. It is found that an anytime IIR filter outperforms the filter banks in almost every case studied due to its inherently smaller transients and the fact that the reconfiguration happens at the speed of resource management and not at a lower speed typically associated with reconfiguration due to physical system properties.
C1 [Ferri, B. H.] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Ferri, A. A.] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Ferri, BH (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
EM al.ferri@mc.gatech.edu
FU NSF [CCR-0209179]
FX This research was supported by the NSF grant number CCR-0209179.
CR Adhikary R, 2001, INT CONF ACOUST SPEE, P3877, DOI 10.1109/ICASSP.2001.940690
   Bartha S, 2003, I S INTELL SIG PR, P265
   FERRI BH, 2007, P AM CONTR C IEEE LO, P1887
   HECK B, 2002, MECHATRONICS HDB, P1
   Heck BS, 2003, IEEE CONTR SYST MAG, V23, P21, DOI 10.1109/MCS.2003.1172827
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Kovácsházy T, 2001, IEEE T INSTRUM MEAS, V50, P936, DOI 10.1109/19.948303
   LIU JWS, 1994, P IEEE, V82, P83, DOI 10.1109/5.259428
   Ludwig JT, 1996, IEEE J SOLID-ST CIRC, V31, P395, DOI 10.1109/4.494201
   Murthy C.S. R., 2001, RESOURCE MANAGEMENT
   Natarajan S., 1995, IMPRECISE APPROXIMAT
   Nawab SH, 1997, J VLSI SIG PROC SYST, V15, P177, DOI 10.1023/A:1007986707921
   Paxman J, 2000, IEEE DECIS CONTR P, P1093, DOI 10.1109/CDC.2000.911997
   PSIKOROWSKI J, 2007, P IEEE C INSTR MEAS, P1
   Simon G, 2000, IEEE IMTC P, P1333, DOI 10.1109/IMTC.2000.848692
   STERGIOPOULOS S, 2001, ADV SIGNAL PROCESSIN
   Valimaki V, 1998, IEEE T SIGNAL PROCES, V46, P3408, DOI 10.1109/78.735314
   Zaccarian L, 2005, AUTOMATICA, V41, P1273, DOI 10.1016/j.automatica.2005.02.003
NR 18
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 2
DI 10.1145/1596532.1596534
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200002
DA 2024-07-18
ER

PT J
AU Huang, J
   Parris, M
   Lee, J
   Demara, RF
AF Huang, Jian
   Parris, Matthew
   Lee, Jooheung
   Demara, Ronald F.
TI Scalable FPGA-based Architecture for DCT Computation Using Dynamic
   Partial Reconfiguration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; FPGA; dynamic partial reconfiguration; DCT; ME;
   scalability
AB In this article, we propose field programmable gate array-based scalable architecture for discrete cosine transform (DCT) computation using dynamic partial reconfiguration. Our architecture can achieve quality scalability using dynamic partial reconfiguration. This is important for some critical applications that need continuous hardware servicing. Our scalable architecture has three features. First, the architecture can perform DCT computations for eight different zones, that is, from 1 x 1 DCT to 8 x 8 DCT. Second, the architecture can change the configuration of processing elements to trade off the precisions of DCT coefficients with computational complexity. Third, unused PEs for DCT can be used for motion estimation computations. Using dynamic partial reconfiguration with 2.3MB bitstreams, 80 distinct hardware architectures can be implemented. We show the experimental results and comparisons between different configurations using both partial reconfiguration and nonpartial reconfiguration process. The detailed trade-offs among visual quality, power consumption, processing clock cycles, and reconfiguration overhead are analyzed in the article.
C1 [Huang, Jian; Parris, Matthew; Lee, Jooheung; Demara, Ronald F.] Univ Cent Florida, Sch Elect Engn & Comp Sci, Orlando, FL 32816 USA.
C3 State University System of Florida; University of Central Florida
RP Huang, J (corresponding author), Univ Cent Florida, Sch Elect Engn & Comp Sci, Orlando, FL 32816 USA.
EM jnhuang@eecs.ucf.edu
OI Lee, Jooheung/0000-0002-6987-879X; DeMara, Ronald/0000-0001-6864-7255
CR [Anonymous], 1996, Techniques and standards for image, video, and audio coding
   BARRY H, 1996, INTRO MPEG 2
   Braun L, 2008, I C FIELD PROG LOGIC, P606
   CHAN E, 1993, IEEE T CONSUM ELECTR, V39, P292, DOI 10.1109/30.234596
   CHEN WH, 1977, IEEE T COMMUN, V25, P1004, DOI 10.1109/TCOM.1977.1093941
   Claus C, 2008, I C FIELD PROG LOGIC, P534
   Claus C, 2007, DES AUT TEST EUROPE, P498
   GONG D, 2004, IEEE T CIRCUITS SYST, V14
   HSIEH CH, 2004, IEEE T CIRCUITS SYST, V2, P2
   Jo M, 2005, IEICE T COMMUN, VE88B, P766, DOI 10.1093/ietcom/E88-B.2.766
   Kim K, 1999, IEEE T CONSUM ELECTR, V45, P62, DOI 10.1109/30.754418
   Kinane A, 2004, LECT NOTES COMPUT SC, V3254, P780
   Lysaght P, 2006, I C FIELD PROG LOGIC, P12
   Majer M, 2007, J VLSI SIG PROC SYST, V47, P15, DOI 10.1007/s11265-006-0017-6
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Sedcole P, 2006, IEE P-COMPUT DIG T, V153, P157, DOI 10.1049/ip-cdt:20050176
   Shams A, 2002, IEEE COMP SOC ANN, P26, DOI 10.1109/ISVLSI.2002.1016869
   VANDERVLEUTEN RJ, 2000, P INT C IM PROC IEEE, V3, P837
   WHITE SA, 1989, IEEE ASSP MAG
   XANTHOPOULOS T, 2000, IEEE J SOLID-ST CIRC, V35, P5
   *XIL INC, 2005, XAPP138 VIRT FPGA SE
   *XIL INC, 2006, EARL ACC PART REC US
NR 22
TC 34
Z9 37
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 9
DI 10.1145/1596532.1596541
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200009
DA 2024-07-18
ER

PT J
AU Auerbach, J
   Bacon, DF
   Iercan, D
   Kirsch, CM
   Rajan, VT
   Röck, H
   Trummer, R
AF Auerbach, Joshua
   Bacon, David F.
   Iercan, Daniel
   Kirsch, Christoph M.
   Rajan, V. T.
   Roeck, Harald
   Trummer, Rainer
TI Low-Latency Time-Portable Real-Time Programming with Exotasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Measurement; Performance; Real-time scheduling;
   UAVs; time portability; virtual machine
AB Exotasks are a novel Java programming construct that achieve three important goals. They achieve low latency while allowing the fullest use of Java language features, compared to previous attempts to restrict the Java language for use in the submillisecond domain. They support pluggable schedulers, allowing easy implementation of new scheduling paradigms in a real-time Java system. They can achieve deterministic timing, even in the presence of other Java threads, and across changes of hardware and software platform. To achieve these goals, the program is divided into tasks with private heaps. Tasks may be strongly isolated, communicating only with each other and guaranteeing determinism, or weakly isolated, allowing some communication with the rest of the Java application. Scheduling of the tasks' execution, garbage collection, and value passing is accomplished by the pluggable scheduler. Schedulers that we have written employ logical execution time ( LET) in association with strong isolation to achieve time portability. We have also built a quad-rotor model helicopter, the JAviator, which we use to evaluate our implementation of Exotasks in an experimental embedded version of IBM's J9 real-time virtual machine. Our experiments show that we are able to maintain very low scheduling jitter and deterministic behavior in the face of variations in both software load and hardware platform. We also show that Exotasks perform nearly as well as Eventrons on a benchmark audio application.
EM josh@us.ibm.com
RI Iercan, Daniel/E-1972-2013
CR *AICAS, JAM VIRT MACH
   [Anonymous], 2007, P 5 INT WORKSHOP JAV
   ARMBUSTER A, 2006, ACM T EMBED COMPUT S
   Armstrong Joe, 1996, Concurrent Programming in Erlang
   AUERBACH J, 2007, P C LANG COMP TOOLS, P51
   AUERBACH J, 2007, P INT COMP MUS C
   Auerbach Joshua., 2007, Proceedings of the 7th ACM IEEE Int'l Conf. on Embedded software, P249, DOI DOI 10.1145/1289927.1289967
   Bacon DavidF., 2004, 4th ACM International Conference on Embedded Software, P125
   BACON DF, 2003, P 30 ACM SIGPLAN SIG, P285
   Bollella G, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P45
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   Burns A., 1997, CONCURRENCY ADA
   *ECL FDN, 2007, ECL OP DEV PLATF
   Fulton M, 2007, INT SYM CODE GENER, P221
   GHOSAL A, 2007, P APGES WORKSH
   Ghosal Arkadeb., 2006, EMSOFT 06, P132
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   HENDERSON F, 2002, SIGPLAN NOTICES, V38, P256
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Henzinger TA, 2007, ACM T PROGR LANG SYS, V29, DOI 10.1145/1286821.1286824
   *IBM, 2007, DDG1000 NEXT GEN NAV
   *IBM CORP, 2006, WEBSPHERE REAL TIM U
   *IBM CORP, 2007, IBM EXP REAL TIM TAS
   *JAV COMM PROC, JSR 121 APPL IS API
   JUILLERAT N, 2007, P INT COMP MUS C
   LEE EA, 2003, M0325 UCBERL EECS DE
   Ogata K., 1997, Instrumentation and Controls Series, V3rd ed.
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Pizlo Filip., 2007, Proceedings of the 2007 ACM SIGPLAN/SIGBED Conf. on Languages, Compilers, and Tools for Embedded Systems, P123, DOI DOI 10.1145/1254766.1254784
   *PURDUE, OVM VIRT MACH
   Siebert F, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P33, DOI 10.1109/ISORC.2004.1300326
   Spoonhower D., 2006, PLDI 2006. Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, P283, DOI 10.1145/1133981.1134015
   Spring J.H., 2007, Proceedings of the 22nd annual ACM SIGPLAN conference on Object-oriented programming systems and applications, OOPSLA '07, P211, DOI DOI 10.1145/1297027.1297043
   Spring J.H., 2007, Proceedings of the 3rd USENIX International Conf. on Virtual Execution Environments (VEE'07). (San Diego, CA, P191, DOI DOI 10.1145/1254810.1254837
   Stewart DB, 1997, IEEE T SOFTWARE ENG, V23, P759, DOI 10.1109/32.637390
   *U SALZB, 2007, EX HTL SCHED
   2007, REAL TIM WORKSH
   [No title captured]
NR 38
TC 4
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 15
DI 10.1145/1457255.1457262
PG 48
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400007
DA 2024-07-18
ER

PT J
AU Sassone, PG
   Wills, DS
   Loh, GH
AF Sassone, Peter G.
   Wills, D. Scott
   Loh, Gabriel H.
TI Static strands: Safely exposing dependence chains for increasing
   embedded power efficiency
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 15-17, 2005
CL Chicago, IL
SP ACM SIGPLAN, ACM SIGBED
DE performance; design; architecture; sequentiality; dependency collapsing;
   energy
AB Modern embedded processors are designed to maximize execution efficiency-the amount of performance achieved per unit of energy dissipated while meeting minimum performance levels. To increase this efficiency, we propose utilizing static strands, dependence chains without fan-out, which are exposed by a compiler pass. These dependent instructions are resequenced to be sequential and annotated to communicate their location to the hardware. Importantly, this modified application is binary compatible and functionally identical to the original, allowing transparent execution on a baseline processor. However, these static strands can be easily collapsed and optimized by simple processor modifications, significantly reducing the workload energy. Results show that over 30% of MediaBench and Spec2000int dynamic instructions can be collapsed, reducing issue logic energy by 20%, bypass energy 19%, and register file energy 14%. In addition, by increasing the effective capactity of pipeline resources by almost a third, average IPC can be improved up to 15%. This performance gain can then be traded in for a lower clock frequency to maintain a basline level of performance, further reducing energy.
C1 [Sassone, Peter G.] Intel Corp, Austin, TX USA.
   [Wills, D. Scott; Loh, Gabriel H.] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 Intel Corporation; University System of Georgia; Georgia Institute of
   Technology
RP Sassone, PG (corresponding author), Intel Corp, Austin, TX USA.
EM peter.g.sassone@intel.com; scott.wills@ece.gatech.edu; loh@cc.gatech.edu
CR [Anonymous], BERK PRED TECHN MOD
   BIK A, 2001, INTEL TECHNOLOGY J
   BRACY A, 2004, P INT S MICR
   BRASH D, 2002, ARM ARCH VERS 6 ARMV
   BURGER D, 1997, 1342 U WISC MAD DEPT
   BUTTS A, 2002, P INT S MICR
   Cao Y., 2000, P IEEE CUST INT CIRC
   CLARK N, 2004, P INT S MICR
   CORBAL J, 1999, P INT S MICR
   COSTA A, 2000, P INT C PAR ARCH COM
   Ernst D., 2002, P INT S COMP ARCH
   Gochman S., 2003, Intel Technology Journal, V07
   HUANG J, 1999, P INT S HIGH PERFORM
   HWU W, 1993, J SUPERCOMPUTING, V7
   *IBM CORP, POW 750 RISC MICR TE
   KIM H, 2003, P INT C COD GEN OPT
   Kim I., 2003, P INT S COMP ARCH
   KIM I, 2003, P INT S MICR
   LEE C, 1997, P INT S MICR
   MAMIDIPAKA M, 2004, 0428 U CAL CTR EMB C
   MARQUEZ A, 1997, 14 U DEL COMP ARCH P
   PALACHARLA S, 1997, P INT S COMP ARCH
   Park I., 2002, P INT S MICR
   PILLA M, 2003, P COMP ARCH HIGH PER
   RAASCH S, 2002, P INT S COMP ARCH
   *REN TECHN, SH42 SOFTW MAN
   SASSONE P, 2004, P INT S MICR
   YEHIA S, 2004, P INT S COMP ARCH
NR 28
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 24
DI 10.1145/1274858.1274862
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LD
UT WOS:000256880600004
DA 2024-07-18
ER

PT J
AU Staschulat, J
   Ernst, R
AF Staschulat, Jan
   Ernst, Rolf
TI Scalable precision cache analysis for real-time software
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 15-17, 2005
CL Chicago, IL
SP ACM SIGPLAN, ACM SIGBED
DE algorithms; measurement; performance; worst-case execution time
   analysis; cache; embedded systems; preemptive scheduling
ID PREEMPTION DELAY
AB Caches are needed to increase the processor performance, but the temporal behavior is difficult to predict, especially in embedded systems with preemptive scheduling. Current approaches use simplified assumptions or propose complex analysis algorithms to bound the cache-related preemption delay. In this paper, a scalable preemption delay analysis for associative instruction caches to control the analysis precision and the time-complexity is proposed. An accurate preemption delay calculation is integrated into a cache-aware schedulability analysis. The framework is evaluated in several experiments.
C1 [Staschulat, Jan; Ernst, Rolf] Tech Univ Carolo Wilhelmina Braunschweig, D-38106 Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Staschulat, J (corresponding author), Tech Univ Carolo Wilhelmina Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
EM staschulat.ernst@ida.ing.tu-bs.de
CR Aho A., 1988, Compilers - Principles, Techniques and Tools
   Audsley N.C., 1991, P 8 IEEE WORKSH REAL
   BASUMALLICK S, 1994, WORKSH LANG COMP TOO
   BUSQUETS JV, 1997, EUR WORKSH REAL TIM
   Busquets-Mataix JV, 2000, J SYST ARCHITECT, V46, P357, DOI 10.1016/S1383-7621(99)00011-9
   BusquetsMataix JV, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/RTTAS.1996.509537
   CAMPOY A, 2005, EUR C REAL TIM SYST
   CAMPOY M, 2001, IEEE REAL TIM EMB SY
   CORMEN TH, 1997, INTRO ALG
   CORTI M, 2000, ACM SIGPLAN WORKSH L
   DATTA A, 2004, IEEE VLSI DESIGN, P97
   *INF, 2004, TRIC MAN
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   KIRK DB, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P229
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lee CG, 2001, IEEE T SOFTWARE ENG, V27, P805, DOI 10.1109/32.950317
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Liedtke J., 1997, IEEE REAL TIM EMB TE
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   MITRA T, 2003, ACM IEEE INT S HARD
   MOGUL JC, 1991, C ARCH SUPP PROGR LA, P75
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Mueller F., 1995, ACM SIGPLAN WORKSH L
   Panda P.R., 1999, MEMORY ISSUES EMBEDD
   Petters SM, 2001, WORKSH REAL TIM EMB
   Puaut I., 2002, IEEE REAL TIME SYSTE
   Ramaprasad H, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148
   Ramaprasad H., 2006, REAL TIM EMB TECHN A
   Schneider J, 2000, REAL TIM SYST SYMP P, P195, DOI 10.1109/REAL.2000.896009
   SEBEK F, 2001, REAL TIM EMB SYST WO
   STAPPERT F, 2003, WCET BENCHMARKS
   STASCHULAT J, 2004, INT WORKSH EMB SOFT
   STASCHULAT J, 2006, EUR C REAL TIM SYST
   Staschulat Jan., 2005, EUROMICRO C REAL TIM
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   VERA X, 2003, IEEE REAL TIM SYST S
NR 36
TC 13
Z9 15
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 25
DI 10.1145/1274858.1274863
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LD
UT WOS:000256880600005
DA 2024-07-18
ER

PT J
AU Feng, KJ
   Fan, XY
   An, JF
   Li, CX
   Di, KY
   Li, JF
AF Feng, Kaijie
   Fan, Xiaoya
   An, Jianfeng
   Li, Chuxi
   Di, Kaiyue
   Li, Jiangfei
TI ACDSE: A Design Space Exploration Method for CNN Accelerator based on
   Adaptive Compression Mechanism
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CNN accelerator; design space exploration; Reinforcement Learning;
   derivative-free optimization
AB Customized accelerators for Convolutional Neural Network (CNN) can achieve better energy efficiency than general computing platforms. However, the design of a high-performance accelerator should take into account a variety of parameters and physical constraints. The increasing parameters and tighter constraints gradually complicate the design space, which poses new challenges to the capacity and efficiency of design space exploration methods. In this paper, we provide a novel design space exploration method named ACDSE for optimizing the design process of CNN accelerators. ACDSE implements the adaptive compression mechanism to dynamically adjust the search range and prune low-value design points according to the exploration states. As a result, it can focus on valuable subspace while also improving exploration capacity and efficiency. Additionally, we implement ACDSE to address the problem of CNN accelerator latency optimization. The experiment indicates that, compared to former DSE methods, ACDSE can reduce latency and increase efficiency by 1.39x-5.07x and 2.07x-43.87x, respectively, under the most stringent constraint conditions, demonstrating its superior adaptability to the complicated design space.
C1 [Feng, Kaijie; Fan, Xiaoya; An, Jianfeng; Li, Chuxi; Di, Kaiyue; Li, Jiangfei] Northwestern Polytech Univ, Sch Comp Sci, Engn & Res Ctr Embedded Syst Integrat, Minist Educ, 1 Dongxiang Rd, Xian 710119, Shaanxi, Peoples R China.
C3 Northwestern Polytechnical University
RP Feng, KJ (corresponding author), Northwestern Polytech Univ, Sch Comp Sci, Engn & Res Ctr Embedded Syst Integrat, Minist Educ, 1 Dongxiang Rd, Xian 710119, Shaanxi, Peoples R China.
EM fkj921009@mail.nwpu.edu.cn; fanxy@nwpu.edu.cn; anjf@nwpu.edu.cn;
   lichuxi@mail.nwpu.edu.cn; dky2020@mail.nwpu.edu.cn;
   lijiangfei@mail.nwpu.edu.cn
OI Feng, Kaijie/0000-0003-4697-8867
CR Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Achiam J., 2018, Spinning up in deep reinforcement learning
   Bergstra J., 2013, ICML, pI
   Boski M, 2017, 2017 10TH INTERNATIONAL WORKSHOP ON MULTIDIMENSIONAL (ND) SYSTEMS (NDS)
   Cong J, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240838
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Feng K., 2021, Graph. Vis. Comput, V4
   Gao YX, 2018, PR MACH LEARN RES, V80
   Haarnoja T, 2018, PR MACH LEARN RES, V80
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Jazzbin, 2020, GEATPY GENETIC EVOLU
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Kao SC, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P622, DOI 10.1109/MICRO50266.2020.00058
   Kingma D. P., 2014, arXiv
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Li CX, 2020, NEUROCOMPUTING, V381, P29, DOI 10.1016/j.neucom.2019.11.005
   Li HT, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317874
   Lillicrap T., 2015, arXiv, DOI 10.48550/arXiv.1509.02971
   [陆维娜 Lu Weina], 2018, [计算机辅助设计与图形学学报, Journal of Computer-Aided Design & Computer Graphics], V30, P2164
   Mnih V, 2013, Arxiv, DOI [arXiv:1312.5602, 10.48550/arxiv.1312.5602]
   Muñoz-Martínez F, 2021, IEEE COMPUT ARCHIT L, V20, P122, DOI 10.1109/LCA.2021.3097253
   Nardi L, 2019, I S MOD ANAL SIM COM, P347, DOI 10.1109/MASCOTS.2019.00045
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Pham H, 2018, Arxiv, DOI arXiv:1802.03268
   Reagen Brandon, 2017, 2017 IEEE/ACM International Symposium on Low-Power Electronics and Design (ISLPED), DOI 10.1109/ISLPED.2017.8009208
   Santoro G, 2018, DES AUT TEST EUROPE, P1151, DOI 10.23919/DATE.2018.8342185
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Schulman J, 2015, PR MACH LEARN RES, V37, P1889
   Shao YS, 2016, INT SYMP MICROARCH
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wei XC, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240856
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Yang L, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218676
   Yang Xuan, 2020, Interstellar: Using Halide's Scheduling Language to Analyze DNN Accelerators, P369, DOI [DOI 10.1145/3373376, 10.1145/3373376]
   Yazdanbakhsh A, 2021, Arxiv, DOI arXiv:2102.01723
   Yu Y, 2021, IEEE T COMPUT, V70, P45, DOI 10.1109/TC.2020.2983694
   Zheng SZ, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P859, DOI 10.1145/3373376.3378508
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
NR 43
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 95
DI 10.1145/3545177
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600007
DA 2024-07-18
ER

PT J
AU Hu, XH
   Huang, HM
   Li, XM
   Zheng, X
   Ren, QY
   He, JY
   Xiong, XM
AF Hu, Xianghong
   Huang, Hongmin
   Li, Xueming
   Zheng, Xin
   Ren, Qinyuan
   He, Jingyu
   Xiong, Xiaoming
TI High-performance Reconfigurable DNN Accelerator on a Bandwidth-limited
   Embedded System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural networks; reconfigurable; accelerator; real-time
   object detection system; design space exploration
ID NEURAL-NETWORK; HARDWARE ACCELERATOR
AB Deep convolutional neural networks (DNNs) have been widely used in many applications, particularly in machine vision. It is challenging to accelerate DNNs on embedded systems because real-world machine vision applications should reserve a lot of external memory bandwidth for other tasks, such as video capture and display, while leaving little bandwidth for accelerating DNNs. In order to solve this issue, in this study, we propose a high-throughput accelerator, called reconfigurable tiny neural network accelerator (ReTiNNA), for the bandwidth-limited system and present a real-time object detection system for the high-resolution video image. We first present a dedicated computation engine that takes different datamapping methods for various filter types to improve data reuse and reduce hardware resources. We then propose an adaptive layer-wise tiling strategy that tiles the feature maps into strips to reduce the control complexity of data transmission dramatically and to improve the efficiency of data transmission. Finally, a design space exploration (DSE) approach is presented to explore design space more accurately in the case of insufficient bandwidth to improve the performance of the low-bandwidth accelerator. With a low bandwidth of 2.23 GB/s and a low hardware consumption of 90.261K LUTs and 448 DSPs, ReTiNNA can still achieve a high performance of 155.86 GOPS on VGG16 and 68.20 GOPS on ResNet50, which is better than other state-of-the-art designs implemented on FPGA devices. Furthermore, the real-time object detection system can achieve a high object detection speed of 19 fps for high-resolution video.
C1 [Hu, Xianghong; Huang, Hongmin; Li, Xueming; Zheng, Xin; Xiong, Xiaoming] Guangdong Univ Technol, Sch Microelectron, Guangzhou 510006, Guangdong, Peoples R China.
   [Ren, Qinyuan] Zhejiang Univ, Coll Control Sci & Engn, Hangzhou, Peoples R China.
   [He, Jingyu] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong 999077, Peoples R China.
C3 Guangdong University of Technology; Zhejiang University; Hong Kong
   University of Science & Technology
RP Hu, XH (corresponding author), Guangdong Univ Technol, Sch Microelectron, Guangzhou 510006, Guangdong, Peoples R China.
EM xianghonghu@gdut.edu.cn; 1112004008@mail2.gdut.edu.cn;
   2112004036@mail2.gdut.edu.cn; xinzheng@gdut.edu.cn;
   renqinyuan@zju.edu.cn; jheci@connect.ust.hk; xmxiong@gdut.edu.cn
RI Li, Xueming/KQV-3562-2024
OI Li, Xueming/0000-0002-9700-4272; hu, xianghong/0000-0002-1237-4945;
   Zheng, Xin/0000-0003-4931-9664; REN, QINYUAN/0000-0001-9487-2675; Huang,
   Hongmin/0000-0002-8034-0616; Xiong, Xiaoming/0000-0002-2421-7621
FU Key-Area Research and Development Program of Guangdong Province, China
   [2021B01014 10004, 2019B010140002]
FX This work is supported by Key-Area Research and Development Program of
   Guangdong Province, China #2021B01014 10004, 2019B010140002.
CR Ahmad A, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3380548
   Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   [Anonymous], 2014, P BRIT MACH VIS C, DOI DOI 10.48550/ARXIV.1405.3866
   Chen L, 2020, IEEE T IND ELECTRON, V67, P10600, DOI [10.1109/TIE.2019.2962413, 10.1109/TITS.2020.3004655]
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Cong Jason, 2014, Artificial Neural Networks and Machine Learning - ICANN 2014. 24th International Conference on Artificial Neural Networks. Proceedings: LNCS 8681, P281, DOI 10.1007/978-3-319-11179-7_36
   Cong J, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240838
   Courbariaux M., 2016, BinaryNet: Training deep neural networks with weights and activa
   Dahl GE, 2012, IEEE T AUDIO SPEECH, V20, P30, DOI 10.1109/TASL.2011.2134090
   Fong CFB, 2019, IEEE COMP SOC ANN, P31, DOI 10.1109/ISVLSI.2019.00015
   Gokhale V, 2017, IEEE INT SYMP CIRC S, P2082
   Guo J., 2018, P IEEE INT S CIRCUIT, P1
   Guo S, 2020, IEEE T IND ELECTRON, V67, P8005, DOI 10.1109/TIE.2019.2942548
   Han S., P 4 INT C LEARN REPR
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hosseini FS, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477016
   Hu CF, 2020, IEEE T IND ELECTRON, V67, P10922, DOI 10.1109/TIE.2019.2962437
   Hu XH, 2019, IEEE ACCESS, V7, P72113, DOI 10.1109/ACCESS.2019.2919527
   Le QN, 2010, IEEE T IND ELECTRON, V57, P3167, DOI 10.1109/TIE.2009.2037650
   Li GH, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476994
   Luo CM, 2017, IEEE T IND ELECTRON, V64, P750, DOI 10.1109/TIE.2016.2609838
   Moini S, 2017, IEEE T CIRCUITS-II, V64, P1217, DOI 10.1109/TCSII.2017.2690919
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   Vasilache N, 2015, Arxiv, DOI arXiv:1412.7580
   Wai YJ, 2018, INT J ADV COMPUT SC, V9, P506
   Wang X, 2020, IEEE T COMPUT AID D, V39, P4290, DOI 10.1109/TCAD.2020.3012323
   Wang ZX, 2020, IEEE ACCESS, V8, P116569, DOI 10.1109/ACCESS.2020.3004198
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Xie LF, 2021, IEEE T IND ELECTRON, V68, P3506, DOI 10.1109/TIE.2020.2982115
   Xie XF, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3122788
   Yang C, 2019, IEEE T CIRCUITS-I, V66, P3480, DOI 10.1109/TCSI.2019.2928682
   Yeo I, 2021, IEEE T IND ELECTRON, V68, P11554, DOI 10.1109/TIE.2020.3032867
   Yin SY, 2019, IEEE T COMPUT AID D, V38, P678, DOI 10.1109/TCAD.2018.2821561
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang J, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358178
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
NR 39
TC 2
Z9 2
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 90
DI 10.1145/3530818
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600002
DA 2024-07-18
ER

PT J
AU Siddhu, L
   Bagchi, A
   Kedia, R
   Ahmad, I
   Pandey, S
   Panda, PR
AF Siddhu, Lokesh
   Bagchi, Aritra
   Kedia, Rajesh
   Ahmad, Isaar
   Pandey, Shailja
   Panda, Preeti Ranjan
TI Dynamic Thermal Management of 3D Memory through Rotating Low Power
   States and Partial Channel Closure
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE 3D memory; Dynamic Thermal Management; partial channel closure
ID AWARE; TIME; CORE; DRAM
AB Modern high-performance and high-bandwidth three-dimensional (3D) memories are characterized by frequent heating. Prior art suggests turning off hot channels andmigrating data to the background DDR memory, incurring significant performance and energy overheads. We propose three Dynamic Thermal Management (DTM) approaches for 3D memories, reducing these overheads. The first approach, Rotating-channel Low-power-state-based DTM (RL-DTM), minimizes the energy overheads by avoiding data migration. RL-DTM places 3D memory channels into low power states instead of turning them off. Since data accesses are disallowed during low power state, RL-DTM balances each channel's low-power-state duration. The second approach, Masked rotating-channel Low-power-state-based DTM (ML-DTM), is a fine-grained policy that minimizes the energy-delay product (EDP) and improves the performance of RL-DTM by considering the channel access rate. The third strategy, Partial channel closure and ML-DTM, minimizes performance overheads of existing channel-level turn-off-based policies by closing a channel only partially and integrating ML-DTM, reducing the number of channels being turned off. We evaluate the proposed DTM policies using various mixes of SPEC benchmarks and multi-threaded workloads and observe them to significantly improve performance, energy, and EDP over state-of-the-art approaches for different 3D memory architectures.
C1 [Siddhu, Lokesh; Bagchi, Aritra; Pandey, Shailja; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, Delhi 110016, India.
   [Kedia, Rajesh; Ahmad, Isaar] Indian Inst Technol Delhi, Khosla Sch IT, Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Delhi
RP Siddhu, L (corresponding author), Indian Inst Technol Delhi, Dept Comp Sci & Engn, Delhi 110016, India.
EM siddhulokesh@gmail.com; aritra.bagchi@cse.iitd.ac.in;
   rkedia@cse.iith.ac.in; isaar.ahmad@gmail.com; csz168117@iitd.ac.in;
   panda@cse.iitd.ac.in
OI Bagchi, Aritra/0009-0008-4885-5055; Ahmad, Isaar/0009-0008-3603-6925;
   Pandey, Shailja/0000-0003-3013-5128
FU Ministry of Electronics and IT (MeitY), Government of India [MI01182]
FX We want to thank the anonymous reviewers for their valuable comments and
   feedback. Further, the authors would like to thank the Ministry of
   Electronics and IT (MeitY), Government of India for providing financial
   assistance to Lokesh Siddhu under the Visvesvaraya PhD fellowship
   programme (Project Number - MI01182).
CR Adegbija T, 2018, COMPUTERS, V7, DOI 10.3390/computers7010003
   [Anonymous], 2013, Hybrid Memory Cube Specification 1.0
   ANSYS, 2013, ANSYS Icepak User's Guide
   Arora M, 2015, INT S HIGH PERF COMP, P366, DOI 10.1109/HPCA.2015.7056047
   Ayoub R, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534381
   Ayoub Raid, 2010, P 20 S GREAT LAK S V, P365
   Bailis P, 2011, DES AUT CON, P89
   Bao M, 2009, DES AUT CON, P490
   Bircher WL, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P327
   Bogdan P, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2974013
   Calvo D, 2011, J LOW POWER ELECTRON, V7, P2, DOI 10.1166/jolpe.2011.1112
   Chittamuru SVR, 2018, IEEE T MULTI-SCALE C, V4, P758, DOI 10.1109/TMSCS.2018.2846274
   Chou CH, 2019, INT S HIGH PERF COMP, P120, DOI 10.1109/HPCA.2019.00032
   Chou CH, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P565, DOI 10.1109/ICCD.2015.7357166
   Coskun A. K., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P165, DOI 10.1145/1393921.1393966
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Cox M, 2013, IEEE SYM EMBED SYST, P11, DOI 10.1109/ESTIMedia.2013.6704498
   Cuesta D., 2010, P 20 S GREAT LAK S V, P99
   Dev K, 2016, IEEE COMP SOC ANN, P242, DOI 10.1109/ISVLSI.2016.60
   Fu CC, 2017, IEEE T VLSI SYST, V25, P2095, DOI 10.1109/TVLSI.2017.2669973
   Hajkazemi MH, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3106233
   Hameed F, 2011, DES AUT TEST EUROPE, P299
   Han JH, 2021, 2021 22ND INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), DOI 10.1109/EuroSimE52062.2021.9410836
   Homayoun H, 2010, LECT NOTES COMPUT SC, V5952, P216, DOI 10.1007/978-3-642-11515-8_17
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Jung Matthias, 2021, A Journey of Embedded and Cyber-Physical Systems, P19
   Khdr H, 2014, DES AUT TEST EUROPE
   Korkmaz M., 2015, ADMS VLDB, P25
   Le Sueur Etienne., 2011, P 2011 USENIX C USEN, P16
   Lee D, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3223046
   Lee S, 2018, IEEE ACCESS, V6, P31387, DOI 10.1109/ACCESS.2018.2845861
   Li DW, 2017, DES AUT CON, DOI 10.1145/3061639.3062197
   Liao CH, 2015, DES AUT TEST EUROPE, P351
   Limaye A, 2018, INT SYM PERFORM ANAL, P149, DOI 10.1109/ISPASS.2018.00028
   Liu WC, 2018, IEEE T COMPUT, V67, P1818, DOI 10.1109/TC.2018.2844365
   Lo WH, 2016, DES AUT TEST EUROPE, P1084
   Lu YC, 2016, IEEE T COMPUT, V65, P187, DOI 10.1109/TC.2015.2409847
   Lu YC, 2015, IEEE T COMPUT, V64, P2367, DOI 10.1109/TC.2014.2360534
   Meng J, 2012, DES AUT TEST EUROPE, P611
   Micron, 2023, HBM2E
   Micron Technology, 2010, MT41J256M4JP-15E Datasheet
   Micron Technology, 2018, High bandwidth memory with ECC
   Muralidhara SP, 2011, INT SYMP MICROARCH, P374
   Oh CS, 2020, ISSCC DIG TECH PAP I, P330, DOI 10.1109/isscc19947.2020.9063110
   Pawlowski J. T., 2011, Hybrid Memory Cube (HMC)
   Prakash A, 2016, DES AUT CON, DOI 10.1145/2897937.2898031
   Sadrosadati M, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3291606
   Siddhu L, 2022, DES AUT TEST EUROPE, P1377, DOI 10.23919/DATE54114.2022.9774743
   Siddhu L, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358208
   Siddhu L, 2019, DES AUT TEST EUROPE, P272, DOI [10.23919/date.2019.8715091, 10.23919/DATE.2019.8715091]
   Siddhu Lokesh, 2020, ACM Transactions on Design Automation of Electronic Systems, V26, P1
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Sironi F, 2013, INT CONFER PARA, P41, DOI 10.1109/PACT.2013.6618802
   Xydis S, 2013, DES AUT TEST EUROPE, P1649
   Ye YY, 2014, IEEE T COMPUT AID D, V33, P1718, DOI 10.1109/TCAD.2014.2351584
   Yoon C, 2018, IEICE ELECTRON EXPR, V15, DOI 10.1587/elex.15.20171253
   Zapater M, 2013, DES AUT TEST EUROPE, P266
   Zhang Runjie, 2015, Tech. Rep
   Zheng JT, 2016, IEEE T VLSI SYST, V24, P920, DOI 10.1109/TVLSI.2015.2439698
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 60
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 104
DI 10.1145/3624581
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600016
DA 2024-07-18
ER

PT J
AU Bhattacharjee, A
   Moitra, A
   Panda, P
AF Bhattacharjee, Abhiroop
   Moitra, Abhishek
   Panda, Priyadarshini
TI <i>XploreNAS</i>: Explore Adversarially Robust and Hardware-efficient
   Neural Architectures for Non-ideal Xbars
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural architecture search; memristive crossbars; non-idealities;
   adversarial robustness; EDAP
AB Compute In-Memory platforms such as memristive crossbars are gaining focus as they facilitate acceleration of Deep Neural Networks (DNNs) with high area and compute efficiencies. However, the intrinsic non-idealities associated with the analog nature of computing in crossbars limits the performance of the deployed DNNs. Furthermore, DNNs are shown to be vulnerable to adversarial attacks leading to severe security threats in their large-scale deployment. Thus, finding adversarially robust DNN architectures for non-ideal crossbars is critical to the safe and secure deployment of DNNs on the edge. This work proposes a two-phase algorithm-hardware co-optimization approach called XploreNAS that searches for hardware efficient and adversarially robust neural architectures for non-ideal crossbar platforms. We use the one-shot Neural Architecture Search approach to train a large Supernet with crossbar-awareness and sample adversarially robust Subnets therefrom, maintaining competitive hardware efficiency. Our experiments on crossbars with benchmark datasets (SVHN, CIFAR10, CIFAR100) show up to similar to 8-16% improvement in the adversarial robustness of the searched Subnets against a baseline ResNet-18 model subjected to crossbar-aware adversarial training. We benchmark our robust Subnets for Energy-Delay-Area-Products (EDAPs) using the Neurosim tool and find that with additional hardware efficiency-driven optimizations, the Subnets attain similar to 1.5-1.6x lower EDAPs than ResNet-18 baseline.
C1 [Bhattacharjee, Abhiroop; Moitra, Abhishek; Panda, Priyadarshini] Yale Univ, Dept Elect Engn, New Haven, CT 06511 USA.
C3 Yale University
RP Bhattacharjee, A (corresponding author), Yale Univ, Dept Elect Engn, New Haven, CT 06511 USA.
EM abhiroop.bhattacharjee@yale.edu; abhishek.moitra@yale.edu;
   priya.panda@yale.edu
OI Bhattacharjee, Abhiroop/0000-0002-7721-271X
FU C-BRIC; DARPA; SRC; CoCoSys; Google Research Scholar Award; NSF CAREER
   Award; TII (Abu Dhabi); DARPA AI Exploration (AIE) program; DoE MMICC
   center SEA-CROGS [DE-SC0023198]; U.S. Department of Energy (DOE)
   [DE-SC0023198] Funding Source: U.S. Department of Energy (DOE)
FX This work was supported in part by C-BRIC, a JUMP center sponsored by
   DARPA and SRC, CoCoSys, a JUMP2.0 center sponsored by DARPA and SRC,
   Google Research Scholar Award, the NSF CAREER Award, TII (Abu Dhabi),
   the DARPA AI Exploration (AIE) program, and the DoE MMICC center
   SEA-CROGS (Award #DE-SC0023198).
CR Bender G, 2018, PR MACH LEARN RES, V80
   Bhattacharjee A, 2022, Arxiv, DOI arXiv:2011.14498
   Bhattacharjee A, 2022, DES AUT TEST EUROPE, P1119, DOI 10.23919/DATE54114.2022.9774736
   Bhattacharjee A, 2022, IEEE T COMPUT AID D, V41, P2625, DOI 10.1109/TCAD.2021.3109857
   Bhattacharjee A, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P884, DOI 10.23919/DATE51398.2021.9474001
   Bhattacharjee Abhiroop, 2022, P ACMIEEE INT S LOW, P1
   Cai H, 2020, Arxiv, DOI arXiv:1908.09791
   Cai H, 2019, Arxiv, DOI arXiv:1812.00332
   Cai H, 2018, AAAI CONF ARTIF INTE, P2787
   Chakraborty I, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218688
   Charan G, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218605
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Choi K, 2021, DES AUT CON, P337, DOI 10.1109/DAC18074.2021.9586121
   Goodfellow Ian, 2014, P C WORKSHOP NEURAL
   Guo MH, 2020, PROC CVPR IEEE, P628, DOI 10.1109/CVPR42600.2020.00071
   Hu M, 2018, ADV MATER, V30, DOI 10.1002/adma.201705914
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Jain S, 2021, IEEE T COMPUT AID D, V40, P326, DOI 10.1109/TCAD.2020.3000185
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Krishnan G, 2020, IEEE DES TEST, V37, P79, DOI 10.1109/MDAT.2020.3001559
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Madry A, 2019, Arxiv, DOI arXiv:1706.06083
   Moitra A, 2021, IEEE T CIRCUITS-I, V68, P4482, DOI 10.1109/TCSI.2021.3110487
   Moitra Abhishek, 2022, ARXIV
   Negi S, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P451, DOI 10.1145/3489517.3530476
   Nekrasov V, 2020, IEEE WINT CONF APPL, P1959, DOI 10.1109/WACV45572.2020.9093531
   Netzer Y., 2011, NIPS WORKSH DEEP LEA
   Roy Deboleena, 2020, arXiv
   Roy S, 2021, IEEE T VLSI SYST, V29, P730, DOI 10.1109/TVLSI.2021.3063543
   Sun XY, 2019, IEEE J EM SEL TOP C, V9, P570, DOI 10.1109/JETCAS.2019.2933148
   Yang L, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218676
   Zhu Zhenhua, 2018, P IEEEACM INT C COMP, P1
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 35
TC 1
Z9 1
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 62
DI 10.1145/3593045
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Min, D
   Kim, K
   Moon, C
   Khan, A
   Lee, S
   Yun, C
   Chung, W
   Kim, Y
AF Min, Donghyun
   Kim, Kihyun
   Moon, Chaewon
   Khan, Awais
   Lee, Seungjin
   Yun, Changhwan
   Chung, Woosuk
   Kim, Youngjae
TI A Multi-tenant Key-value SSD with Secondary Index for Search Query
   Processing and Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Key-value solid-state drive; NoSQL database storage engine
ID STORAGE
AB Key-value SSDs (KVSSDs) introduced so far are limited in their use as an alternative to the key-value store running on the host due to the following technical limitations. First, they were designed only for a single tenant, limiting the use of multiple tenants. Second, they mainly focused on designing indexes for primary key-based searches, without supporting various queries using a combination of primary key and non-primary attribute-based searches. This article proposes Cerberus, a Log Structured Merged (LSM) tree-based KVSSD armed with (1) namespace and performance isolation for multiple tenants in a multi-tenant environment and (2) capability for processing non-primary attribute-based search queries. Specifically, Cerberus identifies the tenant's namespace and splits a single large LSM-tree into namespace-specific LSM-tree indexes for tenants. Cerberus also manages secondary LSM-tree indexes to enable non-primary attribute-based data access and fast search query processing. With the SSD-internal CPU/DRAM resources, Cerberus supports non-primary attribute-based search queries and handles complex queries that are combined with search and computing operations. We prototyped Cerberus on the Cosmos+ OpenSSD platform. When there are multiple tenants, Cerberus exhibits up to 2.9x higher read throughput and negligible write overhead compared to existing KVSSD. Cerberus also shows lower latency by up to 9.31x for non-primary attribute-based queries.
C1 [Min, Donghyun; Kim, Kihyun; Moon, Chaewon; Lee, Seungjin] Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
   [Khan, Awais] Oak Ridge Natl Lab, Oak Ridge, TN USA.
   [Yun, Changhwan; Chung, Woosuk] SK Hynix, Memory Syst R&D, Icheon, South Korea.
   [Kim, Youngjae] Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Sogang University; United States Department of Energy (DOE); Oak Ridge
   National Laboratory; SK Group; SK Hynix; Sogang University
RP Min, D (corresponding author), Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
EM mdh38112@sogang.ac.kr; realltd16@sogang.ac.kr; mcy98@sogang.ac.kr;
   khana@ornl.gov; seungjinn@sogang.ac.kr; changhwan.youn@sk.com;
   woosuk.chung@sk.com; youkim@sogang.ac.kr
RI Khan, Awais/H-2014-2018
OI Khan, Awais/0000-0003-2603-3516; Min, Donghyun/0000-0002-6043-9264
FU SK hynix research grant; National Research Foundation of Korea (NRF) -
   Korean government (MSIT) [NRF-2021R1A2C2014386]
FX This work was funded in part by SK hynix research grant, and in part by
   the National Research Foundation of Korea (NRF) grant funded by the
   Korean government (MSIT) (No. NRF-2021R1A2C2014386).
CR [Anonymous], 2012, P 2012 ACM SIGMOD IN, DOI 10.1145/2213836.2213945
   [Anonymous], 2017, COSM OPENSSD PLATF
   [Anonymous], 2008, P 2008 ACM SIGMOD IN
   [Anonymous], 2013, US
   [Anonymous], 2020, MONGODB MAN
   [Anonymous], 2018, ELEASTICSEARCH
   Belkin N., 1993, P 20 ANN INT ACM SIG, P339
   Bhimani Janki, 2021, SYSTOR '21: Proceedings of the 14th International Conference on Systems and Storage, DOI 10.1145/3456727.3463777
   Cao W, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P29
   Chang F, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1365815.1365816
   Choi Wonil, 2022, P 23 C 23 ACMIFIP IN, P202
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Dillinger PC, 2021, Arxiv, DOI arXiv:2103.02515
   Facebook, 2017, LEVELDB
   Folk Mike, 2011, P EDBT ICDT 2011 WOR, P36
   Google, 2012, ROCKSDB PERS KEY VAL
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   Gulati A, 2007, PERF E R SI, V35, P13
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Im J, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P173
   Jain S, 2008, EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, P95, DOI 10.1145/1357010.1352603
   Jin YQ, 2017, INT S HIGH PERF COMP, P373, DOI 10.1109/HPCA.2017.15
   Jun SW, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P1, DOI 10.1145/2749469.2750412
   Kang Y, 2013, IEEE S MASS STOR SYS
   Khan A, 2021, IEEE ACCESS, V9, P85217, DOI 10.1109/ACCESS.2021.3087502
   Kim J., 2015, P 13 USENIX C FIL ST, P183
   Koo G, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P219, DOI 10.1145/3123939.3124553
   Kwon D, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P729
   Lakshman Avinash, 2010, Operating Systems Review, V44, P35, DOI 10.1145/1773912.1773922
   Lang W, 2014, IEEE T KNOWL DATA EN, V26, P1447, DOI 10.1109/TKDE.2013.74
   Lee CG, 2019, I S MOD ANAL SIM COM, P384, DOI 10.1109/MASCOTS.2019.00048
   Liang SW, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P395
   Lu LY, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P133
   Matsunobu Y, 2020, PROC VLDB ENDOW, V13, P3217, DOI 10.14778/3415478.3415546
   Min Donghyun, 2021, HotStorage '21: Proceedings of the 13th ACM Workshop on Hot Topics in Storage and File Systems, P8, DOI 10.1145/3465332.3470883
   National Snow and Ice Data Center, 2016, WORLD GLAC INV NAM L
   ONeil P, 1996, ACTA INFORM, V33, P351, DOI 10.1007/s002360050048
   Qader MA, 2018, INT CONF MANAGE DATA, P551, DOI 10.1145/3183713.3196900
   Rhea S, 2005, ACM SIGCOMM COMP COM, V35, P73, DOI 10.1145/1090191.1080102
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Samsung Electronics, 2018, SAMS SMART SSD
   Sarthi P, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P209
   Shue David., 2012, OSDI
   Watanabe S, 2019, PROC INT CONF DATA, P686, DOI 10.1109/ICDE.2019.00067
   Wu SM, 2018, DES AUT TEST EUROPE, P563, DOI 10.23919/DATE.2018.8342070
   Xavier, 2018, TWEETS NINT E3 2018
   Xiao ZS, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P831, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.123
   Xu ST, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P386, DOI 10.1109/MICRO50266.2020.00041
   Yelp, 2021, TROV REV BUS US TIPS
   Zhang W, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356146
   Zhang W, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), P83, DOI 10.1109/HiPC.2019.00021
NR 52
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 65
DI 10.1145/3590153
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300006
DA 2024-07-18
ER

PT J
AU Ouyang, XZ
   Zhu, YA
AF Ouyang, Xiangzhen
   Zhu, Yian
TI wfspan: Wait-free Dynamic Memory Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memory allocator; real-time systems; concurrent algorithms; lock-free;
   wait-free
ID FREE QUEUE
AB Dynamic memory allocation plays a vital role in modern application programs. Modern lock-free memory allocators based on hardware atomic primitives usually provide good performance. However, threads may starve in these lock-free implementations, leading to unbounded worst-case execution time that is not allowed in real-time embedded systems. This article presents decentralized dynamic memory management, wfspan, based on non-linearizable wait-free lists. It employs a helping mechanism to ensure no starvation in the lock-free implementation. From the perspective of design tradeoff, wfspan guarantees bounded execution steps in both allocation and deallocation procedure, at the cost of increasing bounded worst-case memory footprint. The results of running benchmarks on an x86/64 and an aarch64 machine illustrate that wfspan achieves competitive performance and memory footprint compared to lock-based and lock-free practical memory allocators while showing superior to other allocators in terms of worst-case execution time.
C1 [Ouyang, Xiangzhen; Zhu, Yian] Northwestern Polytech Univ, 127 West Youyi Rd, Xian 710072, Shaanxi, Peoples R China.
C3 Northwestern Polytechnical University
RP Ouyang, XZ (corresponding author), Northwestern Polytech Univ, 127 West Youyi Rd, Xian 710072, Shaanxi, Peoples R China.
EM matrixsukhoi@mail.nwpu.edu.cn; zhuya@nwpu.edu.cn
OI Zhu, Yi-an/0000-0001-6564-5756; Ouyang, Xiangzhen/0000-0001-6812-4809
CR Appel Andrew W., 2020, ISMM 2020: Proceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management, P48, DOI 10.1145/3381898.3397211
   ARM, 2020, ARM BIG
   Berger ED, 2000, ACM SIGPLAN NOTICES, V35, P117, DOI 10.1145/384264.379232
   Correia A, 2020, PROCEEDINGS OF THE 25TH ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '20), P102, DOI 10.1145/3332466.3374523
   Daan Leijen, 2021, MIM BENCH
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Dice Dave, 2002, INT S MEM MAN ISMM, P163
   Evans Jason, 2006, P BSDCAN C OTT CAN
   Fatourou P, 2014, THEOR COMPUT SYST, V55, P475, DOI 10.1007/s00224-013-9491-y
   Google, 2021, TCMALLOC THREAD CACH
   GRUNWALD D, 1993, SIGPLAN NOTICES, V28, P177, DOI 10.1145/173262.155107
   Herlihy M, 2002, INT CON DISTR COMP S, P522
   HERLIHY M, 1991, ACM T PROGR LANG SYS, V13, P124, DOI 10.1145/114005.102808
   Herter J, 2011, EUROMICRO, P23, DOI 10.1109/ECRTS.2011.11
   Intel, 2021, NEW INT COR PROC INT
   Jansson Mattias, 2018, RAMPANT PIXELS MEMOR
   Kleen A., 2013, LOCK ELISION GNU C L
   Kogan A., 2011, P 16 ACM S PRINC PRA, P223, DOI [DOI 10.1145/2038037.1941585, DOI 10.1145/1941553.1941585]
   Kogan A, 2012, ACM SIGPLAN NOTICES, V47, P141, DOI 10.1145/2370036.2145835
   Kuszmaul BC, 2015, ACM SIGPLAN NOTICES, V50, P41, DOI 10.1145/2754169.2754178
   Larson PÅ, 1999, ACM SIGPLAN NOTICES, V34, P176, DOI 10.1145/301589.286880
   Leijen D, 2019, LECT NOTES COMPUT SC, V11893, P244, DOI 10.1007/978-3-030-34175-6_13
   Lever C, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P301
   Liétar P, 2019, PROCEEDINGS OF THE 2019 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM '19), P122, DOI 10.1145/3315573.3329980
   Masmano M, 2004, EUROMICRO, P79, DOI 10.1109/EMRTS.2004.1311009
   Michael M. M., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P267, DOI 10.1145/248052.248106
   Michael MM, 2004, ACM SIGPLAN NOTICES, V39, P35, DOI 10.1145/996893.996848
   Michael MM, 2004, IEEE T PARALL DISTR, V15, P491, DOI 10.1109/TPDS.2004.8
   microquill, 2007, SMART HEAP
   Nikolaev R, 2020, PROCEEDINGS OF THE 25TH ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '20), P130, DOI 10.1145/3332466.3374540
   OLogN Technologies AG, 2018, OLOGN TECHNOLOGIES A
   Peng YQ, 2018, IEEE T PARALL DISTR, V29, P843, DOI 10.1109/TPDS.2017.2770121
   Petrank E, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P144, DOI 10.1145/1542476.1542493
   Puaut I, 2002, EUROMICRO, P41, DOI 10.1109/EMRTS.2002.1019184
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   Ramalhete P, 2017, ACM SIGPLAN NOTICES, V52, P453, DOI [10.1145/3018743.3019022, 10.1145/3155284.3019022]
   Roghanchi S, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P342, DOI 10.1145/3132747.3132771
   Rushby John, 1999, NASACR1999209347, DOI [10.5555/886690, DOI 10.5555/886690]
   Sewell P, 2010, COMMUN ACM, V53, P89, DOI 10.1145/1785414.1785443
   Stellwag Philippe, 2010, P 9 IASTED INT C PAR, P79, DOI [10.2316/P.2010.676-052, DOI 10.2316/P.2010.676-052]
   Timnat S, 2014, ACM SIGPLAN NOTICES, V49, P357, DOI [10.1145/2555243.2555261, 10.1145/2692916.2555261]
   Wen H, 2018, ACM SIGPLAN NOTICES, V53, P1, DOI 10.1145/3200691.3178488
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yang C, 2016, ACM SIGPLAN NOTICES, V51, P187, DOI 10.1145/2851141.2851168
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Zhao YW, 2019, LECT NOTES COMPUT SC, V11562, P515, DOI 10.1007/978-3-030-25543-5_29
NR 46
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 43
DI 10.1145/3533724
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500009
DA 2024-07-18
ER

PT J
AU Wang, TY
   Wu, CF
   Tsao, CW
   Chang, YH
   Kuo, TW
   Liu, X
AF Wang, Tse-Yuan
   Wu, Chun-Feng
   Tsao, Che-Wei
   Chang, Yuan-Hao
   Kuo, Tei-Wei
   Liu, Xue
TI Rethinking the Interactivity of OS and Device Layers in Memory
   Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid main-memory; cache design; non-volatile memory (NVM); performance
ID ALGORITHM
AB In the big data era, a huge number of services has placed a fast-growing demand on the capacity of DRAM-based main memory. However, due to the high hardware cost and serious leakage power/energy consumption, the growth rate of DRAM capacity cannot meet the increased rate of the required main memory space when the energy or hardware cost is a critical concern. To tackle this issue, hybrid main-memory devices/modules have been proposed to replace the pure DRAM main memory with a hybrid main memory module that provides a large main memory space by integrating a small-sized DRAM and a large-sized non-volatile memory (NVM) into the same memory module. Although NVMs have high-density and low-cost features, they suffer from the low read/write performance and low endurance issue, compared to DRAM. Thus, inside the hybrid main-memory module, it also includes a memory management design to use DRAM as the cache of NVMs to enhance its performance and lifetime. However, it also introduces new design challenges in both the OS and the memory module. In this work, we rethink the interactivity of OS and hybrid main-memory module, and propose a cross-layer cache design that (1) utilizes the information from the operating system to optimize the hit ratio of the DRAM cache inside the memory module, and (2) takes advantage of the bulk-size (or block-based) read/write feature of NVM to minimize the time overhead on the data movement between DRAM and NVM. At the same time, this cross-layer cache design is very lightweight and only introduces limited runtime management overheads. A series of experiments was conducted to evaluate the effectiveness of the proposed cross-layer cache design. The results show that the proposed design could improve access performance for up to 88%, compared to the investigated well-known page replacement algorithms.
C1 [Wang, Tse-Yuan; Tsao, Che-Wei; Chang, Yuan-Hao] Acad Sinica, 128 Acad Rd,Sect 2, Taipei 11529, Taiwan.
   [Wu, Chun-Feng] Harvard Univ, 150 Western Ave, Allston, MA 02134 USA.
   [Kuo, Tei-Wei] Natl Taiwan Univ, 1,Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.
   [Liu, Xue] McGrill Univ, 845 Sherbrooke St West, Montreal, PQ H3A 0G4, Canada.
C3 Academia Sinica - Taiwan; Harvard University; National Taiwan University
RP Kuo, TW (corresponding author), Natl Taiwan Univ, 1,Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.
EM tseyuan20@iis.sinica.edu.tw; cfwu@g.harvard.edu;
   bearman.sky@iis.sinica.edu.tw; johnson@iis.sinica.edu.tw;
   ktw@csie.ntu.edu.tw; xueliu@cs.mcgill.ca
RI Wu, Chun-Feng/ABA-7879-2020
OI Wu, Chun-Feng/0000-0002-6367-0517
FU Academia Sinica [AS-IA-111-M01, AS-GCS-110-08, AS-CDA-107-M05]; Ministry
   of Science and Technology [110-2223-E-001-001, 110-2917-I-564-025]
FX This work was supported in part by Academia Sinica under grant no.
   AS-IA-111-M01, AS-GCS-110-08, and AS-CDA-107-M05 and Ministry of Science
   and Technology under grant no. 110-2223-E-001-001 and
   110-2917-I-564-025.
CR [Anonymous], 1993, ACM SIGMOD RECORD, DOI DOI 10.1145/170035.170081
   [Anonymous], 1968, Technical report
   Bansal S, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 3RD USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
   Chang Che-Wei, 2021, IEEE T COMPUTER AIDE
   Chen RH, 2016, INT SYMP MICROARCH
   Chen RH, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P849, DOI 10.1145/3352460.3358266
   Dhiman G, 2009, DES AUT CON, P664
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Ho YT, 2019, IEEE NON-VOLATILE ME, DOI 10.1109/nvmsa.2019.8863525
   Jiang S, 2005, USENIX Association Proceedings of the General Track: 2005 UNENIX Annual Technical Conference, P323
   Lee M, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P2001, DOI 10.1145/2695664.2695675
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   Micron Technology, 2009, NAND FLASH MEMORY MT
   Micron Technology, 2013, NAND FLASH MEM MT29F
   Narayanan D, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P401
   Ramos Luiz E., 2011, 25 INT C SUP ICS, P85
   Ramos Luiz E, 2011, P INT C SUP, P85
   ROBINSON JT, 1990, PERF E R SI, V18, P134, DOI 10.1145/98460.98523
   Seok H, 2011, APPL COMPUT REV, V11, P38, DOI 10.1145/2107756.2107760
   Shao Zili, 2017, 2017 INT S VLSI TECH, P1
   Song Jiang, 2002, Performance Evaluation Review, V30, P31, DOI 10.1145/511399.511340
   Tsao CW, 2018, IEEE T VLSI SYST, V26, P1518, DOI 10.1109/TVLSI.2018.2819210
   Wu CF, 2020, IEEE T COMPUT AID D, V39, P4266, DOI 10.1109/TCAD.2020.3012322
   Wu CF, 2020, IEEE T COMPUT, V69, P722, DOI 10.1109/TC.2020.2964254
   Wu CF, 2018, IEEE T COMPUT AID D, V37, P2567, DOI 10.1109/TCAD.2018.2858459
   Zhangling Wu, 2014, Network and Parallel Computing. 11th IFIP WG 10.3 International Conference, NPC 2014. Proceedings: LNCS 8707, P84, DOI 10.1007/978-3-662-44917-2_8
NR 28
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 42
DI 10.1145/3530876
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500008
DA 2024-07-18
ER

PT J
AU Feng, YL
   Ng, DJX
   Easwaran, A
AF Feng, Yeli
   Ng, Daniel Jun Xian
   Easwaran, Arvind
TI Improving Variational Autoencoder based Out-of-Distribution Detection
   for Embedded Real-time Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Out-of-distribution detection; domain shift
AB Uncertainties in machine learning are a significant roadblock for its application in safety-critical cyber-physical systems (CPS). One source of uncertainty arises from distribution shifts in the input data between training and test scenarios. Detecting such distribution shifts in real-time is an emerging approach to address the challenge. The high dimensional input space in CPS applications involving imaging adds extra difficulty to the task. Generative learning models are widely adopted for the task, namely out-of-distribution (OoD) detection. To improve the state-of-the-art, we studied existing proposals from both machine learning and CPS fields. In the latter, safety monitoring in real-time for autonomous driving agents has been a focus. Exploiting the spatiotemporal correlation of motion in videos, we can robustly detect hazardous motion around autonomous driving agents. Inspired by the latest advances in the Variational Autoencoder (VAE) theory and practice, we tapped into the prior knowledge in data to further boost OoD detection's robustness. Comparison studies over nuScenes and Synthia data sets show our methods significantly improve detection capabilities of OoD factors unique to driving scenarios, 42% better than state-of-the-art approaches. Our model also generalized near-perfectly, 97% better than the state-of-the-art across the real-world and simulation driving data sets experimented. Finally, we customized one proposed method into a twin-encoder model that can be deployed to resource limited embedded devices for real-time OoD detection. Its execution time was reduced over four times in low-precision 8-bit integer inference, while detection capability is comparable to its corresponding floating-point model.
C1 [Feng, Yeli; Ng, Daniel Jun Xian; Easwaran, Arvind] Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Feng, YL (corresponding author), Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore.
EM yeli.feng@ntu.edu.sg; danielngjj@ntu.edu.sg; arvinde@ntu.edu.sg
RI Feng, Yeli/AAD-7267-2022; Easwaran, Arvind/A-5316-2018
OI Feng, Yeli/0000-0002-3678-6311
FU MoE, Singapore [MOE2019-T2-2-040]
FX This research was funded in part by MoE, Singapore, Tier-2 grant number
   MOE2019-T2-2-040.
CR Abiri Najmeh, 2020, ARXIV200402581
   Almási P, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9207497
   Nguyen A, 2015, PROC CVPR IEEE, P427, DOI 10.1109/CVPR.2015.7298640
   Barron J.L., 2005, Tutorial: Computing 2D and 3D Optical Flow, V1
   Bengar JZ, 2019, IEEE INT CONF COMP V, P914, DOI 10.1109/ICCVW.2019.00120
   Caesar Holger, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P11618, DOI 10.1109/CVPR42600.2020.01164
   Cai FY, 2020, ACM IEEE INT CONF CY, P174, DOI 10.1109/ICCPS48487.2020.00024
   Cass S., 2019, IEEE Spectr., V56, P16, DOI [10.1109/MSPEC.2019.8701189, DOI 10.1109/MSPEC.2019.8701189]
   Choi H., 2018, ARXIV181001392
   Costante G, 2018, IEEE ROBOT AUTOM LET, V3, P1735, DOI 10.1109/LRA.2018.2803211
   Daxberger Erik, 2019, ARXIV191205651
   Eykholt K, 2018, PROC CVPR IEEE, P1625, DOI 10.1109/CVPR.2018.00175
   Guo F, 2019, IEEE T VEH TECHNOL, V68, P5618, DOI 10.1109/TVT.2019.2907692
   Higgins I, 2016, BETA VAE LEARNING BA
   Hoffman Matthew D, 2016, WORKSH ADV APPR BAYE, V1
   Hu WM, 2004, IEEE T SYST MAN CY C, V34, P334, DOI 10.1109/TSMCC.2004.829274
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Kingma D. P., 2013, ARXIV13126114
   Lakshminarayanan Balaji, 2016, ARXIV PREPRINT ARXIV
   Lee K, 2018, ADV NEUR IN, V31
   Li D., 2018, ARXIV PREPRINT ARXIV
   Liu YZ, 2020, IEEE T KNOWL DATA EN, V32, P1517, DOI 10.1109/TKDE.2019.2905606
   Nalisnick E., 2018, ARXIV181009136
   Nitsch J., 2020, ARXIV201101413
   Oberdiek P, 2018, LECT NOTES ARTIF INT, V11081, P113, DOI 10.1007/978-3-319-99978-4_9
   Ramakrishna Arvind Easwaran Shreyas, 2020, WORK PROGR SESS IEEE
   Ren J., 2019, ARXIV190602845, V32, P14707
   Ryan Cian, 2020, IEEE T INTELL TRANSP
   Serra J., 2019, ARXIV190911480
   Sundar VK, 2020, 2020 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2020), P250, DOI 10.1109/SPW50608.2020.00057
   Tolstikhin I., 2017, ARXIV171101558
   Tomczak JM, 2018, PR MACH LEARN RES, V84
   Xiao Yijun, 2018, ARXIV181100135
   Yu SHJ, 2021, INT C PATT RECOG, P1197, DOI 10.1109/ICPR48806.2021.9412244
NR 34
TC 9
Z9 9
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 95
DI 10.1145/3477026
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600046
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sinha, S
   West, R
AF Sinha, Soham
   West, Richard
TI Towards an Integrated Vehicle Management System in DriveOS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automotive systems; safety-criticality; partitioning hypervisor
AB Modern automotive systems feature dozens of electronic control units (ECUs) for chassis, body and powertrain functions. These systems are costly and inflexible to upgrade, requiring ever increasing numbers of ECUs to support newfeatures such as advanced driver assistance (ADAS), autonomous technologies, and infotainment. To counter these challenges, we propose DriveOS, a safe, secure, extensible, and timing-predictable system for modern vehicle management in a centralized platform. DriveOS is based on a separation kernel, where timing and safety-critical ECU functions are implemented in a real-time OS (RTOS) alongside non-critical software in Linux or Android. The system enforces the separation, or partitioning, of both software and hardware among different OSes.
   DriveOS runs on a relatively low-cost embedded PC-class platform, supporting multiple cores and hardware virtualization capabilities. Instrument cluster, in-vehicle infotainment and advanced driver assistance system services are implemented in a Yocto Linux guest, which communicates with critical real-time services via secure shared memory. The RTOS manages a real-time controller area network (CAN) interface that is inaccessible to Linux services except via well-defined and legitimate communication channels. In this work, we integrate three Qt-based services written for Yocto Linux, running in parallel with a real-time longitudinal controller task and multiple CAN bus concentrators, for vehicular sensor data processing and actuation. We demonstrate the benefits and performance of DriveOS with a hardware-in-the-loop CARLA simulation using a real car dataset.
C1 [Sinha, Soham; West, Richard] Boston Univ, Dept Comp Sci, 111 Cummington St, Boston, MA 02215 USA.
   [Sinha, Soham; West, Richard] Drako Motors Inc, Austin, TX 78746 USA.
C3 Boston University
RP Sinha, S (corresponding author), Boston Univ, Dept Comp Sci, 111 Cummington St, Boston, MA 02215 USA.; Sinha, S (corresponding author), Drako Motors Inc, Austin, TX 78746 USA.
EM soham1@bu.edu; richwest@bu.edu
FU National Science Foundation (NSF) [2007707]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [2007707]
   Funding Source: National Science Foundation
FX This work is supported in part by the National Science Foundation (NSF)
   under Grant #2007707. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of the NSF. This work would not
   be possible without the financial aid, equipment and software
   development provided by our colleagues at Drako Motors and Celenum.
CR Abeni L, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P133, DOI 10.1109/RTTAS.2002.1137388
   [Anonymous], CINCOZE 2021 DX1100
   [Anonymous], 2011, 262623 ISO
   ApolloAuto, 2021, AP AUT
   AUTOSAR, 2020, AUTOMOTIVE OP SYST A
   AVIZIENIS A, 1985, IEEE T SOFTWARE ENG, V11, P1491, DOI 10.1109/TSE.1985.231893
   Bressoud T. C., 1995, Operating Systems Review, V29, P1, DOI 10.1145/224057.224058
   Burkacky Ondrej., 2018, RETHINKING CAR SOFTW
   Burkacky Ondrej, 2019, Automotive software and electronics 2030
   Cerebras, 2021, CER
   Cisco, 2017, Cisco7 Feb.
   comma.ai, 2020, OPENPILOT OP SOURC D
   Crespo A., 2010, Proceedings of the 2010 Eighth European Dependable Computing Conference (EDCC 2010), P67, DOI 10.1109/EDCC.2010.18
   Danish M, 2011, IEEE REAL TIME, P169, DOI 10.1109/RTAS.2011.24
   Dent Steve, 2017, TOYOTAS LATEST INFOT
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   DRAGOVIC B, 2003, P ACM S OP SYST PRIN
   Ebert C, 2009, COMPUTER, V42, P42, DOI 10.1109/MC.2009.118
   Fleming WJ, 2001, IEEE SENS J, V1, P296, DOI 10.1109/7361.983469
   FOSS Linux, 2019, BMW GETS CLOS AD LIN
   FreeEMS Community, 2020, FREEEMS FREE OP SOUR
   GENIVI, 2021, GENIVI ALL
   Golchin A, 2020, IEEE REAL TIME, P390, DOI 10.1109/RTAS48715.2020.00013
   Golchin A, 2018, REAL TIM SYST SYMP P, P196, DOI 10.1109/RTSS.2018.00037
   Google, 2021, ANDR AUT OS
   Gu RH, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P653
   HILDEBRAND D, 1992, PROCEEDINGS OF THE USENIX WORKSHOP ON MICRO-KERNELS AND OTHER KERNEL ARCHITECTURES, P113
   Intel, 2020, BEN ECU CONS
   Kaiser R., 2007, 1st Int. Workshop on Microkernels for Embedded Systems (MIKES 2007), P50
   Kato S, 2018, ACM IEEE INT CONF CY, P287, DOI 10.1109/ICCPS.2018.00035
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Kvaser, 2021, KVAS USBCAN PRO 5 HS
   Leiner B, 2007, LECT NOTES COMPUT SC, V4680, P342
   Li H., 2019, P 15 ACM SIGPLAN SIG, P31, DOI [10.1145/3313808.3313816, DOI 10.1145/3313808.3313816]
   Li Y, 2014, REAL TIM SYST SYMP P, P272, DOI 10.1109/RTSS.2014.17
   LibreEMS Community, 2020, LIBREEMS OP SOURC AU
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu MQ, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371088
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Martins J., 2020, OpenAccess Series in Informatics (OASIcs), V77, DOI [10.4230/OASIcs.NG-RES.2020.3, DOI 10.4230/OASICS.NG-RES.2020.3]
   Mauerer Ralf., 2017, ARXIV PREPRINT ARXIV
   Miller C., 2013, Def. Con., V21, P260
   Montz A. B., 1995, Proceedings Fifth Workshop on Hot Topics in Operating Systems (HotOS-V) (Cat. No.95TH8059), P58, DOI 10.1109/HOTOS.1995.513455
   Nie S., 2017, Briefing, Black Hat USA, V25, P1
   Niedrist Georg., 2016, DETERMINISTIC ARCHIT
   NVIDIA, 2021, DRIV OS SDK
   Pineiro R, 2011, IEEE REAL TIME, P23, DOI 10.1109/RTAS.2011.11
   Reghenzani F, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3297714
   RIMAC Automobili, 2016, RIM ALL WHEEL TORQ V
   Rueegsegger AK., 2013, MUEN X86 64 SEP KERN
   rusEFI Community, 2020, RUSEFI GPL OP SOURC
   Rushby J. M., 1981, Operating Systems Review, V15, P12, DOI 10.1145/1067627.806586
   SIMPSON HR, 1990, IEE PROC-E, V137, P17, DOI 10.1049/ip-e.1990.0002
   Sinha S, 2020, PROCEEDINGS OF THE 21ST INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE'20), P50, DOI [10.1145/3376897.3379163, 10.1145/3376897.3377861]
   Speeduino Community, 2020, OP SOURC ENG CONTR S
   TE Connectivity, 2018, IEEE SPECTRUM TECHNO
   Tesla, 2021, LIN
   Tesla, 2021, AUT
   The Linux Foundation, 2021, AUT GRAD LIN
   West R, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2935748
   Winning A., 2019, NUMBER AUTOMOTIVE EC
   Zhang YT, 2006, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS.2006.37
NR 63
TC 5
Z9 5
U1 1
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 82
DI 10.1145/3477013
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600033
DA 2024-07-18
ER

PT J
AU Tauner, S
   Telesklav, M
AF Tauner, Stefan
   Telesklav, Mario
TI Comparative Analysis and Enhancement of CFG-based Hardware-Assisted CFI
   Schemes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Control flow integrity; control flow graph; code reuse attack; shadow
   stack
ID ARCHITECTURE
AB Subverting the flow of instructions (e.g., by use of code-reuse attacks) still poses a serious threat to the security of today's systems. Various control flow integrity (CFI) schemes have been proposed as a powerful technique to detect and mitigate such attacks. In recent years, many hardware-assisted implementations of CFI enforcement based on control flow graphs (CFGs) have been presented by academia. Such approaches check whether control flow transfers follow the intended CFG by limiting the valid target addresses. However, these papers all target different platforms and were evaluated with different sets of benchmark applications, which makes quantitative comparisons hardly possible.
   For this paper, we have implemented multiple promising CFG-based CFI schemes on a common platform comprising a RISC-V SoC within an FPGA. By porting almost 40 benchmark applications to this system we can present a meaningful comparison of the various techniques in terms of run-time performance, hardware utilization, and binary size. In addition, we present an enhanced CFI approach that is inspired by what we consider the best concepts and ideas of previously proposed mechanisms. We have made this approach more practical and feature-complete by tackling some problems largely ignored previously. We show with this fine-grained scheme that CFI can be achieved with even less overheads than previously demonstrated.
C1 [Tauner, Stefan; Telesklav, Mario] TU Wien, Embedded Comp Syst Grp ECS, Treitlstr 3, A-1040 Vienna, Austria.
C3 Technische Universitat Wien
RP Tauner, S (corresponding author), TU Wien, Embedded Comp Syst Grp ECS, Treitlstr 3, A-1040 Vienna, Austria.
EM stauner@ecs.tuwien.ac.at; mario.telesklav@ecs.tuwien.ac.at
OI Tauner, Stefan/0000-0002-8806-7730
FU Doctoral College Resilient Embedded Systems by the TUWien's Faculty of
   Informatics; Doctoral College Resilient Embedded Systems by the UAS
   Technikum Wien
FX This work has been supported by the Doctoral College Resilient Embedded
   Systems, which is run jointly by the TUWien's Faculty of Informatics and
   the UAS Technikum Wien.
CR Abadi M, 2009, ACM T INFORM SYST SE, V13, DOI 10.1145/1609956.1609960
   Abbasi A, 2019, 2019 4TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P), P31, DOI 10.1109/EuroSP.2019.00013
   Anderson JH, 2009, IEEE T VLSI SYST, V17, P1048, DOI 10.1109/TVLSI.2009.2017443
   [Anonymous], 1996, PHRACK
   [Anonymous], 2021, 0487 DDI ARM
   [Anonymous], 2021, UltraFast design methodology guide for Xilinx FPGAs and SoCs
   Anton Ertl M., 2003, The Journal of Instruction-Level Parallelism, V5, P1
   Arora D, 2006, IEEE T VLSI SYST, V14, P1295, DOI 10.1109/TVLSI.2006.887799
   Ayers G, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P462, DOI 10.1145/3307650.3322234
   Burow N, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3054924
   Carlini N, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P161
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Chiueh TC, 2001, INT CON DISTR COMP S, P409, DOI 10.1109/ICDSC.2001.918971
   Christoulakis N, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P38, DOI 10.1145/2857705.2857735
   Citron D, 2003, CONF PROC INT SYMP C, P52, DOI 10.1109/ISCA.2003.1206988
   Das S, 2016, IEEE T VLSI SYST, V24, P3193, DOI 10.1109/TVLSI.2016.2548561
   Davi L, 2014, DES AUT CON
   Davi L, 2015, DES AUT CON, DOI 10.1145/2744769.2744847
   De A, 2019, DES AUT TEST EUROPE, P348, DOI [10.23919/date.2019.8714980, 10.23919/DATE.2019.8714980]
   de Clercq R., 2017, ARXIV170607257
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Göktas E, 2018, 2018 3RD IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P 2018), P227, DOI 10.1109/EuroSP.2018.00024
   Göktas E, 2014, P IEEE S SECUR PRIV, P575, DOI 10.1109/SP.2014.43
   Gonzalvez A, 2019, PROCEEDINGS OF THE 9TH SOFTWARE SECURITY, PROTECTION, AND REVERSE ENGINEERING WORKSHOP 2019 (SSPREW-9), DOI 10.1145/3371307.3371314
   Gross Samuel, 2020, PROJECT 0 JITSPLOITA
   He WJ, 2017, DES AUT CON, DOI 10.1145/3061639.3062291
   Kayaalp M, 2014, IEEE T COMPUT, V63, P1144, DOI 10.1109/TC.2012.269
   Kayaalp M, 2013, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2013.6522324
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   Randal A, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3365199
   Richarte Gerardo, 2002, PHRACK, V11, P59
   Schiavone PD, 2017, INT WORKS POW TIM
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Shanbhogue V, 2019, PROCEEDINGS OF THE 8TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY, HASP '19, DOI 10.1145/3337167.3337175
   Song D, 2019, P IEEE S SECUR PRIV, P1275, DOI 10.1109/SP.2019.00010
   Sullivan D, 2016, DES AUT CON, DOI 10.1145/2744769.2898098
   Tauner Stefan, 2021, EXCEC REPOSITORIES
   Theodorides M, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P85, DOI 10.1109/HST.2017.7951803
   Wenzl M, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3316415
   Wilander J, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P41
   WILKEN K, 1990, IEEE T COMPUT AID D, V9, P629, DOI 10.1109/43.55193
NR 41
TC 5
Z9 5
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 58
DI 10.1145/3476989
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhuge, QF
   Zhang, H
   Sha, EHM
   Xu, R
   Liu, J
   Zhang, SY
AF Zhuge, Qingfeng
   Zhang, Hao
   Sha, Edwin Hsing-Mean
   Xu, Rui
   Liu, Jun
   Zhang, Shengyu
TI Exploring Efficient Architectures on Remote In-Memory NVM over RDMA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Non-volatile memory; remote access; RDMA
ID PERFORMANCE
AB Efficiently accessing remote file data remains a challenging problem for data processing systems. Development of technologies in non-volatile dual in-line memory modules (NVDIMMs), in-memory file systems, and RDMA networks provide new opportunities towards solving the problem of remote data access. A general understanding about NVDIMMs, such as Intel Optane DC Persistent Memory (DCPM), is that they expand main memory capacity with a cost of multiple times lower performance than DRAM. With an in-depth exploration presented in this paper, however, we show an interesting finding that the potential of NVDIMMs for high-performance, remote in-memory accesses can be revealed through careful design. We explore multiple architectural structures for accessing remote NVDIMMs in a real system using Optane DCPM, and compare the performance of various structures. Experiments are conducted to show significant performance gaps among different ways of using NVDIMMs as memory address space accessible through RDMA interface. Furthermore, we design and implement a prototype of user-level, in-memory file system, RIMFS, in the device DAX mode on Optane DCPM. By comparing against the DAX-supported Linux file system, Ext4-DAX, we show that the performance of remote reads on RIMFS over RDMA is 11.44 x higher than that on a remote Ext4-DAX on average. The experimental results also show that the performance of remote accesses on RIMFS is maintained on a heavily loaded data server with CPU utilization as high as 90%, while the performance of remote reads on Ext4-DAX is significantly reduced by 49.3%, and the performance of local reads on Ext4DAX is even more significantly reduced by 90.1%. The performance comparisons of writes exhibit the same trends.
C1 [Zhuge, Qingfeng; Zhang, Hao; Sha, Edwin Hsing-Mean; Xu, Rui] East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
   [Liu, Jun; Zhang, Shengyu] Levono Ltd, Hong Kong, Peoples R China.
C3 East China Normal University
RP Sha, EHM (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
EM qfzhuge@cs.ecnu.edu.cn; 51194506046@stu.ecnu.edu.cn;
   edwinsha@cs.ecnu.edu.cn; ruixu@stu.ecnu.edu.cn; liujun8@lenovo.com;
   zhangsy19@lenovo.com
RI Xu, Rui/HTN-0651-2023; Zhang, Shengyu/Y-8751-2018
FU NSFC [61972154]; Shanghai Science and Technology Commission Project
   [20511101600]
FX This work is partially supported by NSFC 61972154 and Shanghai Science
   and Technology Commission Project 20511101600.
CR Beeler B., Intel Optane DC persistent memory module (PMM)
   Borthakur Dhruba, 2007, Hadoop Proj. Website, V2007, P21
   Callaghan Brent., 2003, P ACM SIGCOMM WORKSH, p196.208
   DeBergalis M, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P175
   Dragojevic Aleksandar, 2014, NSDI 14, P401
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Hady FT, 2017, P IEEE, V105, P1822, DOI 10.1109/JPROC.2017.2731776
   Hwang J, 2020, PROCEEDINGS OF THE 17TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P127
   Intel Corporation, INT DAT DIR I O TECH
   Intel Corporation, PERS MEM REPL TRAD R
   Islam N., 2016, 2 INT C NETW SYST SE, P1
   Jose J., 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P236, DOI 10.1109/CCGrid.2012.141
   Jose J., 2011, 2011 International Conference on Parallel Processing, P743, DOI 10.1109/ICPP.2011.37
   Kalia Anuj, 2020, SoCC '20: Proceedings of the 11th ACM Symposium on Cloud Computing, P105, DOI 10.1145/3419111.3421294
   Khan AA, 2020, DES AUT TEST EUROPE, P1502, DOI 10.23919/DATE48585.2020.9116245
   Kwon Y, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P460, DOI 10.1145/3132747.3132770
   Linux Kernel Organization, DIR ACC FIL
   Lu YY, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P773
   Mason T, 2020, IEEE COMPUT ARCHIT L, V19, P55, DOI 10.1109/LCA.2020.2987303
   Mellanox Technologies, RDMA Aware Networks Programming User Manual
   Mellanox Technologies, ConnectX<(R)>-6 VPI Card
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sha EHM, 2016, IEEE T COMPUT, V65, P2959, DOI 10.1109/TC.2016.2516019
   Shu JW, 2020, ACM T STORAGE, V16, DOI 10.1145/3412852
   Shvachko K, 2010, IEEE S MASS STOR SYS
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Stuedi P., 2014, ACM S CLOUD COMP NOV, P1, DOI DOI 10.1145/2670979.2670994
   Stuedi P, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P767
   Stuedi Patrick, 2017, IEEE Data Eng. Bull, V40, P38
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   Wilcox Matthew., 2017, Add support for NV-DIMMs to Ext4
   Wu Xiaojian., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC '11), p39:1
   Xu R, 2020, PR IEEE COMP DESIGN, P409, DOI 10.1109/ICCD50377.2020.00075
   Yang J, 2020, PROCEEDINGS OF THE 17TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P111
   Yang J, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P169
   Yang J, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P221
   Zhang YY, 2015, ACM SIGPLAN NOTICES, V50, P3, DOI [10.1145/2694344.2694370, 10.1109/OECC.2015.7340093]
NR 37
TC 1
Z9 1
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 73
DI 10.1145/3477004
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600024
DA 2024-07-18
ER

PT J
AU Aligholipour, R
   Baharloo, M
   Farzaneh, B
   Abdollahi, M
   Khonsari, A
AF Aligholipour, Rashid
   Baharloo, Mohammad
   Farzaneh, Behnam
   Abdollahi, Meisam
   Khonsari, Ahmad
TI TAMA: Turn-aware Mapping and Architecture - A Power-efficient
   Network-on-Chip Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Network-on-Chip; power-gating; energy efficiency; application mapping
ID NOC; MODEL; DVFS
AB Nowadays, static power consumption in chip multiprocessor (CMP) is the most crucial concern of chip designers. Power-gating is an effective approach to mitigate static power consumption particularly in low utilization. Network-on-Chip (NoC) as the backbone of multi- and many-core chips has no exception. Previous state-of-the-art techniques in power-gating desire to decrease static power consumption alongside the lack of diminution in performance of NoC. However, maintaining the performance and utilization of the power-gating approach has not yet been addressed very well. In this article, we propose TAMA (Turn-Aware Mapping & Architecture) as an effective method to boost the performance of the TooT method that was only powering on a router during turning pass or packet injection. In other words, in the TooT method, straight and eject packets pass the router via a bypass route without powering on the router. By employing meta-heuristic approaches (Genetic and Ant Colony algorithms), we develop a specific application mapping that attempts to decrease the number of turns through interconnection networks. Accordingly, the average latency of packet transmission decreases due to fewer turns. Also, by powering on turn routers in advance with lightweight hardware, the latency of sending packets diminishes. The experimental results demonstrate that our proposed approach, i.e., TAMA achieves more than 13% reduction in packet latency of NoC in comparison with TooT. Besides the packet latency, the power consumption of TAMA is reduced by about 87% compared to the traditional approach.
C1 [Aligholipour, Rashid] Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Isfahan, Iran.
   [Baharloo, Mohammad] Qom Univ Technol, Inst Res FundamentalSci IPM, Sch Comp Sci, Tehran, Iran.
   [Baharloo, Mohammad] Qom Univ Technol, Dept Elect & Comp Engn, Tehran, Iran.
   [Farzaneh, Behnam] Isfahan Univ Technol, Dept Elect & Comp Engn, Tehran, Iran.
   [Abdollahi, Meisam; Khonsari, Ahmad] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran.
   [Khonsari, Ahmad] Univ Tehran, Sch Comp Sci, Inst Res Fundamental Sci IPM, Tehran, Iran.
C3 Isfahan University of Technology; Isfahan University of Technology;
   University of Tehran; University of Tehran
RP Aligholipour, R (corresponding author), Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Isfahan, Iran.
EM r.aligholipour@ec.iut.ac.ir; m.baharloo@ipm.ir;
   meisam.abdolahi@ut.ac.ir; ak@ipm.ir
RI Farzaneh, Behnam/AAA-8943-2020
OI Farzaneh, Behnam/0000-0002-4163-0880
CR Abdelfattah MS, 2013, I C FIELD PROG LOGIC
   Abdollahi M, 2020, J PARALLEL DISTR COM, V145, P140, DOI 10.1016/j.jpdc.2020.06.016
   Abdollahi M, 2020, COMPUT ELECTR ENG, V82, DOI 10.1016/j.compeleceng.2020.106559
   Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Alazemi F, 2018, INT S HIGH PERF COMP, P492, DOI 10.1109/HPCA.2018.00049
   [Anonymous], 2010, PROC 3 INT WORKSHOPN
   [Anonymous], 2013, ACM SIGARCH COMPUT A, DOI DOI 10.1145/2508148.2485950
   Baharloo M, 2020, NANO COMMUN NETW, V26, DOI 10.1016/j.nancom.2020.100321
   Baharloo M, 2020, COMPUT ELECTR ENG, V83, DOI 10.1016/j.compeleceng.2020.106578
   Baharloo M, 2018, MICROPROCESS MICROSY, V63, P104, DOI 10.1016/j.micpro.2018.09.001
   Belkebir Djalila, 2019, INT C NETW ADV SYST, P1
   Bell Shane, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P88, DOI 10.1109/ISSCC.2008.4523070
   Ben Achballah A, 2017, MICROPROCESS MICROSY, V53, P1, DOI 10.1016/j.micpro.2017.07.004
   Bhowmik B, 2020, MIDWEST SYMP CIRCUIT, P474, DOI [10.1109/mwscas48704.2020.9184540, 10.1109/MWSCAS48704.2020.9184540]
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Casu MR, 2017, J PARALLEL DISTR COM, V109, P193, DOI 10.1016/j.jpdc.2017.06.004
   Chen CHO, 2013, DES AUT TEST EUROPE, P338
   Chen LZ, 2015, INT S HIGH PERF COMP, P378, DOI 10.1109/HPCA.2015.7056048
   Chen LZ, 2016, J PARALLEL DISTR COM, V95, P69, DOI 10.1016/j.jpdc.2016.03.006
   Chen LZ, 2014, INT S HIGH PERF COMP, P296, DOI 10.1109/HPCA.2014.6835940
   Chen LZ, 2012, INT SYMP MICROARCH, P270, DOI 10.1109/MICRO.2012.33
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Daya BK, 2014, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2014.6853232
   Dehghani F, 2020, NANO COMMUN NETW, V26, DOI 10.1016/j.nancom.2020.100323
   DiTomaso D, 2017, DES AUT TEST EUROPE, P1354, DOI 10.23919/DATE.2017.7927203
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Ejaz A, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3200201
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Farrokhbakht H., 2017, INT S NETW ON CHIP N, P1
   Farrokhbakht H., 2016, 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), P1
   Farrokhbakht H, 2019, I SYMPOS LOW POWER E
   Farrokhbakht H, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352362
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence, P1, DOI DOI 10.7551/MITPRESS/1090.001.0001
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Hu W, 2016, J SYST ARCHITECT, V70, P48, DOI 10.1016/j.sysarc.2016.04.006
   Jonke Z, 2016, FRONT NEUROSCI-SWITZ, V10, DOI 10.3389/fnins.2016.00118
   Junger M., 1995, HDBK OPER R, V7, P225, DOI DOI 10.1016/S0927-0507(05)80121-5
   Liu WC, 2018, IEEE T COMPUT, V67, P1818, DOI 10.1109/TC.2018.2844365
   Mosayyebzadeh A, 2016, COMPUT ELECTR ENG, V51, P157, DOI 10.1016/j.compeleceng.2015.12.001
   Nabavinejad SM, 2020, IEEE J EM SEL TOP C, V10, P268, DOI 10.1109/JETCAS.2020.3022920
   Namazi A, 2019, ACM TRANS MODELING P, V4, DOI 10.1145/3322899
   Namazi A, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P323, DOI 10.1109/DSD.2017.90
   Namazi A, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P364, DOI 10.1109/DSD.2017.91
   Namazi A, 2016, NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, P45, DOI 10.1145/2994133.2994138
   Ofori-Attah Emmanuel, 2018, 13 INT MULT COMP GLO
   Parikh R, 2014, DES AUT CON
   Phing NY, 2016, INT CONF ELECTRON D, P259, DOI 10.1109/ICED.2016.7804649
   Reza MF, 2020, MIDWEST SYMP CIRCUIT, P468, DOI [10.1109/MWSCAS48704.2020.9184490, 10.1109/mwscas48704.2020.9184490]
   Reza MF, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352377
   Rezakazemi M, 2018, PROG ENERG COMBUST, V66, P1, DOI 10.1016/j.pecs.2017.11.002
   Sadrosadati M, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3291606
   Saeidi S, 2009, IEICE ELECTRON EXPR, V6, P1737, DOI 10.1587/elex.6.1737
   Salihundam P, 2011, IEEE J SOLID-ST CIRC, V46, P757, DOI 10.1109/JSSC.2011.2108121
   Sayuti M. Norazizi Sham Mohd, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P14, DOI 10.1109/ISVLSI.2013.6654616
   Sethi MAJ, 2017, RECENT ADV ELECTR EL, V10, P4, DOI 10.2174/2352096510666170425102503
   Shiming Li, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P9, DOI 10.1145/3386263.3406900
   Taram M, 2018, CONF PROC INT SYMP C, P624, DOI 10.1109/ISCA.2018.00058
   Tatas K., 2014, DESIGNING 2D 3D NETW
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Werner S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2886781
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yao Y, 2016, INT S HIGH PERF COMP, P309, DOI 10.1109/HPCA.2016.7446074
   Zoni D, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2751561
NR 65
TC 9
Z9 9
U1 4
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 44
DI 10.1145/3462700
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100007
DA 2024-07-18
ER

PT J
AU Valente, G
   Fanni, T
   Sau, C
   Di Mascio, T
   Pomante, L
   Palumbo, F
AF Valente, Giacomo
   Fanni, Tiziana
   Sau, Carlo
   Di Mascio, Tania
   Pomante, Luigi
   Palumbo, Francesca
TI A Composable Monitoring System for Heterogeneous Embedded Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE HW monitoring; monitoring system; heterogeneous system; HW
   reconfiguration; FPGA
AB Advanced computations on embedded devices are nowadays a must in any application field. Often, to cope with such a need, embedded systems designers leverage on complex heterogeneous reconfigurable platforms that offer high performance, thanks to the possibility of specializing/customizing some computing elements on board, and are usually flexible enough to be optimized at runtime. In this context, monitoring the system has gained increasing interest. Ideally, monitoring systems should be non-intrusive, serve several purposes, and provide aggregated information about the behavior of the different system components. However, current literature is not close to such ideality: For example, existing monitoring systems lack in being applicable to modern heterogeneous platforms. This work presents a hardware monitoring system that is intended to be minimally invasive on system performance and resources, composable, and capable of providing to the user homogeneous observability and transparent access to the different components of a heterogeneous computing platform, so system metrics can be easily computed from the aggregation of the collected information. Building on a previous work, this article is primarily focused on the extension of an existing hardware monitoring system to cover also specialized coprocessing units, and the assessment is done on a Xilinx FPGA-based System on Programmable Chip. Different explorations are presented to explain the level of customiz-ability of the proposed hardware monitoring system, the tradeoffs available to the user, and the benefits with respect to standard de facto monitoring support made available by the targeted FPGA vendor.
C1 [Valente, Giacomo; Di Mascio, Tania; Pomante, Luigi] Univ Aquila, Laquila, Italy.
   [Fanni, Tiziana; Palumbo, Francesca] Univ Sassari, Cagliari, Italy.
   [Sau, Carlo] Univ Cagliari, Cagliari, Italy.
C3 University of L'Aquila; University of Sassari; University of Cagliari
RP Valente, G (corresponding author), Univ Aquila, Laquila, Italy.
EM giacomo.valente@univaq.it; tfanni@uniss.it; carlo.sau@unica.it;
   tania.dimascio@univaq.it; luigi.pomante@univaq.it; fpalumbo@unica.it
RI Palumbo, Francesca/P-8648-2014; Di Mascio, Tania/M-9725-2016
OI Palumbo, Francesca/0000-0002-6155-1979; Fanni,
   Tiziana/0000-0002-4301-6497; Valente, Giacomo/0000-0002-0155-3788; Di
   Mascio, Tania/0000-0002-8069-1168
FU ECSEL Joint Undertaking (JU) [826610, H2020-ECSEL-2017-2-783162];
   European Union
FX This project has received funding from the ECSEL Joint Undertaking (JU)
   under grant agreement No 826610 (COMP4DRONES) and
   H2020-ECSEL-2017-2-783162 (FitOptiVis) [3]. The JU receives support from
   the European Uniona..s Horizon 2020 research and innovation programme
   and Spain, Austria, Belgium, Czech Republic, France, Italy, Latvia,
   Netherlands.
CR Al-Ars Z, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P333, DOI 10.1145/3310273.3323437
   Aldham M, 2011, IEEE INT CONF ASAP, P61, DOI 10.1109/ASAP.2011.6043237
   Altera, 2013, QUARTUS 2 HDB V 13 1 QUARTUS 2 HDB V 13 1, V3
   [Anonymous], 2012, 47335 LATT SEM 47335 LATT SEM
   [Anonymous], 2020, JOINTER OPEN SOURCE
   ARM, 2013, ARMEPM039795 ARMEPM039795
   ARM, 2020, AMBA AXI ACE PROT SP AMBA AXI ACE PROT SP
   Arora D, 2005, DES AUT TEST EUROPE, P178, DOI 10.1109/DATE.2005.266
   Ben Hammouda M, 2017, IEEE T COMPUT AID D, V36, P384, DOI 10.1109/TCAD.2016.2587278
   Brant A, 2012, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2012.25
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Davies E. R., 1984, Image and Vision Computing, V2, P134, DOI 10.1016/0262-8856(84)90049-0
   Doyle NC, 2017, DES AUT TEST EUROPE, P506, DOI 10.23919/DATE.2017.7927041
   Fanni T., 2018, 2018 INT C RECONFIGU, P1, DOI DOI 10.1109/RECONFIG.2018.8641705
   Fanni T., 2019, WORKSH FPGAS SOFTW P WORKSH FPGAS SOFTW P, P1
   Goeders J, 2017, IEEE T COMPUT AID D, V36, P83, DOI 10.1109/TCAD.2016.2565204
   John LizyKurian., 2006, PERFORMANCE EVALUATI
   Kornaros G, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442088
   Kurth Andreas, 2017, ABS171206497 CORR ABS171206497 CORR, V6497
   Kyung HM, 2010, MICROPROCESS MICROSY, V34, P102, DOI 10.1016/j.micpro.2010.03.001
   Lee JC, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2717310
   Li XW, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3339861
   Li Xiangwei, 2018, C ADV COMP EL EL TEC C ADV COMP EL EL TEC
   Madronal Daniel, 2019, C COMPUTING FRONTI A C COMPUTING FRONTI A, V289a, P291
   Matthews E., 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P409, DOI 10.1109/FPT.2010.5681447
   Moro A, 2015, 2015 12TH INTERNATIONAL WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS (WISES), P29
   Muttillo V, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P117, DOI 10.1109/DSD51259.2020.00029
   Nadimpalli P. K., 2016, S VLSI DES TEST S VLSI DES TEST, P1
   Najem M, 2017, IEEE T COMPUT AID D, V36, P1153, DOI 10.1109/TCAD.2016.2614347
   Nelissen Geoffrey, 2015, Reliable Software Technologies - Ada-Europe 2015. 20th Ada-Europe International Conference on Reliable Software Technologies. Proceedings: LNCS 9111, P66, DOI 10.1007/978-3-319-19584-1_5
   Palumbo F, 2019, LECT NOTES COMPUT SC, V11733, P416, DOI 10.1007/978-3-030-27562-4_30
   PAPI, 2020, PERF API PERF API
   Patrigeon G, 2018, INT WORKS POW TIM, P123, DOI 10.1109/PATMOS.2018.8464173
   Rambo E. A., 2019, C HARDW SOFTW COD SY P IEEE ACM IFIP INT, P1
   Rodríguez A, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18061877
   Sadek Ahmad, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P737, DOI 10.1007/978-3-319-78890-6_59
   Sau C, 2016, J SIGNAL PROCESS SYS, V85, P143, DOI 10.1007/s11265-015-1026-0
   Scheipel T, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P86, DOI 10.1109/DSD.2017.28
   Seo M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358200
   Seo Minjun, 2018, ACM T DES AUTOM ELEC, V23, P1084
   Seo Minjun, 2018, C HARDW SOFTW COD SY C HARDW SOFTW COD SY
   Vaishnav A, 2018, I C FIELD PROG LOGIC, P131, DOI 10.1109/FPL.2018.00031
   Valente G, 2016, EUROMICRO WORKSHOP P, P373, DOI 10.1109/PDP.2016.86
   Xilinx, 2020, ZYNQ7000 SOC TECHN R ZYNQ7000 SOC TECHN R
   Xilinx, 2017, SYST INT LOG AN V1 0 SYST INT LOG AN V1 0
   Xilinx, 2017, AXI PERF MON V5 0 LO AXI PERF MON V5 0 LO
   Zoni D, 2018, MICROPROCESS MICROSY, V63, P128, DOI 10.1016/j.micpro.2018.07.007
NR 47
TC 8
Z9 8
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 42
DI 10.1145/3461647
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100005
OA Green Published
DA 2024-07-18
ER

PT J
AU Susu, AE
AF Susu, Alexandru E.
TI A Vector-Length Agnostic Compiler for the Connex-S Accelerator with
   Scratchpad Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Connex-S vector (array) accelerator; OPINCAA JIT vector assembler and
   coordination library; vectorization; LLVM; vector-length agnostic
   compiler for the custom-width Connex-S accelerator; quantitative static
   analysis
ID PROGRAMS
AB Compiling sequential C programs for Connex-S, a competitive, scalable and customizable, wide vector accelerator for intensive embedded applications with 32 to 4,096 16-bit integer lanes and a limited capacity local scratchpad memory, is challenging.
   Our compiler toolchain uses the LLVM framework and targets OPINCAA, a JIT vector assembler and coordination C++ library for Connex-S accelerating computations for an arbitrary CPU. Therefore, we address in the compiler middle end aspects of efficient vectorization, communication, and synchronization. We perform quantitative static analysis of the program useful, among others, for the symbolic-size compiler memory allocator and the coordination mechanism of OPINCAA. We also discuss the LLVM back end for the Connex-S processor and the methodology to automatically generate instruction selection code for emulating efficiently arithmetic and logical operations for non-native types such as 32-bit integer and 16-bit floating-point.
   By using JIT vector assembling and by encoding the vector length of Connex-S as a parameter in the generated OPINCAA program, we achieve vector-length agnosticism to support execution on distinct embedded devices, such as several digital cameras with different resolutions, each equipped with custom-width Connex-S accelerators meant to save energy for the image processing kernels.
   Since Connex-S has a limited capacity local scratchpad memory of 256 KB normally, we present how we also use the PPCG C-to-C code generator to perform data tiling to minimize the total kernel execution time, subject to fitting larger program data in the local memory. We devise an accurate cost model for the Connex-S accelerator to choose optimal performance tile sizes at compile time.
   We successfully compile several simple benchmarks frequently used, for example, in high-performance and computer vision embedded applications. We report speedup factors of up to 11.33 when running them on a Connex-S accelerator with 128 16-bit integer lanes w.r.t. the dual-core ARM Cortex A9 host clocked at a frequency 6.67 times higher, with a total of two 128-bit Neon SIMD units.
C1 [Susu, Alexandru E.] Univ Politehn Bucuresti, ETTI Dept, Bd Iuliu Maniu 1-3,Sect 6, Bucharest 061071, Romania.
C3 National University of Science & Technology POLITEHNICA Bucharest
RP Susu, AE (corresponding author), Univ Politehn Bucuresti, ETTI Dept, Bd Iuliu Maniu 1-3,Sect 6, Bucharest 061071, Romania.
EM alex.susu@gmail.com
CR Akl S.G., 1989, DESIGN ANAL PARALLEL
   ALLEN R, 1987, ACM T PROGR LANG SYS, V9, P491, DOI 10.1145/29873.29875
   ANNARATONE M, 1987, IEEE T COMPUT, V36, P1523, DOI 10.1109/TC.1987.5009502
   [Anonymous], 2020, CONNEX OPINCAA LIB
   [Anonymous], 1994, Introduction to parallel computing: design and analysis of algorithms
   [Anonymous], 2020, LLVM DOCUMENTATION T
   [Anonymous], 2013, GPR, DOI [DOI 10.1145/2400682.2400713, DOI 10.19476/J.YSXB.1004.0609.2013.09.014]
   [Anonymous], 2017, CONNEX S ACCELERATOR
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2013, ACM QUEUE, DOI DOI 10.1145/2436696.2443836
   [Anonymous], 2017, COMPUTER ARCHITECTUR
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   [Anonymous], 2020, CONNEX S OPINCAA LLV
   [Anonymous], 2000, Loop Tiling for Parallelism
   [Anonymous], 2020, POLYHEDRAL MODEL
   ARM, 2017, ARM COMP VERS 6 8 SC
   ARM Manchester Design Center, 2016, SUPP SCAL VECT ARCH
   Armejach A, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243192
   Asanovic Krste, 1998, THESIS
   Asanovic Krste, 2017, 7 RISC WORKSH
   Auler R., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P278, DOI 10.1109/SBAC-PAD.2012.33
   BACKUS J, 1978, COMMUN ACM, V21, P613, DOI 10.1145/359576.359579
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bira Calin, 2013, ROMANIAN J INFORM SC, V16, P4
   Bira Calin, 2014, P INT C CIRC SYST CO
   Blelloch G. E., 1990, VECTOR MODELS DATA P
   Bocchino R. L.  Jr., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P46
   Brooks D, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P13, DOI 10.1109/HPCA.1999.744314
   Burlacu-Zane A, 2015, I C CONTR SYS COMP S, P273, DOI 10.1109/CSCS.2015.40
   Burnett G. J., 1970, AFIPS Conference proceedings 1970 spring joint computer conference, P467
   Cascaval C, 2010, IBM J RES DEV, V54, DOI 10.1147/JRD.2010.2059721
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Cheney G, 2011, INT COMMUN ASSOC HAN, P1
   De Micheli Giovanni, 2002, READINGS HARDWARE SO
   Dean Jeffrey, 2004, OSDI 04, P10
   Dongarra J., 2003, SOURCEBOOK PARALLEL
   Eichenberger AE, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P161
   Ercegovac Milos Dragutin, 2003, Digital Arithmetic, V1st
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Ferrer Roger, 2010, ANAL TASK OFFLOADING, P322, DOI [10.1007/978-3-642-11515-8_24, DOI 10.1007/978-3-642-11515-8_24]
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   Gebhart M, 2012, INT SYMP MICROARCH, P96, DOI 10.1109/MICRO.2012.18
   Gou CY, 2013, INT J PARALLEL PROG, V41, P400, DOI 10.1007/s10766-012-0201-1
   Grosser Tobias., 2016, Proceedings of the 2016 International Conference on Supercomputing, P1, DOI DOI 10.1145/2925426.2926286
   Gschwind M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.41
   Hannig F, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584660
   Hauser John, 2020, SOFTFLOAT
   Hennequin Arthur, 2019, P 5 WORKSH PROGR MOD, DOI [10.1145/3303117.3306164, DOI 10.1145/3303117.3306164]
   Inoue Hiroshi., 2016, Low-Power and High-Speed Chips (COOL CHIPS XIX), 2016 IEEE Symposium in, P1
   Ji ZJ, 2011, CHIN CONTR CONF, P4792
   Johnson Jeff, 2017, MAKING FLOATING POIN
   Kandemir M, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P7, DOI 10.1109/ISSS.2001.957905
   Karuri K., 2006, DATE 06, P221
   Kodukula I, 1997, ACM SIGPLAN NOTICES, V32, P346, DOI 10.1145/258916.258946
   Kozyrakis CE, 2003, IEEE MICRO, V23, P36, DOI 10.1109/MM.2003.1261385
   Krzikalla O., 2011, P PAR PROC WORKSH EU, P137
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Larsen S, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P18, DOI 10.1109/PACT.2002.1105970
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li L, 2007, LECT NOTES COMPUT SC, V4697, P63
   Lin HB, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P559, DOI 10.1145/1854273.1854351
   Liu TX, 2009, ANIM HUSBANDRY FEED, V9, P36, DOI DOI 10.1145/1542275.1542286
   Lopes BrunoCardoso., 2014, GETTING STARTED LLVM
   Low TM, 2016, ACM T MATH SOFTWARE, V43, DOI 10.1145/2925987
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   Malita M., 2006, P INT MULT C COMP GL, P26, DOI [10.1109/ICCGI.2006.16, DOI 10.1109/ICCGI.2006.16]
   Malita M, 2017, IEEE INT CONF BIG DA, P3524, DOI 10.1109/BigData.2017.8258342
   McCanne S., 1993, USENIX 93, P2
   McCool Michael, 2012, STRUCTURED PARALLEL, V1st
   Mendonça G, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3084540
   Mittal S, 2017, IEEE T PARALL DISTR, V28, P16, DOI 10.1109/TPDS.2016.2546249
   Muchnick S., 1997, ADV COMPILER DESIGN
   Naishlos Dorit, 2004, P 2004 GCC DEV SUM
   Nandivada VK, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2509420.2509427
   Nazaré H, 2014, ACM SIGPLAN NOTICES, V49, P791, DOI [10.1145/2714064.2660205, 10.1145/2660193.2660205]
   Nuzman D, 2006, INT SYM CODE GENER, P281
   Nuzman D, 2011, INT SYM CODE GENER, P151, DOI 10.1109/CGO.2011.5764683
   NVIDIA, 2018, WP09183001V01 NVIDIA
   Pandey Mayur, 2015, LLVM Cookbook
   Patterson J, 2013, NY TIMES BK REV, P5
   Patterson K, 2017, PALGR STUD AFR LEAD, P1, DOI 10.1007/978-3-319-40539-1
   Petrica L., 2013, FAIBLE TENSION FAIBL, P1, DOI 10.1109/FTFC.2013
   Petrogalli Francesco, 2016, ARM WHITE PAPER
   Pouchet Louis-Noel, 2014, POLYBENCH POLYHEDRAL
   SCARBOROUGH RG, 1986, IBM J RES DEV, V30, P163, DOI 10.1147/rd.302.0163
   Shen J. P., 2005, Modern Processor Design
   Shirako J, 2012, LECT NOTES COMPUT SC, V7210, P101, DOI 10.1007/978-3-642-28652-0_6
   Sinn M, 2017, J AUTOM REASONING, V59, P3, DOI 10.1007/s10817-016-9402-4
   Skillicorn DB, 1998, ACM COMPUT SURV, V30, P123, DOI 10.1145/280277.280278
   Stefan Gheorghe M., 2015, CONNEX INSTRUCTION S
   Stefan Gheorghe M., 2014, 113 INT C CIRC SYST, P582
   Stefan Gheorghe M., 2019, FUNCTIONAL ELECTRONI
   Stephens N, 2017, IEEE MICRO, V37, P26, DOI 10.1109/MM.2017.35
   Susu Alex E., 2019, P 5 WORKSH PROGR MOD, DOI [10.1145/3303117.3306166, DOI 10.1145/3303117.3306166]
   Teubner J, 2010, PROC INT CONF DATA, P669, DOI 10.1109/ICDE.2010.5447856
   Waeijen L, 2015, J SIGNAL PROCESS SYS, V80, P65, DOI 10.1007/s11265-014-0950-8
   Waterman A. S., 2016, DESIGN RISC V INSTRU
   Waterman Andrew, 2014, RISC 5 INSTRUCTION S
NR 99
TC 4
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 51
DI 10.1145/3406536
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300011
DA 2024-07-18
ER

PT J
AU Yan, KG
   Tan, JWJ
   Liu, LJ
   Zhang, XY
   Brankovic, SR
   Chen, JH
   Fu, X
AF Yan, Kaige
   Tan, Jingweijia
   Liu, Longjun
   Zhang, Xingyao
   Brankovic, Stanko R.
   Chen, Jinghong
   Fu, Xin
TI Toward Customized Hybrid Fuel-Cell and Battery-powered Mobile Device for
   Individual Users
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mobile devices; fuel cell; battery; customize
ID HIGH-PERFORMANCE; PROGRESS; DMFC; FABRICATION; BEHAVIOR; TRAITS; SYSTEM;
   BIG-5
AB Rapidly evolving technologies and applications of mobile devices inevitably increase the power demands on the battery. However, the development of batteries can hardly keep pace with the fast-growing demands, leading to short battery life, which becomes the top complaints from customers. In this article, we investigate a novel energy supply technology, fuel cell (FC), and leverage its advantages of providing long-term energy storage to build a hybrid FC-battery power system. Therefore, mobile device operation time is dramatically extended, and users are no longer bothered by battery recharging. We examine real-world smartphone usage data and find that a naive hybrid power system cannot meet many users' highly diversified power demands. We thus propose an OS-level power management policy that reduces the device power consumption for each power peak to solve this mismatch. This technique trades the quality-of-service (QoS) for a larger FC ratio in the system and thus much longer device operation time. We further observe that the user's personality largely determines his/her satisfaction with the QoS degradation and the operation time extension. Thus, applying a hybrid system with fixed configuration (i.e., peak throttling level coupled with corresponding FC/battery ratio) fails to satisfy every user. We then explore customized hybrid system configuration based on each individual user's personality to deliver the optimal satisfaction for him/her. The experimental results show that our personality-aware hybrid FC-battery solution can achieve 4x longer operation time and 25% higher satisfaction score compared to the common setting for state-of-the-art mobile devices.
C1 [Yan, Kaige] Jilin Univ, Coll Commun Engn, 2699 Qianjin St, Changchun 130012, Peoples R China.
   [Tan, Jingweijia] Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Peoples R China.
   [Liu, Longjun] Xi An Jiao Tong Univ, Coll Artificial Intelligence, Xian 710049, Peoples R China.
   [Zhang, Xingyao; Brankovic, Stanko R.; Chen, Jinghong; Fu, Xin] Univ Houston, Dept Elect & Comp Engn, Houston, TX 77004 USA.
C3 Jilin University; Jilin University; Xi'an Jiaotong University;
   University of Houston System; University of Houston
RP Yan, KG (corresponding author), Jilin Univ, Coll Commun Engn, 2699 Qianjin St, Changchun 130012, Peoples R China.
EM yankaige@jlu.edu.cn
RI Zhang, Xingyao/AAX-1727-2021
OI Zhang, Xingyao/0000-0002-8874-9520; Liu, Longjun/0000-0002-7467-4994
FU National Natural Science Foundation of China (NSFC) [61902142,
   61802143]; Jilin Scientific and Technological Development Program
   [20190201189JC, 20180101046JC, 20190701016GH]; Education Department of
   Jilin Province [JJKH20190159KJ]; U.S. National Science Foundation
   [CCF-1619243, CCF-1537085, CCF-1900904]
FX The work is supported in part by National Natural Science Foundation of
   China (NSFC) under Grant No. 61902142, No. 61802143, Jilin Scientific
   and Technological Development Program under Grant No. 20190201189JC, No.
   20180101046JC, 20190701016GH, and Research Project by the Education
   Department of Jilin Province under Grant No. JJKH20190159KJ. This
   research is also partially supported by U.S. National Science Foundation
   grants CCF-1619243, CCF-1537085(CAREER), CCF-1900904.
CR [Anonymous], 2017, SENSORS
   [Anonymous], 2010, P USENIX ANN TECH C
   Blum A, 2003, J POWER SOURCES, V117, P22, DOI 10.1016/S0378-7753(03)00310-0
   Carroll A, 2014, IEEE REAL TIME, P287, DOI 10.1109/RTAS.2014.6926010
   Chen CY, 2005, J POWER SOURCES, V141, P24, DOI 10.1016/j.jpowsour.2004.09.011
   Cheng X, 2007, J POWER SOURCES, V165, P739, DOI 10.1016/j.jpowsour.2006.12.012
   Chittaranjan G, 2013, PERS UBIQUIT COMPUT, V17, P433, DOI 10.1007/s00779-011-0490-1
   Colella Whitney, 2009, FUEL CELL FUNDAMENTA
   Coopersmith Stanley, 1968, SERIES BOOKS BEHAV S
   Corti Horacio R., 2014, DIRECT ALCOHOL FUEL
   COSTA PT, 1995, J PERS ASSESS, V64, P21, DOI 10.1207/s15327752jpa6401_2
   Das Debangshu, 2014, INT J EMERG TECHNOL, V4, P4
   DOYLE M, 1993, J ELECTROCHEM SOC, V140, P1526, DOI 10.1149/1.2221597
   Dudek M, 2013, INT J ELECTROCHEM SC, V8, P8442
   Falaki Hossein., 2010, Diversity in smartphone usage, P179, DOI DOI 10.1145/1814433.1814453
   Femia N, 2005, IEEE T POWER ELECTR, V20, P963, DOI 10.1109/TPEL.2005.850975
   Ferdous R, 2015, INT CONF PER COMP, P225, DOI 10.4108/icst.pervasivehealth.2015.260192
   Funder D.C., 2010, PERSONALITY PUZZLE, V5th
   Goel B, 2016, INT PARALL DISTRIB P, P273, DOI 10.1109/IPDPS.2016.118
   Gordon S., 2016, THESIS
   Gosling SD, 2003, J RES PERS, V37, P504, DOI 10.1016/S0092-6566(03)00046-1
   Gupta U., 2018, THESIS
   Houchins C, 2012, MEMBRANES, V2, P855, DOI 10.3390/membranes2040855
   Kamarudin SK, 2009, INT J HYDROGEN ENERG, V34, P6902, DOI 10.1016/j.ijhydene.2009.06.013
   Karami N, 2012, IEEE INT SYMP INTELL, P289, DOI 10.1109/ISIC.2012.6398246
   Karvelas EG, 2016, RENEW ENERG, V93, P269, DOI 10.1016/j.renene.2016.02.079
   Kaxiras S., 2008, COMPUTER ARCHITECTUR, V1st
   Kim DJ, 2004, J POWER SOURCES, V130, P172, DOI 10.1016/j.jpowsour.2003.12.023
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kirubakaran A, 2009, RENEW SUST ENERG REV, V13, P2430, DOI 10.1016/j.rser.2009.04.004
   Krewer U, 2004, CHEM ENG SCI, V59, P119, DOI 10.1016/j.ces.2003.09.029
   Landers RN, 2006, COMPUT HUM BEHAV, V22, P283, DOI 10.1016/j.chb.2004.06.001
   Lee KS, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297685
   Linden D., 2010, Linden's Handbook of Batteries, V4th
   Liu H, 2014, FRONT ENERGY RES, DOI 10.3389/fenrg.2014.00002
   Liu LJ, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P463, DOI 10.1145/2749469.2750384
   MCCRAE RR, 1992, J PERS, V60, P175, DOI 10.1111/j.1467-6494.1992.tb00970.x
   Mei X., 2013, P WORKSHOP POWER AWA, DOI [10.1145/2525526.2525852, DOI 10.1145/2525526.2525852]
   Miller Marshall, 2009, P INT BATT HYBR FUEL
   Murmuria R., 2012, Proceedings of the 2012 IEEE Sixth International Conference on Software Security and Reliability (SERE 2012), P147, DOI 10.1109/SERE.2012.19
   Nachiappan NC, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P655, DOI 10.1145/2749469.2750382
   Nachiappan NC, 2015, INT S HIGH PERF COMP, P150, DOI 10.1109/HPCA.2015.7056029
   Nadal M, 1996, INT J HYDROGEN ENERG, V21, P497, DOI 10.1016/0360-3199(95)00102-6
   Panda PR, 2010, POWER-EFFICIENT SYSTEM DESIGN, P1, DOI 10.1007/978-1-4419-6388-8
   Patel PP, 2015, J POWER SOURCES, V293, P437, DOI 10.1016/j.jpowsour.2015.05.051
   Patrabansh S., 2012, P IAS, P1, DOI 10.1109/IAS.2012.6374016
   Phillips JG, 2006, CYBERPSYCHOL BEHAV, V9, P753, DOI 10.1089/cpb.2006.9.753
   Shepard C., 2011, ACM SIGMETRICS Performance Evaluation Review, V38, P15, DOI /10.1145/1925019.1925023
   Shimizu T, 2004, J POWER SOURCES, V137, P277, DOI 10.1016/j.jpowsour.2004.06.008
   Shingari D, 2018, INT SYM PERFORM ANAL, P64, DOI 10.1109/ISPASS.2018.00015
   Shye A, 2008, CONF PROC INT SYMP C, P427, DOI 10.1109/ISCA.2008.29
   Shye A, 2008, INT SYMP MICROARCH, P188, DOI 10.1109/MICRO.2008.4771790
   Stokke KR, 2016, 2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), P193, DOI 10.1109/MCSoC.2016.28
   Sundarrajan S, 2012, INT J HYDROGEN ENERG, V37, P8765, DOI 10.1016/j.ijhydene.2011.12.017
   Walsh SP, 2008, J ADOLESCENCE, V31, P77, DOI 10.1016/j.adolescence.2007.04.004
   Weydahl H., 2006, THESIS
   Xu Fengyuan., 2013, Proceedings of the 10th USENIX Conference on Networked Systems Design and Implementation, nsdi'13, P43
   Yan K., 2016, IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Zhang HB, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P517, DOI 10.1145/3123939.3123948
   Zhang Jiujun, 2010, ELECTROCATALYSIS DIR
NR 60
TC 0
Z9 0
U1 1
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 123
DI 10.1145/3362033
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA KJ8DE
UT WOS:000512285500012
OA Bronze
DA 2024-07-18
ER

PT J
AU Sun, YC
   Huang, XW
   Kroening, D
   Sharp, J
   Hill, M
   Ashmore, R
AF Sun, Youcheng
   Huang, Xiaowei
   Kroening, Daniel
   Sharp, James
   Hill, Matthew
   Ashmore, Rob
TI Structural Test Coverage Criteria for Deep Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Neural networks; test criteria; test case generation
AB Deep neural networks (DNNs) have a wide range of applications, and software employing them must be thoroughly tested, especially in safety-critical domains. However, traditional software test coverage metrics cannot be applied directly to DNNs. In this paper, inspired by the MC/DC coverage criterion, we propose a family of four novel test coverage criteria that are tailored to structural features of DNNs and their semantics. We validate the criteria by demonstrating that test inputs that are generated with guidance by our proposed coverage criteria are able to capture undesired behaviours in a DNN. Test cases are generated using a symbolic approach and a gradient-based heuristic search. By comparing them with existing methods, we show that our criteria achieve a balance between their ability to find bugs (proxied using adversarial examples and correlation with functional coverage) and the computational cost of test input generation. Our experiments are conducted on state-of-the-art DNNs obtained using popular open source datasets, including MNIST, CIFAR-10 and ImageNet.
C1 [Sun, Youcheng] Queens Univ Belfast, 18 Malone Rd, Belfast BT9 6RT, Antrim, North Ireland.
   [Huang, Xiaowei] Univ Liverpool, Ashton St, Liverpool L69 3BX, Merseyside, England.
   [Kroening, Daniel] Univ Oxford, Wolfson Bldg,Parks Rd, Oxford OX1 3QD, England.
   [Sharp, James; Hill, Matthew; Ashmore, Rob] Def Sci & Technol Lab, Salisbury, Wilts, England.
C3 Queens University Belfast; University of Liverpool; University of
   Oxford; Defence Science & Technology Laboratory
RP Sun, YC (corresponding author), Queens Univ Belfast, 18 Malone Rd, Belfast BT9 6RT, Antrim, North Ireland.
EM youcheng.sun@qub.ac.uk; xiaowei.huang@liverpool.ac.uk;
   kroening@cs.ox.ac.uk; jsharp1@dstl.gov.uk; mhill2@dstl.gov.uk;
   rdashinore@dstl.gov.uk
RI Sun, Youcheng/JMC-4942-2023
OI Sun, Youcheng/0000-0002-1893-6259; Sharp, James/0000-0003-2213-0925;
   Kroening, Daniel/0000-0002-6681-5283
FU UK MOD; EPSRC [EP/N508664/1, EP/R007187/1, EP/K004379/1] Funding Source:
   UKRI; ISCF [EP/R026173/1] Funding Source: UKRI
FX This document is an overview of UK MOD (part) sponsored research and is
   released for informational purposes only. The contents of this document
   should not be interpreted as representing the views of the UK MOD, nor
   should it be assumed that they reflect any current or future UK MOD
   policy. The information contained in this document cannot supersede any
   statutory or contractual requirements or liabilities and is offered
   without prejudice or commitment.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], INT TEST C ITC
   [Anonymous], 2019, ARXIV190310033
   [Anonymous], 2018, DISTILL, DOI DOI 10.23915/DISTILL.00010
   [Anonymous], 2018, P 55 ANN DES AUT C
   [Anonymous], 2017, ARXIV170808559
   [Anonymous], SIGN SYST COMP C REC
   [Anonymous], 2006, QUALITY ASSURANCE I
   [Anonymous], J AUTOMATED REASONIN
   [Anonymous], HYBRID SYSTEMS COMPU
   [Anonymous], SAF CRIT SYST S
   [Anonymous], SAF ASS OBJ AUT SYST
   [Anonymous], AUTOMATED SOFTWARE E
   [Anonymous], P IEEE S SECUR PRIV
   [Anonymous], 2015, INT C LEARN REPR
   Ashmore R, 2018, LECT NOTES COMPUT SC, V11094, P393, DOI 10.1007/978-3-319-99229-7_33
   Bay H., 2008, COMPUT VIS IMAGE UND, V10, P346, DOI DOI 10.1016/j.cviu.2007.09.014
   Cheng CH, 2018, LECT NOTES COMPUT SC, V11138, P126, DOI 10.1007/978-3-030-01090-4_8
   Dutta S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P157, DOI 10.1145/3302504.3311807
   Dutta S, 2018, LECT NOTES COMPUT SC, V10811, P121, DOI 10.1007/978-3-319-77935-5_9
   Goodfellow I, 2016, Deep learning. vol
   Hayhurst K., 2001, TECHNICAL REPORT
   Huang XW, 2017, LECT NOTES COMPUT SC, V10426, P3, DOI 10.1007/978-3-319-63387-9_1
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Ma L, 2018, IEEE INT CONF AUTOM, P120, DOI 10.1145/3238147.3238202
   Mirman Matthew, 2018, INT C MACH LEARN, P3575
   Nair Vinod, 2010, INT C INT C MACHINE, P807
   Odena A, 2019, PR MACH LEARN RES, V97
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   RTCA, 2011, DO-178c
   Sun XW, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P147, DOI 10.1145/3302504.3311802
   Sun Youcheng, 2018, CORR
   Szegedy C., 2015, INT C LEARN REPR
   Szegedy C., 2014, ICLR
   Tuncali CE, 2018, IEEE INT VEH SYM, P1555
   Wicker M, 2018, LECT NOTES COMPUT SC, V10805, P408, DOI 10.1007/978-3-319-89960-2_22
   Yaghoubi S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P179, DOI 10.1145/3302504.3311814
   Yosinski J., 2015, ARXIV150606579, V2015, P12
NR 40
TC 38
Z9 41
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 94
DI 10.1145/3358233
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700050
OA Green Published, Green Accepted
DA 2024-07-18
ER

PT J
AU Arghavani, A
   Zhang, HB
   Huang, ZY
   Chen, YW
AF Arghavani, Abbas
   Zhang, Haibo
   Huang, Zhiyi
   Chen, Yawen
TI Chimp: A Learning-based Power-aware Communication Protocol for Wireless
   Body Area Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless body sensor networks; optimal adaptive power control;
   interference; energy; reliability; leaning automata
ID SENSOR NETWORKS; TRANSMISSION; SYSTEM
AB Radio links in wireless body area networks (WBANs) commonly experience highly time-varying attenuation due to the dynamic network topology and frequent occlusions caused by body movements, making it challenging to design a reliable, energy-efficient, and real-time communication protocol for WBANs. In this article, we present Chimp, a learning-based power-aware communication protocol in which each sending node can self-learn the channel quality and choose the best transmission power level to reduce energy consumption and interference range while still guaranteeing high communication reliability. Chimp is designed based on learning automata that uses only the acknowledgment packets and motion data from a local gyroscope sensor to infer the real-time channel status. We design a new cost function that takes into account the energy consumption, communication reliability and interference and develop a new learning function that can guarantee to select the optimal transmission power level to minimize the cost function for any given channel quality. For highly dynamic postures such as walking and running, we exploit the correlation between channel quality and motion data generated by a gyroscope sensor to fastly estimate channel quality, eliminating the need to use expensive channel sampling procedures. We evaluate the performance of Chimp through experiments using TelosB motes equipped with the MPU-9250 motion sensor chip and compare it with the state-of-the-art protocols in different body postures. Experimental results demonstrate that Chimp outperforms existing schemes and works efficiently in most common body postures. In high-date-rate scenarios, it achieves almost the same performance as the optimal power assignment scheme in which the optimal power level for each transmission is calculated based on the collected channel measurements in an off-line manner.
C1 [Arghavani, Abbas; Zhang, Haibo; Huang, Zhiyi; Chen, Yawen] Univ Otago, Dept Comp Sci, 133 Union St E, Dunedin 9016, New Zealand.
C3 University of Otago
RP Arghavani, A (corresponding author), Univ Otago, Dept Comp Sci, 133 Union St E, Dunedin 9016, New Zealand.
EM arghavani@cs.otago.ac.nz; haibo@cs.otago.ac.nz; hzy@cs.otago.ac.nz;
   yawen@cs.otago.ac.nz
RI Zhang, Haibo/HLP-9266-2023
OI Zhang, Haibo/0000-0002-3752-0806; Chen, Yawen
   (Wendy)/0000-0001-7006-2459
CR Arghavani A, 2016, 2016 IEEE 14TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 14TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 2ND INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/DATACOM/CYBERSC, P512, DOI 10.1109/DASC-PICom-DataCom-CyberSciTec.2016.99
   Back T, 1998, GENETIC ALGORITHMST
   Baek WS, 2013, 2013 IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), P62, DOI 10.1109/CCNC.2013.6488426
   Cai XL, 2015, TELECOMMUN SYST, V58, P139, DOI 10.1007/s11235-014-9899-y
   Elias J., 2012, IEEE International Conference on Communications (ICC 2012), P3409, DOI 10.1109/ICC.2012.6363949
   Grimm G, 2009, EURASIP J ADV SIG PR, DOI 10.1155/2009/591921
   Hamilton J, 2012, IEEE CUST INTEGR CIR
   Hauer JH, 2014, ACM T SENSOR NETWORK, V10, DOI 10.1145/2491110
   InvenSense, 2014, MPU 9250 DAT
   Kim S, 2013, IEEE J BIOMED HEALTH, V17, P561, DOI 10.1109/TITB.2012.2227335
   Kindt P, 2015, IEEE INFOCOM SER, DOI 10.1109/INFOCOM.2015.7218370
   LAN/MAN Standards Committee, 2012, 802156 IEEE LAN MAN
   LAN MAN Standards Committee of the IEEE Computer Society, 2011, 802154 IEEE LAN MAN
   Li H, 2014, CHIN CONT DECIS CONF, P1886, DOI 10.1109/CCDC.2014.6852477
   Lin S., 2006, SENSYS 06, P223, DOI DOI 10.1145/1182807.1182830
   Mahmood Abdul Salam, 2017, 2017 IEEE Canada International Humanitarian Technology Conference (IHTC), P26, DOI 10.1109/IHTC.2017.8058193
   Movassaghi S, 2014, IEEE COMMUN SURV TUT, V16, P1658, DOI 10.1109/SURV.2013.121313.00064
   Narendra K. S., 2012, Learning Automata: An Introduction
   Novatchkov H, 2012, PROCEDIA ENGINEER, V34, P562, DOI 10.1016/j.proeng.2012.04.096
   NXP Semiconductors, 2007, MMA8491Q DAT
   Prabh KS, 2012, 2012 IEEE 8TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (DCOSS), P166, DOI 10.1109/DCOSS.2012.37
   Preuschl E, 2010, PROCEDIA ENGINEER, V2, P2741, DOI 10.1016/j.proeng.2010.04.060
   Quwaider M, 2009, ACM INT SYM MOB MAN, P149
   Quwaider M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814553
   Quwaider M, 2010, AD HOC NETW, V8, P824, DOI 10.1016/j.adhoc.2010.03.002
   Ramanathan R., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P404, DOI 10.1109/INFCOM.2000.832213
   Rashid-Farrokhi F, 1998, IEEE T COMMUN, V46, P1313, DOI 10.1109/26.725309
   Reusens E, 2009, IEEE T INF TECHNOL B, V13, P933, DOI 10.1109/TITB.2009.2033054
   Roetenberg D., 2009, 1 XSENS MOT TECHN BV
   Sharma A.K., 2005, Text Book of Correlations and Regression
   Stutzman W. L., 2012, ANTENNA THEORY DESIG, V3rd
   Texas-Instruments, 2007, CC2420 DAT
   UC Berkeley, 2004, TELOSB DAT
   Wan X, 2009, BMC BIOINFORMATICS, V10, DOI 10.1186/1471-2105-10-13
   Yang S, 2013, IEEE GLOB COMM CONF, P444, DOI 10.1109/GLOCOM.2013.6831111
   Yazdandoost Kamya Yekeh, 2007, 802150709430002007 I
   Yazdandoost Kamya Yekeh, 2009, 80215080780120006 IE
   Young A.D., 2007, P 4 WORKSHOP EMBEDDE, P53
   Yu WB, 2016, IET COMMUN, V10, P607, DOI 10.1049/iet-com.2015.0882
   Zang WL, 2018, IEEE J BIOMED HEALTH, V22, P697, DOI 10.1109/JBHI.2017.2688401
   Zhu HP, 2013, 2013 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEM DESIGN AND ENGINEERING APPLICATIONS (ISDEA), P81, DOI 10.1109/ISDEA.2012.27
   Zhu R, 2004, IEEE T NEUR SYS REH, V12, P295, DOI 10.1109/TNSRE.2004.827825
NR 42
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 18
DI 10.1145/3309763
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500007
DA 2024-07-18
ER

PT J
AU Yoon, SK
   Yun, J
   Kim, JG
   Kim, SD
AF Yoon, Su-Kyung
   Yun, Jitae
   Kim, Jung-Geun
   Kim, Shin-Dug
TI Self-Adaptive Filtering Algorithm with PCM-Based Memory Storage System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dual buffers; Emerging technologies; Embedded memory storage systems
ID PHASE-CHANGE MEMORY
AB This article proposes a new phase change memory- (PCM) based memory storage architecture with associated self-adaptive data filtering for various embedded devices to support energy efficiency as well as high computing power. In this approach, PCM-based memory storage can be used as working memory and mass storage layers simultaneously, and a self-adaptive data filtering module composed of small DRAM dual buffers was designed to improve unfavorable PCM features, such as asymmetric read/write access latencies and limited endurance and enhance spatial/temporal localities. In particular, the self-adaptive data filtering algorithm enhances data reusability by screening potentially high reusable data and predicting adequate lifetime of those data depending on current victim time decision value. We also propose the possibility that a small amount of DRAM buffer is embedded into mobile processors, keeping this as small as possible for cost effectiveness and energy efficiency. Experimental results show that by exploiting a small amount of DRAM space for dual buffers and using the self-adaptive filtering algorithm to manage them, the proposed system can reduce execution time by a factor of 1.9 compared to the unified conventional model with same the DRAM capacity and can be considered comparable to 1.5x DRAM capacity.
C1 [Yoon, Su-Kyung; Yun, Jitae; Kim, Jung-Geun; Kim, Shin-Dug] Yonsei Univ, Dept Comp Sci, 50 Yonsei Ro, Seoul 03722, South Korea.
C3 Yonsei University
RP Yoon, SK (corresponding author), Yonsei Univ, Dept Comp Sci, 50 Yonsei Ro, Seoul 03722, South Korea.
EM sk.yoon@yonsei.ac.kr; jty11@yonsei.ac.kr; junggeun@yonsei.ac.kr;
   sdkim@yonsei.ac.kr
OI Kim, Shin Dug/0000-0002-2642-6662
FU Next-Generation Information Computing Development Program through the
   National Research Foundation of Korea (NRF) - Ministry of Science, ICT &
   Future Planning [NRF-2015M3C4A7065522]
FX This research was supported by Next-Generation Information Computing
   Development Program through the National Research Foundation of Korea
   (NRF) funded by the Ministry of Science, ICT & Future Planning
   (NRF-2015M3C4A7065522).
CR [Anonymous], 2009, P 42 ANN IEEE ACM IN, DOI DOI 10.1145/1669112.1669118
   [Anonymous], 2015, PROC IEEE NON VOLATI, DOI DOI 10.1109/NVMSA.2015.7304363
   [Anonymous], 2015, ALTERNAT MED, DOI DOI 10.1109/INTMAG.2015.7157778
   Awasthi M, 2012, INT S HIGH PERF COMP, P15
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Chen TY, 2016, IEEE T COMPUT, V65, P1831, DOI 10.1109/TC.2015.2455972
   Dhiman G, 2009, DES AUT CON, P664
   Dong XY, 2011, ASIA S PACIF DES AUT
   Duan R., 2011, Proceedings of the International Green Com- puting Conference and Workshops, P1
   Dulloor Subramanya R., 2014, P 9 EUR C COMP SYST, P455
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hsieh JW, 2015, IEEE T COMPUT, V64, P3115, DOI 10.1109/TC.2015.2394303
   Hyun Yoon Doe, 2013, P INT C HIGH PERF CO, P21
   Jang SI, 2015, COMPUT J, V58, P2852, DOI 10.1093/comjnl/bxu133
   Jayakumar H, 2016, I CONF VLSI DESIGN, P264, DOI 10.1109/VLSID.2016.52
   Kim HJ, 2014, ACM T STORAGE, V10, DOI 10.1145/2668128
   Kim Y, 2015, ICCAD-IEEE ACM INT, P690, DOI 10.1109/ICCAD.2015.7372637
   Kryder MH, 2009, IEEE T MAGN, V45, P3406, DOI 10.1109/TMAG.2009.2024163
   Kumar S, 1998, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.1998.694794
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee DH, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2738053
   Lee HG, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P386, DOI 10.1109/ISVLSI.2012.62
   Lee K, 2014, I SYMPOS LOW POWER E, P131, DOI [10.1145/2627369.2631641, 10.5729/abf.vol1.131]
   Lin CT, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P11, DOI 10.1109/CODESISSS.2015.7331363
   Liu D, 2017, IEEE T PARALL DISTR, V28, P475, DOI 10.1109/TPDS.2016.2586059
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Liu RS, 2014, ACM SIGPLAN NOTICES, V49, P455, DOI 10.1145/2541940.2541957
   Long LB, 2016, IEEE T COMPUT AID D, V35, P891, DOI 10.1109/TCAD.2015.2495264
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sakimura N, 2014, ISSCC DIG TECH PAP I, V57, P184, DOI 10.1109/ISSCC.2014.6757392
   Samie F, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2974004
   Santiago Bock, 2014, P 11 ACM C COMP FRON, P31
   Seong N.H., 2013, Proceedings of the International Symposium on Computer Architecture (ISCA), P440
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P398, DOI 10.1109/ISVLSI.2012.81
   Tseng HW, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P418, DOI 10.1109/LPE.2006.4271879
   Ueki M., 2015, IEEE S VLSI JUN, P108
   Volos Haris, 2011, SIGPLAN Notices, V46, P91, DOI 10.1145/1961296.1950379
   Yoon SK, 2016, IEEE T MULTI-SCALE C, V2, P83, DOI 10.1109/TMSCS.2016.2538229
   Zachariah T, 2015, 16TH INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE' 15), P27, DOI 10.1145/2699343.2699344
   Zhong K, 2014, I SYMPOS LOW POWER E, P81, DOI 10.1145/2627369.2627647
   Zhong K, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656049
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 46
TC 10
Z9 10
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 69
DI 10.1145/3190856
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800012
DA 2024-07-18
ER

PT J
AU Bhattacharjee, S
   Chen, YL
   Huang, JD
   Bhattacharya, BB
AF Bhattacharjee, Sukanta
   Chen, Yi-Ling
   Huang, Juinn-Dar
   Bhattacharya, Bhargab B.
TI Concentration-Resilient Mixture Preparation with Digital Microfluidic
   Lab-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Lab-on-a-chip; Digital microfluidic biochip; Sample preparation
ID SAMPLE PREPARATION
AB Sample preparation plays a crucial role in almost all biochemical applications, since a predominant portion of biochemical analysis time is associated with sample collection, transportation, and preparation. Many sample-preparation algorithms are proposed in the literature that are suitable for execution on programmable digital microfluidic (DMF) platforms. In most of the existing DMF-based sample-preparation algorithms, a fixed target ratio is provided as input, and the corresponding mixing tree is generated as output. However, in many biochemical applications, target mixtures with exact component proportions may not be needed. From a biochemical perspective, it may be sufficient to prepare a mixture in which the input reagents may lie within a range of concentration factors. The choice of a particular valid ratio, however, strongly impacts solution-preparation cost and time. To address this problem, we propose a concentration-resilient ratioselection method from the input ratio space so that the reactant cost is minimized. We propose an integer linear programming-based method that terminates very fast while producing the optimum solution, considering both uniform and weighted cost of reagents. Experimental results reveal that the proposed method can be used conveniently in tandem with several existing sample-preparation algorithms for improving their performance.
C1 [Bhattacharjee, Sukanta; Bhattacharya, Bhargab B.] Indian Stat Inst, Adv Comp & Microelect Unit, 203 BT Rd, Kolkata 700108, India.
   [Chen, Yi-Ling; Huang, Juinn-Dar] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata;
   National Yang Ming Chiao Tung University
RP Bhattacharjee, S (corresponding author), Indian Stat Inst, Adv Comp & Microelect Unit, 203 BT Rd, Kolkata 700108, India.
EM sukanta_r@isical.ac.in; ilowed-ward.ee01@g2.nctu.edu.tw;
   jdhuang@mail.nctu.edu.tw; bhargab@isical.ac.in
RI Chen, YiJun/KFS-9282-2024; chen, ye Xiao/HSF-9650-2023; Chen,
   yf/JMR-4435-2023; Chen, Yi/HIR-2608-2022; Bhattacharya,
   Bhargab/AAE-6130-2020; Chen, Yi/JBR-7728-2023; Bhattacharjee,
   Sukanta/W-2253-2019; Chen, Yi/HPD-0595-2023; Chen, Yuxuan/IWL-8267-2023
OI Huang, Juinn-Dar/0000-0001-5961-7863
FU INAE Chair Professorship; PPEC by Indian Statistical Institute
FX The work of B. B. Bhattacharya was supported, in part, from the grant
   provided by INAE Chair Professorship and from a special PPEC-funded
   grant to Nanotechnology Research Triangle provided by Indian Statistical
   Institute.
CR Agarwal V, 2017, ASIA S PACIF DES AUT, P702, DOI 10.1109/ASPDAC.2017.7858406
   [Anonymous], P IEEE ACM INT C COM
   BOOTH AD, 1951, Q J MECH APPL MATH, V4, P236, DOI 10.1093/qjmam/4.2.236
   Chen H, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2755558
   Dutse SW, 2011, SENSORS-BASEL, V11, P5754, DOI 10.3390/s110605754
   Fair RB, 2007, IEEE DES TEST COMPUT, V24, P10, DOI 10.1109/MDT.2007.8
   Gascoyne PRC, 2004, P IEEE, V92, P22, DOI 10.1109/JPROC.2003.820535
   Huang JD, 2012, ICCAD-IEEE ACM INT, P377
   Kumar S, 2013, IEEE INT SYMP DESIGN, P205, DOI 10.1109/DDECS.2013.6549817
   Lei YC, 2016, BIOMED CIRC SYST C, P58, DOI 10.1109/BioCAS.2016.7833724
   Lorenz TC, 2012, JOVE-J VIS EXP, V63, P3998
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Roy Sudip, 2014, J EMERG TECHNOL COMP, V11, P1
   Shao LX, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P447, DOI 10.1145/3060403.3060446
   Teh SY, 2008, LAB CHIP, V8, P198, DOI 10.1039/b715524g
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Uren AG, 2009, NAT PROTOC, V4, P789, DOI 10.1038/nprot.2009.64
   Zipeng Li, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P146, DOI 10.1109/ISVLSI.2017.34
NR 20
TC 7
Z9 8
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 49
DI 10.1145/3157094
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500021
DA 2024-07-18
ER

PT J
AU Gavran, I
   Majumdar, R
   Saha, I
AF Gavran, Ivan
   Majumdar, Rupak
   Saha, Indranil
TI Antlab: A Multi-Robot Task Server
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical systems; planning; multi-robot systems; programming
   abstractions for robotics
ID LANGUAGE; LOGIC
AB We present Antlab, an end-to-end system that takes streams of user task requests and executes them using collections of robots. In Antlab, each request is specified declaratively in linear temporal logic extended with quantifiers over robots. The user does not program robots individually, nor know how many robots are available at any time or the precise state of the robots. The Antlab runtime system manages the set of robots, schedules robots to perform tasks, automatically synthesizes robot motion plans from the task specification, and manages the co-ordinated execution of the plan.
   We provide a constraint-based formulation for simultaneous task assignment and plan generation for multiple robots working together to satisfy a task specification. In order to scalably handle multiple concurrent tasks, we take a separation of concerns view to plan generation. First, we solve each planning problem in isolation, with an "ideal world" hypothesis that says there are no unspecified dynamic obstacles or adversarial environment actions. Second, to deal with imprecisions of the real world, we implement the plans in receding horizon fashion on top of a standard robot navigation stack. The motion planner dynamically detects environment actions or dynamic obstacles from the environment or from other robots and locally corrects the ideal planned path. It triggers a re-planning step dynamically if the current path deviates from the planned path or if planner assumptions are violated.
   We have implemented Antlab as a C++ and Python library on top of robots running on ROS, using SMT-based and AI planning-based implementations for task and path planning. We evaluated Antlab both in simulation as well as on a set of TurtleBot robots. We demonstrate that it can provide a scalable and robust infrastructure for declarative multi-robot programming.
C1 [Gavran, Ivan] MPI SWS, Paul Ehrlich Str 26,Room 510, Kaiserslautern, Germany.
   [Majumdar, Rupak] MPI SWS, Paul Ehrlich Str 26,Room 414, Kaiserslautern, Germany.
   [Saha, Indranil] Indian Inst Technol, Room 408, Kanpur 208016, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kanpur
RP Gavran, I (corresponding author), MPI SWS, Paul Ehrlich Str 26,Room 510, Kaiserslautern, Germany.
EM gavran@mpi-sws.org; rupak@mpi-sws.org; isaha@cse.iitk.ac.in
FU ERC Synergy Award "ImPACT"; DAAD scholarship "Research Stays for
   University Academics and Scientists."
FX This research was sponsored in part by the ERC Synergy Award "ImPACT"
   and the DAAD scholarship "Research Stays for University Academics and
   Scientists."
CR [Anonymous], ICRA
   [Anonymous], 2006, P AAAI C ARTIFICIAL
   [Anonymous], CAV
   [Anonymous], IROS
   [Anonymous], J INTELLIGENT ROBOTI
   [Anonymous], 2014, ICRA
   [Anonymous], IROS
   [Anonymous], SLAM GMAPPING PACKAG
   [Anonymous], STAGE SIMULATOR
   [Anonymous], HOTCLOUD
   [Anonymous], ICRA
   [Anonymous], IS KIVA SYSTEMS GOOD
   [Anonymous], IEEE T AUTOMAT CONTR
   [Anonymous], ISRR
   [Anonymous], 2009, IEEE T ROBOTICS
   [Anonymous], ROS NAVIGATION STACK
   [Anonymous], 2008, IEEE SPECTRUM, V45, P27
   [Anonymous], LCTES
   [Anonymous], COLLVOID PACKAGE ROS
   [Anonymous], 2016, ICCPS
   Biere A, 2006, LOG METH COMPUT SCI, V2, DOI 10.2168/LMCS-2(5:5)2006
   Bogue R, 2016, IND ROBOT, V43, P583, DOI 10.1108/IR-07-2016-0194
   Burgard W., 2005, Principles of Robot Motion: Theory, Algorithms, and Implementations
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Desai A, 2017, ACM IEEE INT CONF CY, P239, DOI 10.1145/3055004.3055022
   Ehlers R, 2011, ELECTRON P THEOR COM, P178, DOI 10.4204/EPTCS.54.13
   ELFES A, 1989, COMPUTER, V22, P46, DOI 10.1109/2.30720
   Eyerich P, 2012, SPRINGER TRAC ADV RO, V76, P49
   FIKES RE, 1971, ARTIF INTELL, V2, P189, DOI 10.1016/0004-3702(71)90010-5
   Filiot E, 2011, FORM METHOD SYST DES, V39, P261, DOI 10.1007/s10703-011-0115-3
   Finucane C, 2010, IEEE INT C INT ROBOT, P1988, DOI 10.1109/IROS.2010.5650371
   Ghallab M., 1998, TR98003DCSTR1165 CVC
   Hennes D., 2012, Proceedings of the 11th International Conference on Autonomous Agents and Multiagent Systems, P147
   Hoffmann J, 2003, J ARTIF INTELL RES, V20, P291, DOI 10.1613/jair.1144
   Hung WNN, 2014, IEEE INT CONF ROBOT, P113, DOI 10.1109/ICRA.2014.6906597
   Levesque HJ, 1997, J LOGIC PROGRAM, V31, P59, DOI 10.1016/S0743-1066(96)00121-5
   Quigley M., 2009, ICRA WORKSH OP SOURC, VVolume 3, P5
   Raman V, 2013, IEEE INT CONF ROBOT, P4075, DOI 10.1109/ICRA.2013.6631152
   Russell S., 2009, Artificial intelligence
   Saha I, 2014, IEEE INT C INT ROBOT, P1525, DOI 10.1109/IROS.2014.6942758
   Turpin M., 2013, RSS
   Velagapudi P., 2010, IROS
   Wang Y, 2016, P I C AUTOMAT PLAN S, P536
NR 43
TC 12
Z9 14
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 190
DI 10.1145/3126513
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800073
DA 2024-07-18
ER

PT J
AU Migliore, V
   Seguin, C
   Real, MM
   Lapotre, V
   Tisserand, A
   Fontaine, C
   Gogniat, G
   Tessier, R
AF Migliore, Vincent
   Seguin, Cedric
   Real, Maria Mendez
   Lapotre, Vianney
   Tisserand, Arnaud
   Fontaine, Caroline
   Gogniat, Guy
   Tessier, Russell
TI A High-Speed Accelerator for Homomorphic Encryption using the Karatsuba
   Algorithm
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Homomorphic Encryption; Karatsuba; hardware accelerator; FV
AB Somewhat Homomorphic Encryption (SHE) schemes can be used to carry out operations on ciphered data. In a cloud computing scenario, personal information can be processed secretly, inferring a high level of confidentiality. The principle limitation of SHE is the size of ciphertext compared to the size of the message. This issue can be addressed by using a batching technique that "packs" several messages into one ciphertext. However, this method leads to important drawbacks in standard implementations. This paper presents a fast hardware/software co-design implementation of an encryption procedure using the Karatsuba algorithm. Our hardware accelerator is 1.5 times faster than the state of the art for 1 encryption and 4 times faster for 4 encryptions.
C1 [Migliore, Vincent; Seguin, Cedric; Real, Maria Mendez; Lapotre, Vianney; Tisserand, Arnaud; Fontaine, Caroline; Gogniat, Guy] Univ Bretagne Sud, UMR CNRS 6285, Lab STICC, F-56100 Lorient, France.
   [Tessier, Russell] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA USA.
   [Migliore, Vincent; Seguin, Cedric; Real, Maria Mendez; Lapotre, Vianney; Tisserand, Arnaud; Gogniat, Guy] Univ Bretagne Sud, Rue St Maude, F-56100 Lorient, France.
   [Fontaine, Caroline] Inst Mines Telecom Atlantique, Campus Brest,Technopole Brest Iroise, F-29238 Brest, France.
   [Tessier, Russell] Univ Massachusetts, 134 Marston Hall, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst;
   IMT - Institut Mines-Telecom; IMT Atlantique; University of
   Massachusetts System; University of Massachusetts Amherst
RP Migliore, V (corresponding author), Univ Bretagne Sud, UMR CNRS 6285, Lab STICC, F-56100 Lorient, France.; Migliore, V (corresponding author), Univ Bretagne Sud, Rue St Maude, F-56100 Lorient, France.
EM vincent.migliore@univ-ubs.fr; cedric.seguin@univ-ubs.fr;
   maria.mendez@univ-ubs.fr; vianney.lapotre@univ-ubs.fr;
   arnaud.tisserand@univ-ubs.fr; caroline.fontaine@imt-atlantique.fr;
   guy.gogniat@univ-ubs.fr; tessier@umass.edu
OI Lapotre, Vianney/0000-0002-8091-0703; MENDEZ REAL,
   Maria/0000-0002-9336-9936; GOGNIAT, Guy/0000-0002-9528-5277
FU french Direction Generale de l'Armement (DGA)
FX This study has been partially funded by the french Direction Generale de
   l'Armement (DGA).
CR Aguilar-Melchor C., 2016, MARC OLIVIER
   [Anonymous], P ITCS
   [Anonymous], P EUROCRYPT
   [Anonymous], 2009, FULLY HOMOMORPHIC EN, DOI 10.1145/1536414.1536440
   [Anonymous], ACM T RECONFIGURABLE
   Barrett P., 1986, P CRYPTO
   Brakerski Z., 2012, P CRYPTO
   Brakerski Z., 2014, P ITCS
   Cheon J. H., 2013, P EUROCRYPT
   Fan J., 2012, IACR CRYPTOLOGY EPRI, V2012, P144
   Gamal T. E., 1984, P CRYPTO
   Gentry C., 2013, P CRYPTO
   Karatsuba A., 1962, DOKLADY AKAD NAUK SS
   Khedr A., 2015, IEEE T COMPUTERS, P99
   Lepoint T., 2014, P AFRICACRYPT
   Melchor C. Aguilar, 2010, P CRYPTO
   Migliore V., 2016, IEEE T COMPUTERS
   Pollard J., 1971, MATH COMPUTATION
   Regev O, 2009, J ACM, V56, DOI 10.1145/1568318.1568324
   Sinha Roy S., 2015, P CHES
NR 20
TC 12
Z9 13
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 138
DI 10.1145/3126558
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800021
OA Green Published
DA 2024-07-18
ER

PT J
AU Yan, H
   Jiang, L
   Duan, LD
   Lin, WM
   John, E
AF Yan, Hao
   Jiang, Lei
   Duan, Lide
   Lin, Wei-Ming
   John, Eugene
TI FlowPaP and FlowReR: Improving Energy Efficiency and Performance for
   STT-MRAM-Based Handheld Devices under Read Disturbance
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Handheld devices; STT-MRAM; main memory; read disturbance; flow-based
   applications
AB Handheld devices, such as smartphones and tablets, currently dominate the semiconductor market. The memory access patterns of CPU and IP cores are dramatically different in a handheld device, making the main memory a critical bottleneck of the entire system. As a result, non-volatile memories, such as spin transfer torque magnetoresistive random-access memory (STT-MRAM), are emerging as a replacement for the existing DRAM-based main memory, achieving a wide variety of advantages. However, replacing DRAM with STT-MRAM also results in new design challenges including read disturbance. A simple read-and-restore scheme preserves data integrity under read disturbance, but incurs significant performance and energy overheads. Consequently, by utilizing unique characteristics of mobile applications, we propose FlowPaP, a flow pattern prediction scheme to dynamically predict the write-to-last-read distances for data frames running on a handheld device. FlowPaP identifies and removes unnecessary memory restores originally required for preventing read disturbance, significantly improving energy efficiency and performance for STT-MRAM-based handheld devices. In addition, we propose a flow-based data retention time reduction scheme named FlowReR to further lower energy consumption of STT-MRAM at the expense of reducing its data retention time. FlowReR imposes a second step that marginally trades off the already improved energy efficiency for performance improvements. Experimental results show that, compared to the original read-and-restore scheme, the application of FlowPaP and FlowReR together can simultaneously improve energy efficiency by 34% and performance by 17% for a set of commonly used Android applications.
C1 [Yan, Hao; Duan, Lide; Lin, Wei-Ming; John, Eugene] Univ Texas San Antonio, Dept Elect & Comp Engn, One UTSA Circle, San Antonio, TX 78249 USA.
   [Jiang, Lei] Indiana Univ, Dept Intelligent Syst Engn, Bloomington, IN 47408 USA.
C3 University of Texas System; University of Texas at San Antonio (UTSA);
   Indiana University System; Indiana University Bloomington
RP Yan, H (corresponding author), Univ Texas San Antonio, Dept Elect & Comp Engn, One UTSA Circle, San Antonio, TX 78249 USA.
EM hao.yan@utsa.edu; jiang60@iu.edu; lide.duan@utsa.edu;
   weiming.lin@utsa.edu; eugene.john@utsa.edu
RI Lin, Wei-Ming/ABE-6226-2021
OI John, Eugene/0000-0001-9494-4894
FU National Science Foundation [CCF-1566158]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1566158] Funding Source: National Science Foundation
FX The authors would also like to thank the anonymous reviewers for their
   invaluable comments and helpful suggestions. The work is supported by
   the National Science Foundation under Grant No. CCF-1566158.
CR [Anonymous], HPCA
   [Anonymous], DATE
   [Anonymous], 2002, TR0247 U TEX AUST
   [Anonymous], 2008, DAC
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bosomworth Danyl., 2015, Mobile Marketing Statistics 2015
   Cong J., 2014, DAC
   Guo Qing, 2013, ISCA
   Halupka D., 2010, ISSCC
   Huai Y., 2008, AAPPS B, V18, P6
   Huang Y., 2014, ISPASS
   Jiang L., 2016, IEEE ACM AS S PAC DE
   Jog A., 2012, DAC
   Kang U., 2014, The Memory Forum., V14
   Kultursay E., 2013, ISPASS
   Li Hai, 2011, MAGNETICS IEEE T, V47, P10
   Lin Y.-J., 2010, ICCAD
   Mao Mengjie, 2013, GLSVLSI
   Meza  J., 2012, ICCD
   Mishra AsitK., 2011, ISCA
   Nachiappan Chidambaram Nachiappan, 2014, SIGMETRICS
   Nachiappan N.C., 2015, ISCA
   Nachiappan N. C., 2015, HPCA
   Peters Nadja, 2016, ICCD
   Rasquinha M., 2010, ISLPED
   Raychowdhury A., 2013, NAN ARCH NANOARCH 20
   Raychowdhury A., 2009, IEEE INT EL DEV M IE
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Smullen C. W., 2011, ICCAD
   Stoica P., 2005, SPECTRAL ANAL SIGNAL
   Sun Z., 2011, MICRO
   Sun Z., 2012, ISLPED
   Takemura R., 2010, IMW
   Wang J., 2014, ISLPED
   Wang R., 2015, DAC
   Wei Xu, 2011, IEEE T VERY LARGE SC, V19, P483
   Xu C, 2015, IEEE T MULTI-SCALE C, V1, P195, DOI 10.1109/TMSCS.2015.2509960
   Yedlapalli P., 2014, MICRO
   Zhou P., 2009, ICCAD
NR 39
TC 5
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 132
DI 10.1145/3126532
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800015
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, Y
   Ha, YJ
AF Wang, Yi
   Ha, Yajun
TI A DFA-Resistant and Masked PRESENT with Area Optimization for RFID
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DFA-resistant; side channel attacks; PRESENT cipher; RFID; lightweight
ID BLOCK CIPHER; AES; IMPLEMENTATIONS; PERFORMANCE; SECURITY; DEVICES; DES
AB Radio-Frequency Identification (RFID) tag-based applications are usually resource constrained and security sensitive. However, only about 2,000 gate equivalents in a tag can be budgeted for implementing security components [27]. This requires not only lightweight cryptographic algorithms such as PRESENT (around 1,000 gate equivalents) but also lightweight protections against modern Side Channel Attacks (SCAs). With this budget, the first-order masking and fault detection are two suitable countermeasures to be developed for PRESENT. However, if both countermeasures are applied without any optimization, it will significantly exceed the given area budget. In this work, we optimize area to include both countermeasures to maximize the security for PRESENT within this RFID area budget. The most area-consuming parts of the proposed design are the masked S-boxes and the inverse masked S-boxes. To optimize the area, we have deduced a computational relationship between these two parts, which enables us to reuse the hardware resource of the masked S-boxes to implement the inverse masked S-boxes. The proposed design takes up only 2,376 gates with UMC 65nm CMOS technology. Compared with the unoptimized design, our implementation reduces the overall area by 28.45%. We have tested the effectiveness of the first-order Differential Power Analysis (DPA) and Differential Fault Analysis (DFA) -resistant countermeasures. Experimental results show that we have enhanced the SCA resistance of our PRESENT implementation.
C1 [Wang, Yi] ASTAR, Inst Infocomm Res, Singapore, Singapore.
   [Ha, Yajun] ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China.
C3 Agency for Science Technology & Research (A*STAR); A*STAR - Institute
   for Infocomm Research (I2R); ShanghaiTech University
RP Wang, Y (corresponding author), ASTAR, Inst Infocomm Res, Singapore, Singapore.
EM estelle.ywang@gmail.com; hayj@shanghaitech.edu.cn
RI Ha, Yajun/B-9747-2019; Wang, Yi/AAZ-4590-2020
OI Wang, Yi/0000-0003-2957-4203
CR [Anonymous], 2003, IACR CRYPTOLOGY EPRI
   [Anonymous], LECT NOTES COMPUTER
   Beaulieu Ray., 2013, IACR Cryptology ePrint Archive, V2013, P404
   Blakley G. R., 1979, 1979 International Workshop on Managing Requirements Knowledge (MARK), P313, DOI 10.1109/MARK.1979.8817296
   Bogdanov A, 2007, LECT NOTES COMPUT SC, V4727, P450
   Boneh D., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P37
   Borghoff J, 2012, LECT NOTES COMPUT SC, V7658, P208, DOI 10.1007/978-3-642-34961-4_14
   Boscher A, 2008, FDTC 2008: FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P35, DOI 10.1109/FDTC.2008.12
   Canright D, 2008, LECT NOTES COMPUT SC, V5037, P446, DOI 10.1007/978-3-540-68914-0_27
   Cazorla Mickael, 2013, IACR CRYPTOLOGY EPRI, V2013, P295
   De Cannière C, 2009, LECT NOTES COMPUT SC, V5747, P272
   Feldhofer M, 2004, LECT NOTES COMPUT SC, V3156, P357
   Genelle L, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P51, DOI 10.1109/FDTC.2009.29
   Ghalaty NF, 2015, LECT NOTES COMPUT SC, V9064, P174, DOI 10.1007/978-3-319-21476-4_12
   Giraud C, 2005, LECT NOTES COMPUT SC, V3373, P27
   Golic JD, 2007, IEEE T CIRCUITS-I, V54, P291, DOI 10.1109/TCSI.2006.885974
   Goubin L, 1999, LECT NOTES COMPUT SC, V1717, P158
   Grabher P, 2008, LECT NOTES COMPUT SC, V5154, P331, DOI 10.1007/978-3-540-85053-3_21
   Guo J, 2011, LECT NOTES COMPUT SC, V6917, P326, DOI 10.1007/978-3-642-23951-9_22
   Guo XF, 2015, J CRYPTOGR ENG, V5, P153, DOI 10.1007/s13389-014-0092-8
   Guo XF, 2013, IEEE T COMPUT AID D, V32, P1595, DOI 10.1109/TCAD.2013.2263037
   Guo Xiaofei, 2014, IACR CRYPTOLOGY EPRI, V2014, P497
   Guo X, 2008, LECT NOTES COMPUT SC, V5114, P106, DOI 10.1007/978-3-540-70550-5_12
   Hong D, 2006, LECT NOTES COMPUT SC, V4249, P46, DOI 10.1007/11894063_4
   Isobe Takanori, 2012, Information Security and Privacy. Proceedings 17th Australasian Conference, ACISP 2012, P71, DOI 10.1007/978-3-642-31448-3_6
   Joye M, 2005, LECT NOTES COMPUT SC, V3659, P293
   Juels A, 2005, LECT NOTES COMPUT SC, V3621, P293
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Leander G, 2007, LECT NOTES COMPUT SC, V4547, P159
   Leander G, 2007, LECT NOTES COMPUT SC, V4593, P196
   Li Y, LECT NOTES COMPUTER
   Lim CH, 2006, LECT NOTES COMPUT SC, V3786, P243
   Mace F., 2007, P RFID SECUR RFID SE, P103
   Mangard S, 2005, LECT NOTES COMPUT SC, V3659, P157
   Mangard Stefan, 2007, POWER ANAL ATTACKS R, VI, P1
   Mozaffari-Kermani M, 2011, IEEE T COMPUT, V60, P1327, DOI 10.1109/TC.2011.85
   Mozaffari-Kermani M, 2011, IEEE T VLSI SYST, V19, P85, DOI 10.1109/TVLSI.2009.2031651
   Nikova S, 2006, LECT NOTES COMPUT SC, V4307, P529
   Nikova S, 2011, J CRYPTOL, V24, P292, DOI 10.1007/s00145-010-9085-7
   Örs SB, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P546, DOI 10.1109/ITCC.2004.1286711
   Oswald E, 2005, LECT NOTES COMPUT SC, V3557, P413
   Piret G, 2003, LECT NOTES COMPUT SC, V2779, P77, DOI 10.1007/978-3-540-45238-6_7
   Poschmann A, 2011, J CRYPTOL, V24, P322, DOI 10.1007/s00145-010-9086-6
   Prouff E, 2009, IEEE T COMPUT, V58, P799, DOI 10.1109/TC.2009.15
   Rolfes C, 2008, LECT NOTES COMPUT SC, V5189, P89, DOI 10.1007/978-3-540-85893-5_7
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shibutani K, 2011, LECT NOTES COMPUT SC, V6917, P342, DOI 10.1007/978-3-642-23951-9_23
   Wang Y, 2014, IEEE J EM SEL TOP C, V4, P190, DOI 10.1109/JETCAS.2014.2315877
   Wang Y, 2013, IEEE T CIRCUITS-II, V60, P36, DOI 10.1109/TCSII.2012.2234891
   Wollinger T., 2004, ACM T EMBED COMPUT S, V3, P534, DOI [10.1145/1015047.1015052, DOI 10.1145/1015047.1015052]
   Yang L, 2009, LECT NOTES COMPUT SC, V5888, P379
NR 51
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 102
DI 10.1145/3035543
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000012
DA 2024-07-18
ER

PT J
AU Groza, B
   Murvay, S
   Van Herrewege, A
   Verbauwhede, I
AF Groza, Bogdan
   Murvay, Stefan
   Van Herrewege, Anthony
   Verbauwhede, Ingrid
TI LiBrA-CAN: Lightweight Broadcast Authentication for Controller Area
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Algorithms; Performance; CAN bus; cryptography;
   authentication; broadcast
ID SECURITY
AB Despite realistic concerns, security is still absent from vehicular buses such as the widely used Controller Area Network (CAN). We design an efficient protocol based on efficient symmetric primitives, taking advantage of two innovative procedures: splitting keys between nodes and mixing authentication tags. This results in a higher security level when compromised nodes are in the minority, a realistic assumption for automotive networks. Experiments are performed on state-of-the-art Infineon TriCore controllers, contrasted with low-end Freescale S12X cores, while simulations are provided for the recently released CAN-FD standard. To gain compatibility with existent networks, we also discuss a solution based on CAN+.
C1 [Groza, Bogdan; Murvay, Stefan] Politehn Timisoara, Timisoara, Romania.
   [Van Herrewege, Anthony; Verbauwhede, Ingrid] Katholieke Univ Leuven, ESAT COSIC, Kasteelpk Arenberg 10,Bus 2452, B-3001 Heverlee, Belgium.
   [Van Herrewege, Anthony; Verbauwhede, Ingrid] Katholieke Univ Leuven, IMEC, Kasteelpk Arenberg 10,Bus 2452, B-3001 Heverlee, Belgium.
   [Groza, Bogdan; Murvay, Stefan] Politehn Univ Timisoara, Fac Automat & Comp, Bd V Parvan 2, Timisoara, Romania.
C3 Universitatea Politehnica Timisoara; KU Leuven; KU Leuven; IMEC;
   Universitatea Politehnica Timisoara
RP Groza, B (corresponding author), Politehn Timisoara, Timisoara, Romania.; Groza, B (corresponding author), Politehn Univ Timisoara, Fac Automat & Comp, Bd V Parvan 2, Timisoara, Romania.
EM bogdan.groza@aut.upt.ro; stefan.murvay@gmail.com; anthony@anthonyvh.com;
   ingrid.verbauwhede@esat.kuleuven.be
RI Groza, Bogdan/ABG-8077-2021; Verbauwhede, Ingrid/W-8616-2019; Murvay,
   Pal-Stefan/ABH-1230-2021
OI Groza, Bogdan/0000-0003-3078-3635; Verbauwhede,
   Ingrid/0000-0002-0879-076X; Murvay, Pal-Stefan/0000-0002-0330-4523
FU POSDRU [107/1.5/S/77265]; POSDRU Romania; Research Council KU Leuven:
   GOA TENSE [GOA/11/007]; Flemish Government through FWO [G. 0550.12N];
   Hercules Foundation [AKUL/11/19]; European Commission through the ICT
   program [FP7-ICT-2011-284833 PUFFIN]
FX This work was supported in part by research grant POSDRU
   107/1.5/S/77265, inside POSDRU Romania 2007-2013. It was also supported
   in part by the Research Council KU Leuven: GOA TENSE (GOA/11/007). In
   addition, this work was supported in part by the Flemish Government
   through FWO G. 0550.12N and the Hercules Foundation AKUL/11/19, and by
   the European Commission through the ICT program under contract
   FP7-ICT-2011-284833 PUFFIN.
CR [Anonymous], 2003, 118981 ISO
   [Anonymous], 1991, CAN SPECIFICATION VE
   [Anonymous], 2013, Dependable Systems and Networks Workshop (DSN-W), 2013 43rd Annual IEEE/IFIP Conference on
   [Anonymous], 2012, P 11 INT C CRYPT NET
   [Anonymous], 2012, THESIS
   Bar- El H., 2009, P 9 EMB SEC CARS C E
   Bittl S, 2014, LECT NOTES COMPUT SC, V8435, P113, DOI 10.1007/978-3-319-06644-8_11
   Boneh D, 2001, LECT NOTES COMPUT SC, V2045, P437
   Bruni A, 2014, LECT NOTES COMPUT SC, V8739, P241, DOI 10.1007/978-3-319-10181-1_15
   Canetti R, 1999, IEEE INFOCOM SER, P708, DOI 10.1109/INFCOM.1999.751457
   Cena G, 1999, ELECTRON LETT, V35, P1923, DOI 10.1049/el:19991289
   Chan HW, 2003, P IEEE S SECUR PRIV, P197, DOI 10.1109/SECPRI.2003.1199337
   CHARLAP LS, 1990, DISCRETE MATH, V82, P153, DOI 10.1016/0012-365X(90)90322-9
   Checkoway Stephen., 2011, SEC 11
   Fiat A., 1993, LECT NOTES COMPUTER, P480, DOI DOI 10.1007/3-540-48329-2
   Groza B, 2013, IEEE T IND INFORM, V9, P2034, DOI 10.1109/TII.2013.2239301
   Hartkopp O., 2012, P 10 INT C EMB SEC C
   Herrewege A. V., 2011, P 9 EMB SEC CARS C
   Hoppe T., 2007, P 2 WORKSH EMB SYST
   Hoppe T, 2008, LECT NOTES COMPUT SC, V5219, P235, DOI 10.1007/978-3-540-87698-4_21
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Kurachi R, 2014, P 14 INT EMB SEC CAR, P118
   Leohold, 2004, P KEYN SPEECH 5 IEEE
   Lin CW, 2015, IEEE EMBED SYST LETT, V7, P11, DOI 10.1109/LES.2014.2354011
   Naor M, 1998, LECT NOTES COMPUT SC, V1462, P502, DOI 10.1007/BFb0055750
   Perrig A, 2002, WIREL NETW, V8, P521, DOI 10.1023/A:1016598314198
   Perrig A, 2000, P IEEE S SECUR PRIV, P56, DOI 10.1109/SECPRI.2000.848446
   Robert Bosch GmbH, 2012, CAN FLEX DAT RAT VER
   Roeder T, 2012, J CRYPTOL, V25, P310, DOI 10.1007/s00145-010-9096-4
   Shoup Victor, 2004, Sequences of games: a tool for taming complexity in security proofs
   Szilagyi C., 2010, P 5 WORKSH EMB SYST
   Szilagyi C, 2009, I C DEPEND SYS NETWO, P165, DOI 10.1109/DSN.2009.5270342
   Wang QY, 2014, 2014 INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS (IOT), P13, DOI 10.1109/IOT.2014.7030108
   Wolf M, 2006, EMBEDDED SECURITY IN CARS: SECURING CURRENT AND FUTURE AUTOMOTIVE IT APPLICATIONS, P95, DOI 10.1007/3-540-28428-1_6
   Woo S, 2015, IEEE T INTELL TRANSP, V16, P993, DOI 10.1109/TITS.2014.2351612
   Ziermann T, 2009, DES AUT TEST EUROPE, P1088
NR 36
TC 32
Z9 34
U1 0
U2 21
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 90
DI 10.1145/3056506
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300029
DA 2024-07-18
ER

PT J
AU Ungerer, T
   Bradatsch, C
   Frieb, M
   Kluge, F
   Mische, J
   Stegmeier, A
   Jahr, R
   Gerdes, M
   Zaykov, P
   Matusova, L
   Li, ZJJ
   Petrov, Z
   Böddeker, B
   Kehr, S
   Regler, H
   Hugl, A
   Rochange, C
   Ozaktas, H
   Cassé, H
   Bonenfant, A
   Sainrat, P
   Lay, N
   George, D
   Broster, I
   Quiñones, E
   Panic, M
   Abella, J
   Hernandez, C
   Cazorla, F
   Uhrig, S
   Rohde, M
   Pyka, A
AF Ungerer, Theo
   Bradatsch, Christian
   Frieb, Martin
   Kluge, Florian
   Mische, Joerg
   Stegmeier, Alexander
   Jahr, Ralf
   Gerdes, Mike
   Zaykov, Pavel
   Matusova, Lucie
   Li, Zai Jian Jia
   Petrov, Zlatko
   Boeddeker, Bert
   Kehr, Sebastian
   Regler, Hans
   Hugl, Andreas
   Rochange, Christine
   Ozaktas, Haluk
   Casse, Hugues
   Bonenfant, Armelle
   Sainrat, Pascal
   Lay, Nick
   George, David
   Broster, Ian
   Quinones, Eduardo
   Panic, Milos
   Abella, Jaume
   Hernandez, Carles
   Cazorla, Francisco
   Uhrig, Sascha
   Rohde, Mathias
   Pyka, Arthur
TI Parallelizing Industrial Hard Real-Time Applications for the parMERASA
   Multicore
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hard real-time; timing-predictable multicore; parallelisation;
   timing-analyzable; WCET analysis; real-time system architecture
ID EXECUTION
AB The EC project parMERASA (Multicore Execution of Parallelized Hard Real-Time Applications Supporting Analyzability) investigated timing-analyzable parallel hard real-time applications running on a predictable multicore processor. A pattern-supported parallelization approach was developed to ease sequential to parallel program transformation based on parallel design patterns that are timing analyzable. The parallelization approach was applied to parallelize the following industrial hard real-time programs: 3D path planning and stereo navigation algorithms (Honeywell International s.r.o.), control algorithm for a dynamic compaction machine (BAUER Maschinen GmbH), and a diesel engine management system (DENSO AUTOMOTIVE Deutschland GmbH). This article focuses on the parallelization approach, experiences during parallelization with the applications, and quantitative results reached by simulation, by static WCET analysis with the OTAWA tool, and by measurement-based WCET analysis with the RapiTime tool.
C1 [Ungerer, Theo; Bradatsch, Christian; Frieb, Martin; Kluge, Florian; Mische, Joerg; Stegmeier, Alexander; Jahr, Ralf] Univ Augsburg, Dept Comp Sci, D-86159 Augsburg, Germany.
   [Gerdes, Mike] Univ Augsburg, Augsburg, Germany.
   [Zaykov, Pavel; Matusova, Lucie; Li, Zai Jian Jia] Honeywell Int Sro, Turanka 100, Brno 62700, Czech Republic.
   [Petrov, Zlatko] Honeywell EOOD, Sofia 1000, Bulgaria.
   [Boeddeker, Bert; Kehr, Sebastian] DENSO AUTOMOT Deutschland GmbH, Freisinger Str 21, D-85386 Eching, Germany.
   [Regler, Hans; Hugl, Andreas] BAUER Maschinen GmbH, Bauer Str 1, D-86522 Schrobenhausen, Germany.
   [Rochange, Christine; Ozaktas, Haluk; Casse, Hugues; Bonenfant, Armelle; Sainrat, Pascal] Univ Toulouse 3, Route Narbonne 118, F-31062 Toulouse, France.
   [Lay, Nick; George, David; Broster, Ian] Rapita Syst Ltd, Atlas House,Link Business Pk,Osbaldwick Link Rd, York YO10 3JB, N Yorkshire, England.
   [Quinones, Eduardo; Panic, Milos; Abella, Jaume; Hernandez, Carles; Cazorla, Francisco] Barcelona Supercomp Ctr, Calle Jordi Girona 31, Barcelona 08034, Spain.
   [Uhrig, Sascha; Rohde, Mathias; Pyka, Arthur] Tech Univ Dortmund, August Schmitt Str 4, D-44227 Dortmund, Germany.
   [Gerdes, Mike] Autoliv BV & Co KG, Theodor Heuss Str 2, D-85221 Dachau, Germany.
   [Panic, Milos] Tech Univ Catalunya, Calle Jordi Girona 31, Barcelona 08034, Spain.
   [Cazorla, Francisco] Spanish Natl Res Council, Calle Jordi Girona 31, Barcelona 08034, Spain.
C3 University of Augsburg; University of Augsburg; Honeywell; Honeywell;
   DENSO; Universite de Toulouse; Universite Toulouse III - Paul Sabatier;
   Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Dortmund University of Technology; Autoliv; Universitat
   Politecnica de Catalunya; Consejo Superior de Investigaciones
   Cientificas (CSIC)
RP Ungerer, T (corresponding author), Univ Augsburg, Dept Comp Sci, D-86159 Augsburg, Germany.
EM ungerer@informatik.uni-augsburg.de;
   bradatsch@informatik.uni-augsburg.de; frieb@informatik.uni-augsburg.de;
   kluge@informatik.uni-augsburg.de; mische@informatik.uni-augsburg.de;
   stegmeier@informatik.uni-augsburg.de; jahr@informatik.uni-augsburg.de;
   mike.gerdes@autoliv.com; pavel.zaykov@honeywell.com;
   lucie.matusova@honeywell.com; j.li@honeywell.com;
   Zlatko.Petrov@Honeywell.com; b.boeddeker@denso-auto.de;
   s.kehr@denso-auto.de; Hans.Regler@bauer.de; Andreas.Hugl@bauer.de;
   rochange@irit.fr; haluk.ozaktas@irit.fr; casse@irit.fr;
   bonenfant@irit.fr; nick.lay@rapitasystems.com;
   dgeorge@rapitasystems.com; ianb@rapitasystems.com;
   eduardo.quinones@bsc.es; milos.panic@bsc.es; jaume.abella@bsc.es;
   carlez.hernandez@bsc.es; francisco.cazorla@bsc.es;
   sascha.uhrig@tu-dortmund.de; rohde@tu-dortmund.de; pyka@tu-dortmund.de
RI Pyka, Andreas/IST-6329-2023; Cazorla, Francisco J/D-7261-2016; Quiñones,
   Eduardo/C-4697-2016; Hernandez, Carles/AAB-1614-2020; Abella,
   Jaume/B-7422-2016
OI Hernandez, Carles/0000-0001-5393-3195; Panic, Milos/0000-0003-0331-1114;
   Abella, Jaume/0000-0001-7951-4028
FU European Union Seventh Framework Programme (parMERASA) [287519]
FX The research leading to these results has received funding from the
   European Union Seventh Framework Programme under grant agreement no.
   287519 (parMERASA).
CR ARINC Inc, 2012, ARINC SPEC 653 AV 4
   ARINC Inc, 2012, ARINC SPEC 653 AV 1
   Ballabriga C, 2010, LECT NOTES COMPUT SC, V6399, P35, DOI 10.1007/978-3-642-16256-5_6
   Bjerregaard T, 2005, INT SYMP ASYNCHRON C, P34, DOI 10.1109/ASYNC.2005.7
   Bradatsch C., 2013, 201302 U AUGSB
   Bradatsch Christian, 2013, 11 IEEE IFIP INT C E
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Cole Bernard, 2015, EETIMES
   Colin A, 2001, EUROMICRO, P37
   Falk H, 2010, REAL-TIME SYST, V46, P251, DOI 10.1007/s11241-010-9101-x
   Foster I, 1995, DESIGNING BUILDING P
   Fraboulet A, 2004, LECT NOTES COMPUT SC, V3133, P453
   Gerdes M., 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P91, DOI 10.1109/SIES.2011.5953688
   Gerdes M., 2013, 201311 U AUGSB
   Gerdes M, 2012, DES AUT TEST EUROPE, P671
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Heckmann R., 2004, 18 INT PARALLEL DIST, P26
   Infineon Technologies AG, 2008, TRICORE 1 ARCH, V1
   ISO, 2011, 2626262011E ISO
   Jahr R., 2014, 201405 U AUGSB
   Jahr R., 2014, EMB REAL TIM COMP SY, P1, DOI [10.1109/RTCSA.2014.6910546, DOI 10.1109/RTCSA.2014.6910546]
   Jahr Ralf., 2014, Tagungsband des Dagstuhl-Workshops, P63
   Jahr Ralf., 2013, Modellbasierte Entwicklung eingebetteter Systeme (MBEES), P50
   Jahr Ralf., 2013, Proceedings of the Workshop on Programming Models and Applications for Multicores and Manycores, PMAM, P53, DOI DOI 10.1145/2442992.2442998
   Lickly B., 2008, COMPILERS ARCHITECTU, P137
   Liu Isaac, 2012, INT C COMP DES ICCD
   Lukas R.G., 1995, FHWASA95037, P1
   MATTSON T. G., 2004, Patterns for parallel programming
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Miro-Panades Ivan, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P139, DOI 10.1109/NOCS.2008.4492733
   Mische J, 2010, LECT NOTES COMPUT SC, V5974, P2, DOI 10.1007/978-3-642-11950-7_2
   Mische Jorg, 2014, 22 INT C REAL TIM NE
   Ozaktas Haluk, 2013, OASICS OPENACCESS SE, V30
   Panic Milos, 2014, 12 INT C HARDW SOFTW
   Panic Milos, 2014, ACM INT C EMB SOFTW
   Paolieri M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435260
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   Pyka A., 2015, 3 WORKSH HIGH PERF R
   Pyka A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P107, DOI 10.1109/SAMOS.2014.6893201
   Pyka A, 2014, CONCURR COMP-PRACT E, V26, P1342, DOI 10.1002/cpe.3172
   Pyka Arthur, 2013, 3 WORKSH HIGH PERF R
   Rochange C., 2010, 10 INT C WORST CAS E, V15, P90, DOI [10.4230/OASIcs.WCET.2010.90, DOI 10.4230/OASICS.WCET.2010.90]
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl Martin, 2011, WORKSH BRING THEOR P
   Schoeberl Martin, 2015, J SYSTEMS ARCHITECTU
   Schranzhofer A, 2010, DES AUT CON, P332
   Stefan RA, 2014, IEEE T COMPUT, V63, P583, DOI 10.1109/TC.2012.117
   Stegmeier A., 2015, 3 WORKSH HIGH PERF R
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Ungerer T, 2003, ACM COMPUT SURV, V35, P29, DOI 10.1145/641865.641867
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
NR 53
TC 11
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 53
DI 10.1145/2910589
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700014
DA 2024-07-18
ER

PT J
AU Catania, V
   Araldo, A
   Patti, D
AF Catania, Vincenzo
   Araldo, Andrea
   Patti, Davide
TI Parameter Space Representation of Pareto Front to Explore
   Hardware-Software Dependencies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Design space exploration;
   multiobjective optimization; genetic algorithms
ID OPTIMIZATION
AB Embedded systems design requires conflicting objectives to be optimized with an appropriate choice of hardware-software parameters. A simulation campaign can guide the design in finding the best trade-offs, but due to the big number of possible configurations, it is often unfeasible to simulate them all. For these reasons, design space exploration algorithms aim at finding near-optimal system configurations by simulating only a subset of them.
   In this work, we present PS, a new multiobjective optimization algorithm, and evaluate it in the context of the embedded system design. The basic idea is to recognize interesting regions that is, regions of the configuration space that provide better configurations with respect to other ones. PS evaluates more configurations in the interesting regions while less thoroughly exploring the rest of the configuration space. After a detailed formal description of the algorithm and the underlying concepts, we show a case study involving the hardware/software exploration of a VLIW architecture. Qualitative and quantitative comparisons of PS against a well-known multiobjective genetic approach demonstrate that while not outperforming it in terms of Pareto dominance, the proposed approach can balance the uniformity and granularity qualities of the solutions found, obtaining more extended Pareto fronts that provide a wider view of the potentiality of the designed device. Therefore, PS represents a further valid choice for the designer when objective constrains allow it.
C1 [Catania, Vincenzo; Patti, Davide] Univ Catania, DIEEI, I-95125 Catania, Italy.
   [Araldo, Andrea] Univ Paris 11, F-91190 Gif Sur Yvette, France.
   [Araldo, Andrea] Telecom ParisTech, F-91190 Gif Sur Yvette, France.
C3 University of Catania; Universite Paris Saclay; IMT - Institut
   Mines-Telecom; Institut Polytechnique de Paris; Telecom Paris
RP Catania, V (corresponding author), Univ Catania, DIEEI, I-95125 Catania, Italy.
EM vcatania@diit.unict.it; araldo@lri.fr; davide.patti@dieei.unict.it
RI Patti, Davide/AAT-2883-2020
OI Patti, Davide/0000-0003-0874-7793; Araldo, Andrea/0000-0002-5448-6646
CR Abraham Santosh G., 2000, HPL200098
   [Anonymous], 1896, Cours D'Economie Politique
   Ascia G, 2005, ASIA S PACIF DES AUT, P940, DOI 10.1145/1120725.1120762
   Ascia G, 2011, APPL SOFT COMPUT, V11, P382, DOI 10.1016/j.asoc.2009.11.029
   Ascia Giuseppe, 2002, P INT WORKSH SYST ON, P71
   Cantu-Paz E., 1992, Calc. Paralleles, V10, P141
   Catania V, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1400112.1400116
   Catania Vincenzo, 2014, COMPLETE RESULTS PAR
   COELLO CAC, 2002, EVOLUTIONARY ALGORIT, V5
   Crepinsek M, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480752
   Dellnitz M, 2005, J OPTIMIZ THEORY APP, V124, P113, DOI 10.1007/s10957-004-6468-7
   Dellnitz M, 2009, INT J COMPUT SCI MAT, V2, P243, DOI 10.1504/IJCSM.2009.027876
   Eiben A. E., 1998, Fundamenta Informaticae, V35, P35
   Fornaciari W, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P260, DOI 10.1109/HSC.2001.924686
   Givargis T, 2002, IEEE T VLSI SYST, V10, P416, DOI 10.1109/TVLSI.2002.807764
   Kahneman D., 1973, Attention and effort
   KATHAIL V, 2000, HPL9380 COMP ARCH RE
   KNOWLES J, 2006, 214 ETH ZUR COMP ENG
   Mahajan Anjali R., 2014, INT J ADV RES COMPUT, V4, P1387
   Patti D, 2014, ADV INTELL SYST, V285, P203, DOI 10.1007/978-3-319-06740-7_18
   SPERLING G, 1995, PSYCHOL REV, V102, P503, DOI 10.1037/0033-295X.102.3.503
   Trimaran, 2010, INFR RES INSTR LEV P
   Weise T, 2012, J COMPUT SCI TECH-CH, V27, P907, DOI 10.1007/s11390-012-1274-4
   WSTS, 2013, WORLD SEM TRAD STAT
   Zitzler E, 2003, IEEE T EVOLUT COMPUT, V7, P117, DOI 10.1109/TEVC.2003.810758
   Zitzler E., 2001, Evolutionary Methods for Design Optimization and Control with Applications to Industrial Problems, P95100, DOI DOI 10.1007/978-3-540-30217-9_75
   Zitzler E, 2000, EVOL COMPUT, V8, P173, DOI 10.1162/106365600568202
NR 27
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 77
DI 10.1145/2764457
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600017
OA Bronze
DA 2024-07-18
ER

PT J
AU Siirtola, A
   Heljanko, K
AF Siirtola, Antti
   Heljanko, Keijo
TI Parametrised Modal Interface Automata
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Formal verification; parameterized systems; interface theories; modal
   interface automata; compatibility; refinement; decidability
ID VERIFICATION
AB Interface theories (ITs) enable us to analyse the compatibility interfaces and refine them while preserving their compatibility. However, most ITs are for finite state interfaces, whereas computing systems are often parametrised involving components, the number of which cannot be fixed. We present, to our knowledge, the first IT that allows us to specify a parametric number of interfaces. Moreover, we provide a fully algorithmic procedure, implemented in a tool, for checking the compatibility of and refinement between parametrised interfaces. Finally, we show that the restrictions of the technique are necessary; removing any of them renders the refinement checking problem undecidable.
C1 [Siirtola, Antti] Univ Oulu, SF-90100 Oulu, Finland.
   [Heljanko, Keijo] Aalto Univ, FI-00076 Aalto, Finland.
C3 University of Oulu; Aalto University
RP Siirtola, A (corresponding author), Univ Oulu, Dept Informat Proc Sci, POB 3000, FI-90014 Oulu, Finland.
EM antti.siirtola@oulu.fi; keijo.heljanko@aalto.fi
RI Heljanko, Keijo/C-7603-2011
OI Heljanko, Keijo/0000-0002-4547-2701; Siirtola, Antti/0000-0001-9118-5087
FU SARANA project in SAFIR program; Academy of Finland [139402, 277522];
   Academy of Finland (AKA) [277522, 139402] Funding Source: Academy of
   Finland (AKA)
FX We thankfully acknowledge the funding from the SARANA project in the
   SAFIR 2014 program and the Academy of Finland projects 139402 and
   277522.
CR Aarts F, 2010, LECT NOTES COMPUT SC, V6269, P71, DOI 10.1007/978-3-642-15375-4_6
   [Anonymous], 1987, PODC
   APT KR, 1986, INFORM PROCESS LETT, V22, P307, DOI 10.1016/0020-0190(86)90071-2
   Bauer SS, 2010, LECT NOTES COMPUT SC, V6015, P175, DOI 10.1007/978-3-642-12002-2_15
   Bouajjani A, 2008, FORM METHOD SYST DES, V32, P129, DOI 10.1007/s10703-008-0048-7
   Bovet J, 2008, SOFTWARE PRACT EXPER, V38, P1305, DOI 10.1002/spe.872
   Bujtor F, 2014, LECT NOTES COMPUT SC, V8327, P162, DOI 10.1007/978-3-319-04298-5_15
   Creese Sadie J., 2001, THESIS
   DAVID A, 2010, P 13 ACM INT C HYBR, P91
   de Alfaro L, 2005, NATO SCI SER II-MATH, V195, P83
   Doyen L., 2008, Proc. ACM IEEE Int. Conf. Embedded Software, P79, DOI DOI 10.1145/1450058.1450070
   Emerson EA, 2004, LECT NOTES COMPUT SC, V3210, P325
   Ghilardi S, 2010, LOG METH COMPUT SCI, V6, DOI 10.2168/LMCS-6(4:10)2010
   Kaiser A, 2010, LECT NOTES COMPUT SC, V6174, P645
   KURSHAN RP, 1995, INFORM COMPUT, V117, P1, DOI 10.1006/inco.1995.1024
   L_uttgen G., 2013, LOGICAL METHODS COMP, V9, P265
   Lüttgen G, 2015, ACTA INFORM, V52, P305, DOI 10.1007/s00236-014-0211-0
   McKay BD, 2014, J SYMB COMPUT, V60, P94, DOI 10.1016/j.jsc.2013.09.003
   Papadimitriou Christos M., 1994, COMPUTATIONAL COMPLE
   Raclet JB, 2011, FUND INFORM, V108, P119, DOI 10.3233/FI-2011-416
   Roscoe AW, 2010, TEXTS COMPUT SCI, P3, DOI 10.1007/978-1-84882-258-0_1
   Siirtola Antti, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P176, DOI 10.1109/ACSD.2014.26
   Siirtola Antti, 2010, 2010 Tenth International Conference on Application of Concurrency to System Design (ACSD 2010), P105, DOI 10.1109/ACSD.2010.16
   Siirtola A, 2013, INT CONF APPL CONCUR, P60, DOI 10.1109/ACSD.2013.9
   Siirtola A, 2009, LECT NOTES COMPUT SC, V5885, P561, DOI 10.1007/978-3-642-10373-5_29
   Siirtola Antti, 2014, LECT NOTES COMPUTER, V8413, P599
   Siirtola Antti, 2010, THESIS
   VALMARI A, 1991, PROTOCOL SPECIFICATION, TESTING, AND VERIFICATION, XI, P3
   van der Bijl M, 2004, LECT NOTES COMPUT SC, V2931, P86
   Yang Q., 2010, Software Engineering, 2010 ACM/IEEE 32nd International Conference on, V1, P345, DOI DOI 10.1145/1806799.1806851
NR 30
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 65
DI 10.1145/2776892
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600005
DA 2024-07-18
ER

PT J
AU Cooke, P
   Hao, L
   Stitt, G
AF Cooke, Patrick
   Hao, Lu
   Stitt, Greg
TI Finite-State-Machine Overlay Architectures for Fast FPGA Compilation and
   Application Portability
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; FPGA; overlays; virtual architecture; intermediate
   fabrics
ID ASSIGNMENT; IMPLEMENTATION; DESIGN
AB Despite significant advantages, wider usage of field-programmable gate arrays (FPGAs) has been limited by lengthy compilation and a lack of portability. Virtual-architecture overlays have partially addressed these problems, but previous work focuses mainly on heavily pipelined applications with minimal control requirements. We expand previous work by enabling more flexible control via overlay architectures for finite-state machines. Although not appropriate for control-intensive circuits, the presented architectures reduced compilation times of control changes in a convolution case study from 7 hours to less than 1 second, with no performance overhead and an area overhead of 0.2%.
C1 [Cooke, Patrick; Hao, Lu; Stitt, Greg] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Cooke, P (corresponding author), Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
FU National Science Foundation [CNS-0914474, CNS-1149285]; I/UCRC Program
   of the National Science Foundation [EEC-0642422, IIP-1161022]
FX This work was supported in part by the National Science Foundation
   grants CNS-0914474, CNS-1149285, and the I/UCRC Program of the National
   Science Foundation under Grant No. EEC-0642422 and IIP-1161022.
CR Altera, 2008, INCR PROD QUART 2 IN
   Asano S, 2009, I C FIELD PROG LOGIC, P126, DOI 10.1109/FPL.2009.5272532
   Baker ZK, 2007, ANN IEEE SYM FIELD P, P207, DOI 10.1109/FCCM.2007.43
   BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   Brant A, 2012, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2012.25
   Chow S.-H., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P315, DOI 10.1145/234860.234862
   Coole J., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P13
   Coole J., 2013, IEEE MICRO, V99, P1
   Cope B, 2005, FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P111, DOI 10.1109/FPT.2005.1568533
   Culjak I., 2012, 2012 35th International Convention on Information and Communication Technology, Electronics and Microelectronics, P1725
   DEMICHELI G, 1985, IEEE T COMPUT AID D, V4, P269, DOI 10.1109/TCAD.1985.1270123
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   Frigo M, 2005, P IEEE, V93, P216, DOI 10.1109/JPROC.2004.840301
   Garcia-Vargas I, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, P2342, DOI 10.1109/ISIE.2007.4374972
   Guo Zhi., 2004, P 2004 ACMSIGDA 12 I, P162, DOI DOI 10.1145/968280.968304
   Kam T., 2012, SYNTHESIS FINITE STA
   Kapre N, 2006, ANN IEEE SYM FIELD P, P205
   Kuusilinna K, 2001, IEE P-COMPUT DIG T, V148, P23, DOI 10.1049/ip-cdt:20010210
   Landy A, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P111
   Liu M, 2009, I C FIELD PROG LOGIC, P498, DOI 10.1109/FPL.2009.5272463
   Lysecky Roman., 2005, P 2005 ACMSIGDA 13 I, P271
   McElvain K., 1993, DISTRIBUTED PART MCN, V93
   McGettrick S, 2011, LECT NOTES COMPUT SC, V6578, P375, DOI 10.1007/978-3-642-19475-7_39
   Monteiro JC, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P758, DOI 10.1109/DAC.1998.724573
   National Instruments, 2012, TECHNICAL REPORT
   Podlozhnyuk Victor., 2007, FFT BASED 2D CONVOLU
   Pruteanu C., 2000, KISS VERILOG FSM CON
   Shukla S., INT S PARALLEL DISTR, DOI DOI 10.1109/IPDPS.2007.370382
   Sklyarov V, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P222, DOI 10.1109/DSD.2003.1231930
   Sklyarov V, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P127
   Sklyarov V, 2002, J SYST ARCHITECT, V47, P1043, DOI 10.1016/S1383-7621(02)00067-X
   Sklyarov V, 1999, IEEE T VLSI SYST, V7, P222, DOI 10.1109/92.766749
   VILLA T, 1990, IEEE T COMPUT AID D, V9, P905, DOI 10.1109/43.59068
   Yan A, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P162, DOI 10.1109/FPT.2003.1275744
   Yang W. L., 1994, Proceedings. Fourth Great Lakes Symposium on VLSI. Design Automation of High Performance VLSI Systems GLSV '94 (Cat. No.94TH0603-1), P97, DOI 10.1109/GLSV.1994.289988
   Yevtushenko N, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P62, DOI 10.1109/DSD.2003.1231901
NR 36
TC 6
Z9 10
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 54
DI 10.1145/2700082
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800016
DA 2024-07-18
ER

PT J
AU von Maurich, I
   Oder, T
   Güneysu, T
AF von Maurich, Ingo
   Oder, Tobias
   Gueneysu, Tim
TI Implementing QC-MDPC McEliece Encryption
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Security; McEliece; code-based cryptography;
   MDPC codes; implementation; FPGA; microcontroller; software
ID CRYPTOSYSTEM; ARCHITECTURE; ALGORITHMS; PROCESSOR; MAXIMIZE; ECC
AB With respect to performance, asymmetric code-based cryptography based on binary Goppa codes has been reported as a highly interesting alternative to RSA and ECC. A major drawback is still the large keys in the range between 50 and 100KB that prevented real-world applications of code-based cryptosystems so far. A recent proposal by Misoczki et al. showed that quasi-cyclic moderate-density parity-check (QC-MDPC) codes can be used in McEliece encryption, reducing the public key to just 0.6KB to achieve an 80-bit security level. In this article, we provide optimized decoding techniques for MDPC codes and survey several efficient implementations of the QC-MDPC McEliece cryptosystem. This includes high-speed and lightweight architectures for reconfigurable hardware, efficient coding styles for ARM's Cortex-M4 microcontroller, and novel high-performance software implementations that fully employ vector instructions. Finally, we conclude that McEliece encryption in combination with QC-MDPC codes not only enables high-performance implementations but also allows for lightweight designs on a wide range of different platforms.
C1 [von Maurich, Ingo; Oder, Tobias; Gueneysu, Tim] Ruhr Univ Bochum, Bochum, Germany.
C3 Ruhr University Bochum
RP von Maurich, I (corresponding author), Ruhr Univ Bochum, Bochum, Germany.
EM ingo.vonmaurich@rub.de; tobias.oder@rub.de; tim.gueneysu@rub.de
RI Güneysu, Tim/AAF-9041-2020
OI Güneysu, Tim/0000-0002-3293-4989
FU European Union [645622]; German Research Foundation (DFG)
FX This work was partially funded by the European Union H2020 PQCrypto
   project (grant no. 645622) and the German Research Foundation (DFG). We
   would like to thank Manuel Bluhm and Stefan Heyse for their support on
   this work.
CR [Anonymous], 2014210 CRYPT EPRINT
   [Anonymous], 2013, LNCS
   [Anonymous], 2014, DIG RAND NUMB GEN DR
   [Anonymous], 2014, 2014 DES AUT TEST EU
   [Anonymous], 2013866 CRYPT EPRINT
   [Anonymous], 2012, CHES
   [Anonymous], 1978, DSN Prog. Rep
   [Anonymous], 2010 2 INT C COMP EN
   [Anonymous], 2012409 CRYPT EPRINT
   Baldi M, 2008, LECT NOTES COMPUT SC, V5229, P246, DOI 10.1007/978-3-540-85855-3_17
   Baldi M, 2007, IEEE ICC, P951, DOI 10.1109/ICC.2007.161
   Baldi M, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7, P2591, DOI 10.1109/ISIT.2007.4557609
   Baldi M, 2006, 2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, P305, DOI 10.1109/CCE.2006.350824
   Becker A, 2012, LECT NOTES COMPUT SC, V7237, P520, DOI 10.1007/978-3-642-29011-4_31
   Berger TP, 2009, LECT NOTES COMPUT SC, V5580, P77, DOI 10.1007/978-3-642-02384-2_6
   BERLEKAMP ER, 1978, IEEE T INFORM THEORY, V24, P384, DOI 10.1109/TIT.1978.1055873
   Bernstein DJ, 2013, LECT NOTES COMPUT SC, V8086, P250, DOI 10.1007/978-3-642-40349-1_15
   Biasi FP, 2014, J CRYPTOGR ENG, V4, P123, DOI 10.1007/s13389-014-0070-1
   Biswas B, 2008, LECT NOTES COMPUT SC, V5299, P47, DOI 10.1007/978-3-540-88403-3_4
   Cary Huffman., 2003, Fundamentals of Error-Correcting Codes
   Cayrel PL, 2012, LECT NOTES COMPUT SC, V7293, P138, DOI 10.1007/978-3-642-30057-8_9
   Dimitrov VS, 2006, LECT NOTES COMPUT SC, V4249, P445
   Eisenbarth T, 2009, LECT NOTES COMPUT SC, V5747, P49
   Faugère JC, 2010, LECT NOTES COMPUT SC, V6110, P279
   Faugere Jean-Charles, 2014, 2014353 CRYPT EPRINT
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Ghosh S, 2012, IEEE INT CONF ASAP, P102, DOI 10.1109/ASAP.2012.16
   Güneysu T, 2008, LECT NOTES COMPUT SC, V5154, P62, DOI 10.1007/978-3-540-85053-3_5
   Helion, 2010, MOD EXP COR FAM XIL
   Heyse S, 2013, LECT NOTES COMPUT SC, V8086, P273, DOI 10.1007/978-3-642-40349-1_16
   Heyse S, 2012, LECT NOTES COMPUT SC, V7428, P340, DOI 10.1007/978-3-642-33027-8_20
   Heyse S, 2011, LECT NOTES COMPUT SC, V7071, P143, DOI 10.1007/978-3-642-25405-5_10
   Kamal Abdel Alim, 2009, 2009 21st International Conference on Microelectronics (ICM 2009), P209, DOI 10.1109/ICM.2009.5418649
   Kobara K, 2001, LECT NOTES COMPUT SC, V1992, P19
   Liu Z, 2014, LECT NOTES COMPUT SC, V8479, P361, DOI 10.1007/978-3-319-07536-5_22
   Liu Zhe, 2010, P WORKSH SEC INT THI
   Misoczki R, 2013, IEEE INT SYMP INFO, P2069, DOI 10.1109/ISIT.2013.6620590
   Misoczki R, 2009, LECT NOTES COMPUT SC, V5867, P376, DOI 10.1007/978-3-642-05445-7_24
   Monico C, 2000, 2000 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, P215, DOI 10.1109/ISIT.2000.866513
   Mosca M., 2014, LNCS, V8772
   NIEDERREITER H, 1986, PROBL CONTROL INFORM, V15, P159
   Nojima R, 2008, DESIGN CODE CRYPTOGR, V49, P289, DOI 10.1007/s10623-008-9175-9
   Otmani A, 2010, MATH COMPUT SCI, V3, P129, DOI 10.1007/s11786-009-0015-8
   Perlner R, 2014, LECT NOTES COMPUT SC, V8772, P220, DOI 10.1007/978-3-319-11659-4_13
   Pöppelmann T, 2014, LECT NOTES COMPUT SC, V8282, P68, DOI 10.1007/978-3-662-43414-7_4
   Pöppelmann T, 2014, IEEE INT SYMP CIRC S, P2796, DOI 10.1109/ISCAS.2014.6865754
   Rebeiro C, 2012, LECT NOTES COMPUT SC, V7428, P494, DOI 10.1007/978-3-642-33027-8_29
   Roy S. S., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P553, DOI 10.1109/DSD.2012.10
   Sendrier N, 2011, LECT NOTES COMPUT SC, V7071, P51, DOI 10.1007/978-3-642-25405-5_4
   Shor PW, 1997, SIAM J COMPUT, V26, P1484, DOI 10.1137/S0036144598347011
   Shoufan A, 2010, IEEE T COMPUT, V59, P1533, DOI 10.1109/TC.2010.115
   Shoufan A, 2009, IEEE INT CONF ASAP, P98, DOI 10.1109/ASAP.2009.29
   Suzuki D, 2007, LECT NOTES COMPUT SC, V4727, P272
   Suzuki D, 2011, IEICE T FUND ELECTR, VE94A, P211, DOI 10.1587/transfun.E94.A.211
   von Maurich I, 2014, LECT NOTES COMPUT SC, V8772, P266, DOI 10.1007/978-3-319-11659-4_16
NR 55
TC 23
Z9 23
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 44
DI 10.1145/2700102
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800006
DA 2024-07-18
ER

PT J
AU Clemente, JA
   Resano, J
   Mozos, D
AF Antonio Clemente, Juan
   Resano, Javier
   Mozos, Daniel
TI An Approach to Manage Reconfigurations and Reduce Area Cost in Hard
   Real-Time Reconfigurable Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Reconfigurable architectures; FPGAs;
   real-time task scheduling; embedded systems design
ID PLACEMENT
AB This article presents a methodology for building real-time reconfigurable systems that ensures that all the temporal constraints of a set of applications are met while optimizing the utilization of the available reconfigurable resources. Starting from a static platform that meets all the real-time deadlines, our approach takes advantage of runtime reconfiguration in order to reduce the area needed while guaranteeing that all the deadlines are still met. This goal is achieved by identifying which tasks must be always ready for execution in order to meet the deadlines and by means of a methodology that also allows reducing the area requirements.
C1 [Antonio Clemente, Juan; Mozos, Daniel] Univ Complutense Madrid, Dept Arquitectura Comp & Automat, E-28040 Madrid, Spain.
   [Resano, Javier] Univ Zaragoza, Dept Comp Engn, Zaragoza 50015, Spain.
C3 Complutense University of Madrid; University of Zaragoza
RP Clemente, JA (corresponding author), Univ Complutense Madrid, Dept Arquitectura Comp & Automat, E-28040 Madrid, Spain.
EM ja.clemente@fdi.ucm.es
RI Clemente, Juan Antonio/G-5853-2019; Mozos, Daniel/I-2822-2019; mozos,
   daniel/K-1867-2017; Resano Ezcaray, Jesus Javier/F-3343-2016
OI Clemente, Juan Antonio/0000-0002-7855-1051; Resano Ezcaray, Jesus
   Javier/0000-0002-7532-2720
FU Spanish Ministry of Education, Culture and Sports [TIN2009-09806,
   AYA2009-13300, Consolider CSD2007-00050]; Spanish Government and
   European ERDF [TIN2010-21291-C02-01]; Autonomous Aragon Government and
   European ESF [gaZ: T48]; HiPEAC [HiPEAC-3, FP7/ICT 287759]
FX This work was supported by the Spanish Ministry of Education, Culture
   and Sports under grants TIN2009-09806, AYA2009-13300, and Consolider
   CSD2007-00050; by the Spanish Government and European ERDF under grant
   TIN2010-21291-C02-01; by the Autonomous Aragon Government and European
   ESF under grant gaZ: T48 research group; and by HiPEAC under grant
   HiPEAC-3, FP7/ICT 287759.
CR Altera, 2011, STRAT V FPGAS BUILT
   Altera, 2011, QUART 2 WEB ED
   Altera, 2011, NIOS 2 PROC WORLDS M
   [Anonymous], 1999, CoreConnect bus architecture
   [Anonymous], PART REC US GUID UG7
   [Anonymous], 2012, VIRT 5 FPGA US GUID
   Clemente JA, 2010, MICROPROCESS MICROSY, V34, P73, DOI 10.1016/j.micpro.2009.12.003
   Banerjee S, 2009, IEEE T VLSI SYST, V17, P234, DOI 10.1109/TVLSI.2008.2003490
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Chang C, 2005, IEEE DES TEST COMPUT, V22, P114, DOI 10.1109/MDT.2005.30
   Cordone R, 2009, IEEE T COMPUT AID D, V28, P662, DOI 10.1109/TCAD.2009.2015739
   Danne K., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P568
   Danne K., 2006, Proceedings of the International Conference on Field Programmable Logic and Applications FPL, P1
   Dittmann F, 2007, DES AUT TEST EUROPE, P123
   Fazlali M, 2010, J SYST ARCHITECT, V56, P623, DOI 10.1016/j.sysarc.2010.07.016
   GHIASI S, 2004, ACM T EMBED COMPUT S, V3, P237
   Gohringer D., 2011, INT J RECONFIG COMPU
   Hauck S., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P65, DOI 10.1145/275107.275121
   KAVI KM, 1986, IEEE T COMPUT, V35, P940, DOI 10.1109/TC.1986.1676696
   Kooti H, 2010, DES AUT TEST EUROPE, P232
   Liibbers E, 2007, I C FIELD PROG LOGIC, P441, DOI 10.1109/FPL.2007.4380686
   Nahapetian A, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596532.1596537
   Noguera J, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P205, DOI 10.1109/CODES.2002.1003626
   Noguera J., 2004, Trans. Embed. Comput. Syst, V3, P385, DOI [10.1145/993396.993404, DOI 10.1145/993396.993404]
   OpenCores, 2011, OP COR NEWSL
   Pan ZX, 2008, IEEE T VLSI SYST, V16, P1465, DOI 10.1109/TVLSI.2008.2000974
   Sim JE, 2009, ANN IEEE SYM FIELD P, P279, DOI 10.1109/FCCM.2009.49
   So HKH, 2008, ANN IEEE SYM FIELD P, P285, DOI 10.1109/FCCM.2008.7
   So HKH, 2008, I C FIELD PROG LOGIC, P566
   SPRUNT B, 1990, THESIS CARNEGIE MELL
   Steiger C, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P224, DOI 10.1109/REAL.2003.1253269
   *XIL, 2009, PLANAHEAD US GUID UG
   Xilinx, 2005, LOC MEM BUS LAB V1 0
   Xilinx, 2010, EDK
   Xilinx, 2012, MICROBLAZE PROC REF
   Xilinx, 2012, VIR 6 FAM OV DS150 V
   Zhiyuan Li, 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P187
NR 37
TC 12
Z9 12
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 90
DI 10.1145/2560037
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200017
DA 2024-07-18
ER

PT J
AU Foglia, P
   Solinas, M
AF Foglia, Pierfrancesco
   Solinas, Marco
TI Exploiting Replication to Improve Performances of NUCA-Based CMP Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Multicore; cache memory; NUCA; block replication
ID WIRE-DELAY; DESIGN; ALTERNATIVES; ARCHITECTURE; CACHES; POWER
AB Improvements in semiconductor nanotechnology made chip multiprocessors the reference architecture for high-performance microprocessors. CMPs usually adopt large Last-Level Caches (LLC) shared among cores and private L1 caches, whose performances depend on the wire-delay dominated response time of LLC. NUCA (NonUniform Cache Architecture) caches represent a viable solution for tolerating wire-delay effects. In this article, we present Re-NUCA, a NUCA cache that exploits replication of blocks inside the LLC to avoid performance limitations of D-NUCA caches due to conflicting access to shared data. Results show that a Re-NUCA LLC permits to improve performances of more than 5% on average, and up to 15% for applications that strongly suffer from conflicting access to shared data, while reducing network traffic and power consumption with respect to D-NUCA caches. Besides, it outperforms different S-NUCA schemes optimized with victim replication.
C1 [Foglia, Pierfrancesco] Univ Pisa, Dipartimento Ingn Informaz, I-56100 Pisa, Italy.
   [Solinas, Marco] Univ Siena, Dipartimento Ingn Informaz, I-53100 Siena, Italy.
C3 University of Pisa; University of Siena
RP Foglia, P (corresponding author), Univ Pisa, Dipartimento Ingn Informaz, I-56100 Pisa, Italy.
EM foglia@iet.unipi.it
OI FOGLIA, PIERFRANCESCO/0000-0001-6432-4504
CR Annoni M, 2012, COMPUT AIDED DESIGN, V44, P509, DOI 10.1016/j.cad.2012.01.009
   [Anonymous], P 32 ANN INT S COMP
   [Anonymous], 2007, PREDICTIVE TECHNOLOG
   Awasthi M., 2009, P 15 INT S HIGH PERF
   Bardine Alessandro, 2010, International Journal of High Performance Systems Architecture, V2, P215, DOI 10.1504/IJHPSA.2010.034542
   Bardine A, 2009, DES AUT TEST EUROPE, P598
   Bardine A., P 2007 WORKSHOP MEMO, p2007, pp. 105, DOI [10.1145/1327171.1327184, DOI 10.1145/1327171.1327184]
   Bardine A., 2008, COMPUT DIGITAL TECHN, V3, P501
   Bardine A, 2014, IEEE T VLSI SYST, V22, P185, DOI 10.1109/TVLSI.2012.2231949
   Bardine A, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P307, DOI 10.1109/DSD.2008.52
   Bartolini S., 2010, Proceedings of the 22nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2010), P87, DOI 10.1109/SBAC-PAD.2010.20
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Beckmann BM, 2006, INT SYMP MICROARCH, P443
   Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
   Chaudhuri M., 2009, P 15 IEEE INT HIGH P
   Chishti A., 2003, P 36 ANN IEEE ACM IN
   Chishti Z, 2005, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.2005.39
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Comparetti M., 2013, J SUPERCOMP IN PRESS
   Duato J., 2003, Interconnection networks
   Foglia P, 2005, EMB SYST REAL TIME M, P41
   Foglia P, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P199, DOI 10.1109/DSD.2010.41
   Foglia P, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P26, DOI 10.1109/DSD.2009.153
   Foglia P, 2009, INT SYM COMP ARCHIT, P49, DOI 10.1109/SBAC-PAD.2009.12
   GEMS, 2008, WINSC MULT GEMS SIM
   Gharachorloo K, 2000, ACM SIGPLAN NOTICES, V35, P13, DOI 10.1145/384264.378997
   Greenhill D., 2005, POWER SAVINGS ULTRAS
   Guz Z, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P1
   Hammoud M., 2008, P 4 INT C HIGH PERF, P355
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Huh Jaehyuk., 2005, ICS 05, P31
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Krewell K., 1997, ULTRASPARC 4 MIRRORS, P1
   Li FH, 2008, PERF E R SI, V36, P449, DOI 10.1145/1384529.1375515
   McNairy C, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.34
   Mendelson A., 2006, Intel Technology Journal, V10, P99
   Merino JG, 2010, NEUROVASCULAR NEUROPSYCHOLOGY, P1, DOI 10.1007/978-0-387-70715-0_1
   MICRON, 2010, 1 GB DDR2 SDRAM MOD
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Olukotun K, 1996, ACM SIGPLAN NOTICES, V31, P2, DOI 10.1145/248209.237140
   Sinharoy B, 2005, IBM J RES DEV, V49, P505, DOI 10.1147/rd.494.0505
   VIRTUTEC, 2010, VIRT SIM
   Weste N., 2010, CMOS VLSI DESIGN CIR
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 47
TC 10
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 117
DI 10.1145/2566568
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400019
DA 2024-07-18
ER

PT J
AU Ahmed, M
   Fisher, N
AF Ahmed, Masud
   Fisher, Nathan
TI Tractable Schedulability Analysis and Resource Allocation for Real-Time
   Multimodal Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Verification; EDF; periodic resource;
   temporal isolation; real-time systems; multimodal systems;
   schedulability analysis; resource allocation
AB Real-time multimedia subsystems often require support for switching between different resource and application execution modes. To ensure that timing constraints are not violated during or after a subsystem mode change, real-time schedulability analysis is required. However, existing time-efficient multimode schedulability analysis techniques for application-only mode changes are not appropriate for subsystems that require changes in the resource execution behavior (e.g., processors with dynamic power modes). Furthermore, all existing multimode schedulability analysis that handles both resource and application mode changes is highly exponential and not scalable for subsystems with a moderate or large number of modes. As a result, the notion of resource optimality is still unaddressed for real-time multimodal systems. In this report, we first address the lack of tractable schedulability analysis for such subsystems by proposing a model for characterizing multiple resource and application modes and by deriving a sufficient schedulability test that has pseudo-polynomial time complexity. Finally, we propose an algorithm which leverages this pseudo-polynomial schedulability analysis to optimize the resource usages (e.g., to minimize peak-power load) of a multimodal real-time system. Simulation results show that our proposed algorithms for schedulability analysis and resource allocation, when compared with previously-proposed approaches, require significantly less time and are just as precise.
C1 [Ahmed, Masud; Fisher, Nathan] Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
C3 Wayne State University
RP Ahmed, M (corresponding author), Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
EM masud@wayne.edu
FU NSF CAREER [CNS-0953585]; NSF CSR [CNS-1116787]; Wayne State
   University's Office of Vice President of Research; Division Of Computer
   and Network Systems; Direct For Computer & Info Scie & Enginr [0953585,
   1116787] Funding Source: National Science Foundation
FX This research has been supported by an NSF CAREER Grant (CNS-0953585),
   an NSF CSR Grant (CNS-1116787), and a grant from Wayne State
   University's Office of Vice President of Research.
CR Abeni Luca, 1998, P REAL TIM SYST S IE
   Ahmed M., 2012, P 18 IEEE INT C EMB
   Ahmed M, 2011, SUSTAIN COMPUT-INFOR, V1, P226, DOI 10.1016/j.suscom.2011.05.006
   BARUAH S, 1990, P 11 REAL TIM SYST S
   Baruah S., 1990, REAL TIME SYST INT J
   Baruah S., 1993, THEOR COMPUT SCI, V1
   BRANDT SA, 2003, P 24 IEEE REAL TIM S
   Buttazzo G., 2000, P 24 IEEE C DEC CONT
   Easwaran A., 2007, P IEEE REAL TIM SYST
   Fisher Nathan, 2011, TECHNICAL REPORT
   Hettiarachchi P. M., 2012, P IEEE REAL TIM EMB
   Kim J., 2002, P IEEE REG 10 C COMP
   Liu C., 1973, J ACM, V1
   Mok A. K., 1983, THESIS MIT
   Nelis Vincent, 2008, P EUR C REAL TIME SY
   Nelis Vincent, 2009, P EUR C REAL TIM SYS
   Pedro P, 1998, EUROMICRO, P172, DOI 10.1109/EMWRTS.1998.685082
   Phan L. T. X., 2010, P 22 EUR C REAL TIM, DOI [http://dx.doi.org/10.1109/ECRTS.2010.35, DOI 10.1109/ECRTS.2010.35]
   Phan LTX, 2009, REAL TIM SYST SYMP P, P271, DOI 10.1109/RTSS.2009.24
   Qian GM, 2009, REAL-TIME SYST, V41, P181, DOI 10.1007/s11241-009-9066-9
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Santinelli L, 2011, IEEE REAL TIME, P37, DOI 10.1109/RTAS.2011.12
   Sha L, 1988, REAL-TIME SYST, V1, P243
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   Stoimenov Nikolay, 2010, VERY SIMPLE PROTOCOL
   Stoimenov Nikolay, 2009, P C DES AUT TEST EUR, P6
   Tindell K.W., 1996, A very simple protocol for mode changes in priority preemptive systems
   Tindell W., 1992, VERY SIMPLE PROTOCOL
NR 29
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 65
DI 10.1145/2544375.2544385
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800010
DA 2024-07-18
ER

PT J
AU Zhou, B
   Hu, XS
   Chen, DZ
   Yu, CX
AF Zhou, Bo
   Hu, Xiaobo Sharon
   Chen, Danny Z.
   Yu, Cedric X.
TI Accelerating Radiation Dose Calculation: A Multi-FPGA Solution
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Multi-FPGA; dose calculation;
   application specific design; application acceleration
ID CONVOLUTION/SUPERPOSITION; CONVOLUTION; KERNELS; ENERGY
AB Remarkable progress has been made in the past few decades in various aspects of radiation therapy (RT). However, some of these promising technologies, such as image-guided online replanning and arc therapy, rely heavily on the availability of fast dose calculation. In this article, based on a popular dose calculation algorithm, the Collapsed-Cone Convolution/Superposition (CCCS) algorithm, we present a multi-FPGA accelerator to speed up radiation dose calculation. Our performance-driven design strategy yields a fully pipelined architecture, which includes a resource-economic raytracing engine and high-performance energy deposition pipeline. An evaluation based on a set of clinical treatment planning cases confirms that our FPGA design almost fully utilizes the available external memory bandwidth and achieves close to the best possible performance for the CCCS algorithm while using less resource. Compared with an existing FPGA design which aimed to accelerate the identical algorithm, the proposed design achieved 1.9X speedup by providing better memory bandwidth utilization (81.7% v.s. 43% of the available external memory bandwidth), higher working frequency (90MHz v.s. 70MHz) and less logic resource usage (25K v.s. 55K logic cells). Furthermore, it obtains a speedup of 20X over a commercial multithreaded software on a quad-core system and 15X performance improvement over closely related results. In terms of accuracy, the measured less than 1% statistical fluctuation indicates that our solution is practical in real medical scenarios.
C1 [Zhou, Bo; Yu, Cedric X.] Univ Maryland, Sch Med, Dept Radiat Oncol, College Pk, MD 20742 USA.
   [Hu, Xiaobo Sharon; Chen, Danny Z.] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
C3 University System of Maryland; University of Maryland College Park;
   University of Notre Dame
RP Zhou, B (corresponding author), Univ Maryland, Sch Med, Dept Radiat Oncol, College Pk, MD 20742 USA.
EM allen.bo.zhou@gmail.com
RI ray, jay/GYV-3810-2022; Hu, Xiaobo/B-9367-2018
OI Hu, Xiaobo/0000-0002-6636-9738
FU NIH [R01-CA117997-01A2]; NSF [CCF-0515203, CCF-0916606, CCF-1217906]
FX This work is supported in part by NIH Grant R01-CA117997-01A2 and NSF
   Grants CCF-0515203, CCF-0916606, and CCF-1217906.
CR AHNESJO A, 1989, MED PHYS, V16, P577, DOI 10.1118/1.596360
   Ahnesjo A, 1997, PROCEEDINGS OF THE XIITH INTERNATIONAL CONFERENCE ON THE USE OF COMPUTERS IN RADIATION THERAPY, P114
   Aspradakis MM, 2003, PHYS MED BIOL, V48, P2873, DOI 10.1088/0031-9155/48/17/309
   Bowen M.F., 1998, HANDEL C LANGUAGE RE
   Breitman K, 2007, J APPL CLIN MED PHYS, V8, P76, DOI 10.1120/jacmp.v8i2.2350
   Chauvie S, 2003, NUCL PHYS B-PROC SUP, V125, P159, DOI 10.1016/S0920-5632(03)02238-2
   Chen QA, 2011, MED PHYS, V38, P1150, DOI 10.1118/1.3551996
   de Greef M, 2009, MED PHYS, V36, P4095, DOI 10.1118/1.3190156
   Detrey J, 2003, CONF REC ASILOMAR C, P2227
   Fraass BA, 2003, MED PHYS, V30, P3206, DOI 10.1118/1.1626990
   Gu XJ, 2009, PHYS MED BIOL, V54, P6287, DOI 10.1088/0031-9155/54/20/017
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Hissoiny S, 2009, MED PHYS, V36, P1998, DOI 10.1118/1.3120286
   Jacques R., 2008, P HIGH PERF MED IM C
   Lu WG, 2005, PHYS MED BIOL, V50, P655, DOI 10.1088/0031-9155/50/4/007
   Luu J, 2009, ANN IEEE SYM FIELD P, P157, DOI 10.1109/FCCM.2009.24
   MACKIE TR, 1988, PHYS MED BIOL, V33, P1, DOI 10.1088/0031-9155/33/1/001
   McGary JE, 1997, MED PHYS, V24, P519, DOI 10.1118/1.597934
   McNutt T. R., 1999, WHITE PAPER PUBLICAT
   Reckwerdt PJ., 1992, MED PHYS, V19
   Wang C, 2008, PHYS MED BIOL, V53, P6291, DOI 10.1088/0031-9155/53/22/002
   Whitton K, 2006, ANN IEEE SYM FIELD P, P227
   Zhou B., 2009, P 51 ANN M AM ASS PH
   Zhou B., 2010, P 52 ANN M AM ASS PH
   Zhou B, 2007, IEEE INT CONF ASAP, P290, DOI 10.1109/ASAP.2007.4429995
   Zhou B, 2010, MED PHYS, V37, P5593, DOI 10.1118/1.3490083
   Zhou B, 2009, 2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), P70, DOI 10.1109/SASP.2009.5226340
NR 27
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 33
DI 10.1145/2536747.2536755
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500008
DA 2024-07-18
ER

PT J
AU Chi, YM
   Ng, P
   Cauwenberghs, G
AF Chi, Yu M.
   Ng, Patrick
   Cauwenberghs, Gert
TI Wireless Noncontact ECG and EEG Biopotential Sensors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Experimentation; Human Factors
ID DRY
AB Wearable, unobtrusive and patient friendly physiological sensors will be a key driving force in the wireless health revolution. Cardiac (ECG) and brain (EEG) signals are two important signal modalities indicative of healthy and diseased states of body and mind that directly benefit from long-term monitoring. Despite advancements in wireless and embedded electronics technology, however, ECG/EEG monitoring devices still face problems with patient compliance and comfort from the use wet/gel electrodes. We have developed two wireless biopotential instrumentation systems using noncontact electrodes that can operate without direct skin contact and through thin layers of fabric. The first system is a general purpose replacement for traditional ECG/EEG telemetry systems and the second is a compact, fully self-contained wireless ECG tag. All of the issues relating to the design of low noise, high performance noncontact sensors are discussed along with full technical details, circuit schematics and construction techniques. The noncontact electrode has been integrated into both a wearable ECG chest harness as well an EEG headband and characterized in a battery of experiments that represent potential health applications including resting ECG, exercise ECG and EEG directly against standard clinical adhesive Ag/AgCl electrodes. With careful design and secure mechanical harnesses the noncontact sensor is capable of approaching the quality of conventional electrodes.
C1 [Cauwenberghs, Gert] Univ Calif San Diego, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
EM mlchi@ucsd.edu
OI Cauwenberghs, Gert/0000-0002-3166-5529
FU National Semiconductor; NSF [SBE-0847752]; US Army Telemedicine and
   Advanced Technology Research Center (TATRC); UCSD Institute of
   Engineering in Medicine (IEM); Directorate For Engineering; Emerging
   Frontiers & Multidisciplinary Activities [1137279] Funding Source:
   National Science Foundation
FX This work was generously supported by National Semiconductor, NSF
   SBE-0847752, the US Army Telemedicine and Advanced Technology Research
   Center (TATRC) and the UCSD Institute of Engineering in Medicine (IEM).
CR [Anonymous], 2010, IEEE REV BIOMED ENG, DOI DOI 10.1109/RBME.2010.2084078
   CHI Y. M., 2010, P C WIR HLTH
   Chi YM, 2009, IEEE ENG MED BIO, P4218, DOI 10.1109/IEMBS.2009.5333527
   Chi YM, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P246, DOI 10.1109/P3644.51
   CLIPPINGDALE AJ, 1994, REV SCI INSTRUM, V65, P269, DOI 10.1063/1.1144740
   Feild DQ, 2002, J ELECTROCARDIOL, V35, P23, DOI 10.1054/jelc.2002.37151
   GRAVITZ L., 2010, MIT TECH REV
   Harland CJ, 2002, MEAS SCI TECHNOL, V13, P163, DOI 10.1088/0957-0233/13/2/304
   HE B, 1992, IEEE T BIO-MED ENG, V39, P1179, DOI 10.1109/10.168684
   Kim KK, 2005, P ANN INT IEEE EMBS, P5881
   Li H, 2006, PERV HLTH C WORKSH, V2006, P1
   LOPEZ A, 1969, IEEE T BIO-MED ENG, VBM16, P99, DOI 10.1109/TBME.1969.4502613
   Matthews R, 2007, P ANN INT IEEE EMBS, P5276, DOI 10.1109/IEMBS.2007.4353532
   METTINGVANRIJN A. C., 1994, MED BIOL ENG COMPUT
   Park C., 2006, Proc. IEEE Biomedical Circuits Systems Conf, P241, DOI DOI 10.1109/BIOCAS.2006.4600353
   PEARCE F., 2005, SENSORS MAG
   Searle A, 2000, PHYSIOL MEAS, V21, P271, DOI 10.1088/0967-3334/21/2/307
   Sullivan TJ, 2008, IEEE INT SYMP CIRC S, P1986, DOI 10.1109/ISCAS.2008.4541835
   Sullivan TJ, 2007, 2007 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE, P154, DOI 10.1109/BIOCAS.2007.4463332
   Valchinov ES, 2004, BIOMED ENG ONLINE, V3, DOI 10.1186/1475-925X-3-25
   WINTER BB, 1983, IEEE T BIO-MED ENG, V30, P62, DOI 10.1109/TBME.1983.325168
NR 21
TC 15
Z9 15
U1 4
U2 86
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 103
DI 10.1145/2485984.2485991
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900006
DA 2024-07-18
ER

PT J
AU Jeong, J
   Kim, H
   Hwang, J
   Lee, J
   Maeng, S
AF Jeong, Jinkyu
   Kim, Hwanju
   Hwang, Jeaho
   Lee, Joonwon
   Maeng, Seungryoul
TI Rigorous Rental Memory Management for Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Memory management; memory hotplugging; memory
   reservation
AB Memory reservation in embedded systems is a prevalent approach to provide a physically contiguous memory region to its integrated devices, such as a camera device and a video decoder. Inefficiency of the memory reservation becomes a more significant problem in emerging embedded systems, such as smartphones and smart TVs. Many ways of using these systems increase the idle time of their integrated devices, and eventually decrease the utilization of their reserved memory.
   In this article, we propose a scheme to minimize the memory inefficiency caused by the memory reservation. The memory space reserved for a device can be rented for other purposes when the device is not active. For this scheme to be viable, latencies associated with reallocating the memory space should be minimal. Volatile pages are good candidates for such page reallocation since they can be reclaimed immediately as they are needed by the original device. We also provide two optimization techniques, lazy-migration and adaptive-activation. The former increases the lowered utilization of the rental memory by our volatile page allocations, and the latter saves active pages in the rental memory during the reallocation.
   We implemented our scheme on a smartphone development board with the Android Linux kernel. Our prototype has shown that the time for the return operation is less than 0.77 seconds in the tested cases. We believe that this time is acceptable to end-users in terms of transparency since the time can be hidden in application initialization time. The rental memory also brings throughput increases ranging from 2% to 200% based on the available memory and the applications' memory intensiveness.
C1 [Jeong, Jinkyu; Kim, Hwanju; Hwang, Jeaho; Maeng, Seungryoul] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea.
   [Lee, Joonwon] Sungkyunkwan Univ, Sch Informat & Commun Engn, Seoul, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Sungkyunkwan
   University (SKKU)
RP Jeong, J (corresponding author), Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea.
EM jinkyu@calab.kaist.ac.kr
RI Jeong, Jinkyu/KQU-1902-2024; Maeng, Seungryoul/C-1882-2011
OI Jeong, Jinkyu/0000-0002-4905-9244; 
FU IT R&D program of MKE/KEIT [10041244]; National Research Foundation of
   Korea (NRF); Korea government (MEST) [2012-0000148]
FX This work was partly supported by the IT R&D program of MKE/KEIT
   [10041244, Smart TV 2.0 Software Platform] and by the National Research
   Foundation of Korea (NRF) grant funded by the Korea government (MEST) (
   No. 2012-0000148).
CR Abramson D., 2006, INTEL TECHNOL J, V10
   AMD, 2011, IOMMU ARCH SPEC
   [Anonymous], PROC 1ST CONF I O VI
   BEN-YEHUDA M., 2007, P OLS 07, P71
   Chen Z., 2005, Performance Evaluation Review, V33, P145, DOI 10.1145/1071690.1064230
   CHIODO M, 1994, IEEE MICRO, V14, P26, DOI 10.1109/40.296155
   CORBET J, 2011, REWORKED CONTIGUOUS
   CORBET J., 2010, CONTIGUOUS MEMORY AL
   Ding XN, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P243
   Falaki Hossein., 2010, Diversity in smartphone usage, P179, DOI DOI 10.1145/1814433.1814453
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hansen D., 2004, P OLS 04
   Hu Y, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, P385
   INTEL, 2005, INT DYN VID MEM TECH
   Kopytov A., 2004, Sysbench: a system performance benchmark
   Koukoumidis E, 2011, ACM SIGPLAN NOTICES, V46, P171, DOI [10.1145/1961295.1950387, 10.1145/1961296.1950387]
   Lee M, 2007, IEEE T COMPUT, V56, P488, DOI 10.1109/tc.2007.1008
   Love Robert, 2010, Linux Kernel Development
   Morrill D., 2008, GOOGLE I O
   Nazarewicz Michal., 2010, The Contiguous Memory Allocator
   Schopp J. H., 2005, P OLS 05
   Tseng PC, 2005, P IEEE, V93, P184, DOI 10.1109/JPROC.2004.839622
   Willmann Paul., 2008, USENIX 2008 ANN TECH, P15
   YASSOUR B.-A., 2010, P 3 ANN HAIF EXP SYS, P18
NR 24
TC 13
Z9 13
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 43
DI 10.1145/2435227.2435239
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200012
DA 2024-07-18
ER

PT J
AU Ost, L
   Mandelli, M
   Almeida, GM
   Moller, L
   Indrusiak, LS
   Sassatelli, G
   Benoit, P
   Glesner, M
   Robert, M
   Moraes, F
AF Ost, Luciano
   Mandelli, Marcelo
   Almeida, Gabriel Marchesan
   Moller, Leandro
   Indrusiak, Leandro Soares
   Sassatelli, Gilles
   Benoit, Pascal
   Glesner, Manfred
   Robert, Michel
   Moraes, Fernando
TI Power-Aware Dynamic Mapping Heuristics for NoC-Based MPSoCs Using a
   Unified Model-Based Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Modeling; NoC-based MPSoCs; design space
   exploration; power-aware mapping
ID NETWORK-ON-CHIP; ENERGY-AWARE; SYSTEM
AB The mapping of tasks to processing elements of an MPSoC has critical impact on system performance and energy consumption. To cope with complex dynamic behavior of applications, it is common to perform task mapping during runtime so that the utilization of processors and interconnect can be taken into account when deciding the allocation of each task. This paper has two major contributions, one of them targeting the general problem of evaluating dynamic mapping heuristics in NoC-based MPSoCs, and another focusing on the specific problem of finding a task mapping that optimizes energy consumption in those architectures.
C1 [Ost, Luciano; Sassatelli, Gilles; Benoit, Pascal; Robert, Michel] Univ Montpellier 2, CNRS, LIRMM, Montpellier, France.
   [Mandelli, Marcelo; Moraes, Fernando] Pontificia Univ Catolica Rio Grande do Sul, Porto Alegre, RS, Brazil.
   [Almeida, Gabriel Marchesan] KIT, ITIV, Karlsruhe, Germany.
   [Moller, Leandro; Glesner, Manfred] Tech Univ Darmstadt, Darmstadt, Germany.
   [Indrusiak, Leandro Soares] Univ York, York YO10 5DD, N Yorkshire, England.
C3 Centre National de la Recherche Scientifique (CNRS); Universite
   Paul-Valery; Universite Perpignan Via Domitia; Universite de
   Montpellier; Pontificia Universidade Catolica Do Rio Grande Do Sul;
   Helmholtz Association; Karlsruhe Institute of Technology; Technical
   University of Darmstadt; University of York - UK
RP Ost, L (corresponding author), Univ Montpellier 2, CNRS, LIRMM, Montpellier, France.
EM ost@lirmm.fr; marcelo.mandelli@acad.pucrs.br; gabriel.almeida@kit.edu;
   moller@mes.tu-darmstadt.de; lsi@cs.youk.ac.uk; sassatelli@lirmm.fr;
   pascal.benoit@kurnn.fr; glesner@mes.tu-darmstadt.de;
   michel.robert@lirmm.fr; fernando.moraes@pucrs.br
RI Ost, Luciano/HFU-5037-2022; Almeida, Gabriel/IWE-5361-2023; Moraes,
   Fernando Gehm/F-7488-2012
OI Ost, Luciano/0000-0002-5160-5232; Soares Indrusiak,
   Leandro/0000-0002-9938-2920; Moraes, Fernando Gehm/0000-0001-6126-6847;
   ROBERT, Michel/0000-0002-5075-2898
FU EPSRC [EP/J003662/1] Funding Source: UKRI
CR Al Faruque MA, 2008, DES AUT CON, P760
   Almeida GM, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/242981
   [Anonymous], P DES AUT TEST EUR D
   [Anonymous], IEEE DESIGN TEST COM
   [Anonymous], ELECT ENG
   [Anonymous], P C FRONT COMP SCI T
   [Anonymous], P AS S PAC DES AUT C
   [Anonymous], P DES DIAGN EL CIRC
   [Anonymous], P IEEE S IND EMB SYS
   [Anonymous], P S INT CIRC SYST DE
   Carara EA, 2009, IEEE INT SYMP CIRC S, P1345, DOI 10.1109/ISCAS.2009.5118013
   Carvalho E, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P87, DOI 10.1109/SOCC.2009.5335672
   Chen CH, 2007, 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, P161, DOI 10.1109/IMPACT.2007.4433591
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Hosseinabady M, 2009, I C FIELD PROG LOGIC, P574, DOI 10.1109/FPL.2009.5272400
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Indrusiak Leandro Soares, 2010, 2010 8th IEEE International Conference on Industrial Informatics (INDIN 2010), P148, DOI 10.1109/INDIN.2010.5549443
   Indrusiak LS, 2007, DES AUT TEST EUROPE, P301
   Indrusiak LS, 2011, DES AUT TEST EUROPE, P1089
   Jalier C, 2010, DES AUT TEST EUROPE, P184
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Lee EA, 2004, FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, P33
   LEE H. G., 2006, P DESIGN AUTOMATION, P1
   Lirmm LO, 2011, IEEE DES TEST COMPUT, V28, P16, DOI 10.1109/MDT.2010.116
   Maatta Sanna, 2010, International Journal of Embedded and Real-Time Communication systems, V1, P85, DOI 10.4018/jertcs.2010103005
   Määttä S, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P172, DOI 10.1109/SOCC.2009.5335654
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Mandelli M, 2011, IEEE INT SYMP CIRC S, P1676, DOI 10.1109/ISCAS.2011.5937903
   Marcon CAM, 2008, IET COMPUT DIGIT TEC, V2, P471, DOI 10.1049/iet-cdt:20070111
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Milojevic D, 2009, J SIGNAL PROCESS SYS, V57, P139, DOI 10.1007/s11265-008-0251-1
   Molnos A, 2010, P INT CONF OPTIM EL, P870, DOI 10.1109/OPTIM.2010.5510478
   Pimentel AD, 2008, J SIGNAL PROCESS SYS, V50, P99, DOI 10.1007/s11265-007-0085-2
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Shih-Shen Lu, 2010, IET International Conference on Frontier Computing. Theory, Technologies and Applications, P300, DOI 10.1049/cp.2010.0578
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Smit LT, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P78, DOI 10.1109/ISSOC.2005.1595649
   Weichslgartner A., 2011, P 5 ACM IEEE INT S, P201
   Wildermann Stefan, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P514, DOI 10.1109/FPT.2009.5377637
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
NR 43
TC 28
Z9 28
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 75
DI 10.1145/2442116.2442125
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zimmerman, AT
   Lynch, JP
   Ferrese, FT
AF Zimmerman, Andrew T.
   Lynch, Jerome P.
   Ferrese, Frank T.
TI Market-Based Resource Allocation for Distributed Data Processing in
   Wireless Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Experimentation; Wireless sensor networks;
   optimization; pricing; distributed algorithms
ID ALGORITHMS
AB In recent years, improved wireless technologies have enabled the low-cost deployment of large numbers of sensors for a wide range of monitoring applications. Because of the computational resources (processing capability, storage capacity, etc.) collocated with each sensor in a wireless network, it is often possible to perform advanced data analysis tasks autonomously and in-network, eliminating the need for the post-pocessing of sensor data. With new parallel algorithms being developed for in-network computation, it has become necessary to create a framework in which all of a wireless network's scarce resources (CPU time, wireless bandwidth, storage capacity, battery power, etc.) can be best utilized in the midst of competing computational requirements. In this study, a market-based method is developed to autonomously distribute these scarce network resources across various computational tasks with competing objectives and/or resource demands. This method is experimentally validated on a network of wireless sensing prototypes, where it is shown to be capable of Pareto-optimally allocating scarce network resources. Then, it is applied to the real-world problem of rupture detection in shipboard chilled water systems.
C1 [Zimmerman, Andrew T.; Lynch, Jerome P.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Ferrese, Frank T.] USN, Ctr Surface Warfare, Carderock Div, Philadelphia, PA 19112 USA.
C3 University of Michigan System; University of Michigan; United States
   Department of Defense; United States Navy; US Navy Naval Sea Systems
   Command
RP Zimmerman, AT (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
EM atzimmer@umich.edu; jerlynch@umich.edu
FU U.S. Office of Naval Research [N00014-05-1-0596, N00014-09-C0103];
   National Defense Science and Engineering Graduate Fellowship Program
FX This work is supported by the U.S. Office of Naval Research (Contracts
   N00014-05-1-0596 and N00014-09-C0103 granted to J. P. Lynch). Additional
   support has been provided to A. T. Zimmerman by the National Defense
   Science and Engineering Graduate Fellowship Program.
CR Akkaya K, 2008, WIREL COMMUN MOB COM, V8, P171, DOI 10.1002/wcm.454
   ARROW K.J., 1960, ESSAYS EC ECONOMETRI
   Byers J, 2000, MOBIHOC: 2000 FIRST ANNUAL WORKSHOP ON MOBILE AND AD HOC NETWORKING AND COMPUTING, P143, DOI 10.1109/MOBHOC.2000.869228
   Chintalapudi K, 2006, IPSN 2006: The Fifth International Conference on Information Processing in Sensor Networks, P475
   Clearwater S., 1996, MARKET BASED CONTROL, DOI 978-9810222543
   Cocchi R, 1993, IEEE ACM T NETWORK, V1, P614, DOI 10.1109/90.266050
   Curescu C, 2005, 2005 SECOND ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P85, DOI 10.1109/SAHCN.2005.1557065
   Doebling S.W., 1998, Shock and vibration digest, V30, P91, DOI [10.1177/058310249803000201, DOI 10.1177/058310249803000201]
   Eswaran Sharanya, 2008, 2008 5th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks, P278, DOI 10.1109/SAHCN.2008.42
   Gao Y., 2005, THESIS U ILLINOIS UR
   GREENING DR, 1990, PHYSICA D, V42, P293, DOI 10.1016/0167-2789(90)90084-3
   Hashimoto Y, 2005, P SOC PHOTO-OPT INS, V5765, P245, DOI 10.1117/12.600263
   HO YC, 1980, LARGE SCALE SYST, V1, P51
   HOMAIFAR A, 1992, PROCEEDINGS : IEEE SOUTHEASTCON 92, VOLS 1 AND 2, P262, DOI 10.1109/SECON.1992.202348
   Jiong Jin, 2007, Third International Conference on Networking and Services. ICNS 2007, P423
   Kao YF, 2008, COMPUT COMMUN, V31, P3613, DOI 10.1016/j.comcom.2008.06.010
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   KUROSE JF, 1989, IEEE T COMPUT, V38, P705, DOI 10.1109/12.24272
   LOUTAS T.H., 2008, J VIBRATION ACOUSTIC, V130, P1
   Lynch J. P., 2006, Shock and Vibration Digest, V38, P91, DOI 10.1177/0583102406061499
   Lynch J. P., 2002, THESIS STANFORD U ST
   Lynch JP, 2004, SMART MATER STRUCT, V13, P800, DOI 10.1088/0964-1726/13/4/018
   Mas-Colell A., 1995, MICROECONOMIC THEORY, V1
   METROPOLIS N, 1953, J CHEM PHYS, V21, P1087, DOI 10.1063/1.1699114
   MOTTERSHEAD JE, 1993, J SOUND VIB, V167, P347, DOI 10.1006/jsvi.1993.1340
   Nagayama T., 2006, P 3 INT C NETW SENS
   Ni YQ, 2008, COMPUT-AIDED CIV INF, V23, P223, DOI 10.1111/j.1467-8667.2008.00521.x
   Parajka J, 2008, J HYDROL, V358, P240, DOI 10.1016/j.jhydrol.2008.06.006
   ROHL JS, 1983, INFORM PROCESS LETT, V17, P231, DOI 10.1016/0020-0190(83)90104-7
   Rosemark R, 2005, PROCEEDINGS OF MOBIQUITOUS 2005, P270
   SHENKER S, 1995, IEEE J SEL AREA COMM, V13, P1176, DOI 10.1109/49.414637
   SOSIC R, 1991, IEEE T SYST MAN CYB, V21, P1572, DOI 10.1109/21.135698
   Staszewski WJ, 2009, COMPOS SCI TECHNOL, V69, P1678, DOI 10.1016/j.compscitech.2008.09.034
   Swartz R. A., 2005, P INT WORKSH STRUCT
   Zimmerman AT, 2009, IEEE SENS J, V9, P1503, DOI 10.1109/JSEN.2009.2019323
   Zimmerman AT, 2008, J INFRASTRUCT SYST, V14, P102, DOI 10.1061/(ASCE)1076-0342(2008)14:1(102)
NR 36
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 84
DI 10.1145/2442116.2442134
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900018
DA 2024-07-18
ER

PT J
AU Park, SO
   Kim, SJ
AF Park, Sang Oh
   Kim, Sung Jo
TI ENFFiS: An Enhanced NAND Flash Memory File System for Mobile Embedded
   Multimedia System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; NAND flash memory; file system; embedded system;
   multimedia; mount; stability; journaling
ID STORAGE
AB Since the typical erase cycle limit of a NAND flash memory's block is about 1,000,000, flash memory should be erased as evenly as possible; otherwise, file system hot spots will soon be worn out. This forces a NAND flash memory file system to scan the whole flash memory during its mount rather than saving frequently updated file system information in a fixed area. Since the mount time linearly increases with the size of NAND flash memory, boot times of embedded systems are also linearly increased. In addition, since data loss may occur if a file system terminates abnormally due to unexpected errors, a stability scheme for NAND flash memory file system is in great demand. To resolve these problems, this article suggests an extended logical block called Exblock (Extended Block) and a table called SNode (Snapshot Node) to reduce the mount time and proposes a new journaling scheme to improve stability for an enhanced file system for NAND flash memory storage called ENFFiS (Enhanced NAND Flash memory File System). It also proposes a new cache policy to improve read/write performances. ENFFiS shows better performance than existing file systems in terms of reading, writing, mount time and stability.
C1 [Park, Sang Oh; Kim, Sung Jo] Chung Ang Univ, Sch Comp Sci & Engn, Seoul 156756, South Korea.
C3 Chung Ang University
RP Park, SO (corresponding author), Chung Ang Univ, Sch Comp Sci & Engn, Seoul 156756, South Korea.
EM sj1st@cs.cau.ac.kr; sjkim@cau.ac.kr
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF); Ministry of Education, Science and Technology
   [2010-0000414]; Postdoctoral Research Program of Chung-Ang University;
   Seoul RBD Program [CR070019]; Seoul Development Institute of the Korean
   government
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Education, Science and Technology (No. 2010-0000414), by the
   Postdoctoral Research Program of Chung-Ang University 2010 year, and by
   a grant (CR070019) from Seoul R&BD Program funded by the Seoul
   Development Institute of the Korean government.
CR Cooke J., 2006, FLASH MEMORY 101 INT
   Glavin C., 2005, NAND VS HARD DISK DR
   Intel Corp, 2002, 3 VOLT SYNCHR INT ST
   IOzone Org, 2006, IOZ FIL BENCHM
   Kim H, 2009, IEEE T CONSUM ELECTR, V55, P545, DOI 10.1109/TCE.2009.5174420
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   One Aleph, 2006, YAFFS YET AN FLASH F
   Park SO, 2009, IEEE T CONSUM ELECTR, V55, P139, DOI 10.1109/TCE.2009.4814426
   Red Hat INC, 2008, MEM TECHN DEV
   Red Hat INC, 2005, JFFS J FLASH FIL SYS
   Samsung Electronics CO, NAND FLASH MEM
   Texas Instruments INC, OMAP5912 START KIT
   Wu C. H., 2006, ACM T STORAGE, V2, P449
   YIM KS, 2005, P ACM S APPL COMP SA, P843
NR 14
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 23
DI 10.1145/2423636.2423641
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400005
DA 2024-07-18
ER

PT J
AU Yang, SQ
   Gupta, P
   Wolf, M
   Serpanos, D
   Narayanan, V
   Xie, Y
AF Yang, Shengqi
   Gupta, Pallav
   Wolf, Marilyn
   Serpanos, Dimitrios
   Narayanan, Vijaykrishnan
   Xie, Yuan
TI Power Analysis Attack Resistance Engineering by Dynamic Voltage and
   Frequency Scaling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Dynamic voltage and frequency scaling; power
   analysis attacks; DES algorithm; hardware security
ID SECURITY; CHIP
AB This article proposes a novel approach to cryptosystem design to prevent power analysis attacks. Such attacks infer program behavior by continuously monitoring the power supply current going into the processor core. They form an important class of security attacks. Our approach is based on dynamic voltage and frequency scaling (DVFS), which hides processor state to make it harder for an attacker to gain access to a secure system. Three designs are studied to test the efficacy of the DVFS method against power analysis attacks. The advanced realization of our cryptosystem is presented which achieves enough high power and time trace entropies to block various kinds of power analysis attacks in the DES algorithm. We observed 27% energy reduction and 16% time overhead in these algorithms. Finally, DVFS hardness analysis is presented.
C1 [Yang, Shengqi] Shanghai Univ, Shanghai 200041, Peoples R China.
   [Gupta, Pallav] Villanova Univ, Villanova, PA 19085 USA.
   [Wolf, Marilyn] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Serpanos, Dimitrios] Univ Patras, GR-26110 Patras, Greece.
   [Narayanan, Vijaykrishnan; Xie, Yuan] Penn State Univ, University Pk, PA 16802 USA.
C3 Shanghai University; Villanova University; University System of Georgia;
   Georgia Institute of Technology; University of Patras; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University; Pennsylvania State University - University Park
RP Yang, SQ (corresponding author), Shanghai Univ, Shanghai 200041, Peoples R China.
EM shengqi.yang@gmail.com
RI Serpanos, Dimitrios/GXV-0880-2022
OI Serpanos, Dimitrios/0000-0002-1385-7113
FU NSF [0325119, 0916887]; Program for Professor of Special Appointment
   (Eastern Scholar) at Shanghai Institutions of Higher Learning [2008033]
FX This research is in part supported by NSF grant 0325119, NSF grant
   0916887, and the Program for Professor of Special Appointment (Eastern
   Scholar) at Shanghai Institutions of Higher Learning (Project Number:
   2008033).
CR [Anonymous], P WORKSH COMPL EFF D
   Benini L, 2003, DES AUT CON, P36
   Benini L, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P26
   Boneh D, 2001, J CRYPTOL, V14, P101, DOI 10.1007/s001450010016
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chevallier-Mames B, 2004, IEEE T COMPUT, V53, P760, DOI 10.1109/TC.2004.13
   Choi K, 2004, DES AUT CON, P544, DOI 10.1145/996566.996718
   Coron JS, 1999, LECT NOTES COMPUT SC, V1717, P292
   Giancane L., 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), P364, DOI 10.1109/ICECS.2008.4674866
   Goubin L, 1999, LECT NOTES COMPUT SC, V1717, P158
   Guilley S, 2008, IEEE T COMPUT, V57, P1482, DOI 10.1109/TC.2008.109
   Khatibzadeh A, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P898
   Kocher P, 2004, DES AUT CON, P753
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Kömmerling O, 1999, PROCEEDINGS OF THE USENIX WORKSHOP ON SMARTCARD TECHNOLOGY (SMARTCARD '99), P9
   Koopman P, 2004, COMPUTER, V37, P95, DOI 10.1109/MC.2004.52
   Lorch JR, 2004, IEEE T COMPUT, V53, P856, DOI 10.1109/TC.2004.35
   Luo J, 2007, IEEE T VLSI SYST, V15, P427, DOI 10.1109/TVLSI.2007.893660
   Moore S, 2002, INT SYMP ASYNCHRON C, P211
   Nowka KJ, 2002, IEEE J SOLID-ST CIRC, V37, P1441, DOI 10.1109/JSSC.2002.803941
   Quisquater J.-J., 2002, SECURITE COMMUNICATI, P179
   Quisquater J.-J., 2001, P INT C RES SMART CA, P200, DOI DOI 10.1007/3-540-45418-7
   Ratanpal GB, 2004, IEEE T DEPEND SECURE, V1, P179, DOI 10.1109/TDSC.2004.25
   Ravi S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P269, DOI 10.1109/ICVD.2003.1183148
   REAL D., 2008, P C DES AUT TEST EUR, P1274, DOI DOI 10.1145/1403375.1403684
   Regazzoni F, 2007, INT SYM DEFEC FAU TO, P508, DOI 10.1109/DFT.2007.61
   Rohatgi P., 2010, PROTECTING FPGAS POW
   Saputra H, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P84
   Schneier B., 1996, Applied Cryptography: Protocols, Algorithms, and Source Code in C
   Sen S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P271, DOI 10.1109/ICVD.2003.1183149
   Tiri K, 2003, LECT NOTES COMPUT SC, V2779, P125, DOI 10.1007/978-3-540-45238-6_11
   Vijaykrishnan N, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P95, DOI [10.1109/ISCA.2000.854381, 10.1145/342001.339659]
   Waddle J, 2004, LECT NOTES COMPUT SC, V3156, P1
   Xian CJ, 2008, IEEE T COMPUT AID D, V27, P1467, DOI 10.1109/TCAD.2008.925778
   Zhai B, 2004, DES AUT CON, P868, DOI 10.1145/996566.996798
NR 37
TC 4
Z9 5
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 62
DI 10.1145/2345770.2345774
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200004
DA 2024-07-18
ER

PT J
AU Ragel, RG
   Parameswaran, S
AF Ragel, Roshan G.
   Parameswaran, Sri
TI A Hybrid Hardware-Software Technique to Improve Reliability in Embedded
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Control-flow checking; embedded micro monitoring;
   embedded processors; hardware-software technique; microinstruction
   routines; pre-emptive fault detection; reliable processors
ID CONTROL-FLOW CHECKING; ERROR-DETECTION; WATCHDOG PROCESSORS
AB Numerous methods have been described in research literature with methods to improve reliability of processors by the use of control-flow checking. High performance and code-size penalties cripple the proposed software approaches, while hardware approaches are not scalable and are thus rarely implemented in real embedded systems. In this article, we show that by including control-flow checking as an issue to be considered when designing as embedded processor, we are able to reduce overheads considerably and still provide a scalable solution to this problem. The technique described in this article includes architectural improvements to the processor and binary rewriting of the application. Architectural refinement incorporates additional instructions to the instruction set architecture, while the binary rewriting utilizes these additional instructions into the program flow. Applications from an embedded systems benchmark suite have been used to test and evaluate the system. Our approach increased code size by only 5.55% to 13.5% and reduced performance by just 0.54% to 2.83% for eight different industry standard benchmarks. The additional hardware overhead due to the additional instruction in the design is just 2.70%. In contrast, the state-of-the-art software-only approach required 50% to 150% additional code, and reduced performance by 53.5% to 99.5% when monitoring was inserted. Fault injection analysis demonstrates that our solution is capable of capturing and recovering from all the injected control-flow errors, while the software-only approach detected 87% of the injected control-flow errors.
C1 [Ragel, Roshan G.; Parameswaran, Sri] Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
   Natl ICT Australia, Eveleigh, NSW, Australia.
C3 University of New South Wales Sydney; NICTA
RP Ragel, RG (corresponding author), Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
RI Ragel, Roshan/Q-6759-2019; Parameswaran, Srikanth/J-3824-2016
OI Parameswaran, Sri/0000-0003-0435-9080
CR Alkhalifa Z, 1999, IEEE T PARALL DISTR, V10, P627, DOI 10.1109/71.774911
   [Anonymous], SIGARCH COMPUT ARCHI
   [Anonymous], P 22 INT S FAULT TOL
   [Anonymous], P INT TEST C
   Bagchi SB, 2001, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P225, DOI 10.1109/DSN.2001.941408
   Delord X., 1990, Proceedings. EUROMICRO '90 Workshop on Real Time, P162, DOI 10.1109/EMWRT.1990.128245
   ESCHERMANN B, 1992, P 22 FCTS, P298
   Fisher J. A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P253, DOI 10.1109/DAC.1999.781321
   GAISLER J, 1994, P 24 INT S FAULT TOL, P128
   Goloubeva O, 2005, P REL MAINT S, P583, DOI 10.1109/RAMS.2005.1408426
   Goloubeva O, 2003, INT SYM DEFEC FAU TO, P581, DOI 10.1109/DFTVS.2003.1250158
   GUTHAUS M.R., 2001, P IEEE 4 ANN WORKSHO, P83
   Kanawati GA, 1996, IEEE INTERNATIONAL COMPUTER PERFORMANCE AND DEPENDABILITY SYMPOSIUM - IPDS'96, PROCEEDINGS, P292, DOI 10.1109/IPDS.1996.540230
   LEVEUGLE R, 1990, P IEEE 20 INT S FAUL, P450
   LU DJ, 1982, IEEE T COMPUT, V31, P681, DOI 10.1109/TC.1982.1676066
   Lyu MichaelR., 1995, Software Fault Tolerance
   Madeira H., 1991, Proceedings. Advanced Computer Technology, Reliable Systems and Applications. 5th Annual European Computer Conference CompEuro '91 (Cat. No.91CH3001-5), P642, DOI 10.1109/CMPEUR.1991.257464
   MAHMOOD A, 1988, IEEE T COMPUT, V37, P160, DOI 10.1109/12.2145
   MCFEARIN L, 1995, P IFIP INT WORK C DE, P103
   Michel T., 1992, Proceedings. Euro ASIC '92 (Cat. No.92TH0442-4), P310, DOI 10.1109/EUASIC.1992.228013
   MICHEL T, 1991, 21 INT S FAULT TOL C, P334
   MILENKOVIC M, 2005, THESIS U ALABAMA HUN
   MIREMADI G, 1995, P DCCA 6 INT C IEEE, P201
   Miremadi G., 1992, 22 INT S FAULT TOL C, P328
   NAIR VSS, 1996, P ADV ALG ARCH SIGN, P292
   NAMJOO M, 1982, P INT TEST C, P461
   NOUBIR G, 1996, P ANN S FAULT TOL CO
   OHLSSON J, 1992, P 22 INT S FAULT TOL, P316, DOI DOI 10.1109/FTCS.1992.243569
   *PEAS TEAM, 2002, ASIP MEIST
   Peddersen J, 2005, I CONF VLSI DESIGN, P111, DOI 10.1109/ICVD.2005.145
   RAMAMURTHY B, 1995, P 5 INT WORK C DEP C, P125
   Rao T.R. N., 1974, Error Coding for Arithmetic Processor
   SAXENA NR, 1990, IEEE T COMPUT, V39, P554, DOI 10.1109/12.54849
   SCHUETTE MA, 1987, IEEE T COMPUT, V36, P264, DOI 10.1109/TC.1987.1676899
   SCHUETTE MA, 1986, 16TH IEEE ANN INT S, P138
   SOSNOWSKI J, 1988, P INT TEST C, P81
   SUTTER BD, 2005, ACM T PROGR LANG SYS, V27, P882
   UPADHYAYA SJ, 1994, IEEE T COMPUT, V43, P475, DOI 10.1109/12.278485
   WILKEN K, 1990, IEEE T COMPUT AID D, V9, P629, DOI 10.1109/43.55193
   YAU SS, 1980, IEEE T SOFTWARE ENG, V6, P126, DOI 10.1109/TSE.1980.234478
NR 40
TC 16
Z9 17
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 36
DI 10.1145/1952522.1952529
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800007
DA 2024-07-18
ER

PT J
AU Basanta-Val, P
   García-Valls, M
   Estévez-Ayres, I
AF Basanta-Val, Pablo
   Garcia-Valls, Marisol
   Estevez-Ayres, Iria
TI NO-Heap Remote Objects for Distributed Real-Time Java
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Real-time Java; real-time remote objects;
   region-based memory management; distributed real-time Java; RTSJ; DRTSJ
AB This article presents an approach to providing real-time support for Java's Remote Method Invocation (RMI) and its integration with the RTSJ memory model in order to leave out garbage collection. A new construct for remote objects, called No-heap Remote object (NhRo), is introduced. The use of a NhRo guarantees that memory required to perform a remote invocation (at the server side) does not use heap memory. Thus, the aim is to avoid garbage collection in the remote invocation process, improving predictability and memory isolation of distributed Java-based real-time applications. The article presents the bare model and the main programming patterns that are associated with the NhRo model. Sun RMI implementation has been modified to integrate the NhRo model in both static and dynamic environments.
C1 [Basanta-Val, Pablo; Garcia-Valls, Marisol; Estevez-Ayres, Iria] Univ Carlos III Madrid, Dept Ingn Telemat, Madrid 28911, Spain.
C3 Universidad Carlos III de Madrid
RP Basanta-Val, P (corresponding author), Univ Carlos III Madrid, Dept Ingn Telemat, Madrid 28911, Spain.
EM pbasanta@it.uc3m.es; mvalls@it.uc3m.es; ayres@it.uc3m.es
RI Estevez-Ayres, Iria/G-4730-2011; Basanta-Val, Pablo/F-6863-2016;
   Garcia-Valls, Marisol/D-6064-2013
OI Estevez-Ayres, Iria/0000-0002-1047-5398; Basanta-Val,
   Pablo/0000-0002-0522-9010; Garcia-Valls, Marisol/0000-0003-2383-5310
FU European Commission [IST-2004-004527]; Ministry of Industry, Tourism and
   Commerce [TSI-020501-2008-159]
FX This research was partially supported by the European Commission
   (ARTIST2 NoE, IST-2004-004527; iLAND ARTEMIS-JU Call 1) and The Ministry
   of Industry, Tourism and Commerce (Gateway for DDS and Web services,
   TSI-020501-2008-159).
CR Al-Jaroodi J, 2005, ISORC 2005: Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, Proceedings, P398
   ANDERSON JS, 2006, P 4 INT WORKSH JAV T, P3
   Andreae C, 2007, REAL-TIME SYST, V37, P1, DOI 10.1007/s11241-007-9024-3
   Bacon DF, 2003, ACM SIGPLAN NOTICES, V38, P81, DOI 10.1145/780731.780744
   Basanta-Val P, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P382
   BASANTAVAL P, 2007, P 13 IEEE REAL TIM E, P123
   BASANTAVAL P, 2005, SIGBED REV, V2, P7
   BASANTAVAL P, 2004, P 2 INT WORKSH JAV T
   BASANTAVAL P, 2009, IEEE T IND INFORM, P265
   BASANTAVAL P, 2006, P 4 INT WORKSH JAV T, P30
   BASANTAVAL P, 2008, P 11 IEEE S OBJ OR R, P265
   BASANTAVAL P, 2009, IEEE T PARAL DISTRIB
   Bollella G, 2000, COMPUTER, V33, P47, DOI 10.1109/2.846318
   BOLLELLA G, 2003, P COMP 18 ANN ACM SI, P361
   Borg A., 2003, Proceedings 15th Euromicro Conference on Real-Time Systems. ECRTS 2003, P238
   Bruno EricJ., 2009, Real-Time Java Programming: With Java RTS, V1st
   CORSARO A, 2004, THESIS WASHINGTON U
   ESTEVEZAYRES I, 2009, IEEE T IND INFORM
   ESTEVEZAYRES I, 2007, P ISORC 2007 IEEE IN, P249
   ESTEVEZAYRES I, 2008, P ISORC 2008 IEEE IN, P42
   Fay-Wolfe V, 2000, IEEE T PARALL DISTR, V11, P1073, DOI 10.1109/71.888646
   Valls MG, 2009, IEEE INTL CONF IND I, P188, DOI 10.1109/INDIN.2009.5195801
   Garcia-Valls M., 2009, P IEEE 6 C EMB SOFTW, P221
   GARCIAVALLS M, 2009, P INT C ADV INF NETW, P538
   HIGUERATOLEDANO MT, 2006, ACM T EMBED COMPUT S, V5, P753
   Hilderink G., 2000, Proceedings Third IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2000) (Cat. No. PR00607), P400, DOI 10.1109/ISORC.2000.839557
   PIZLO F, 2004, P IEEE INT S OBJ OR
   Plsek A, 2008, LECT NOTES COMPUT SC, V5346, P124, DOI 10.1007/978-3-540-89856-6_7
   Raman K, 2005, 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, Proceedings, P247, DOI 10.1109/RTCSA.2005.68
   Siebert F, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P21
   Silva ET, 2006, NINTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P85, DOI 10.1109/ISORC.2006.44
   *SUN, 2004, RMI SPEC
   TEJERA D, 2007, P 5 INT WORKSH JAV T, V319, P113
   *TIMESYS, 2008, JTIME VIRT MACH
   WOLLRATH A, 1996, P 2 C USENIX C OBJ O, V2, P17
   2009, JSR 282 RTSJ VERSION
NR 36
TC 14
Z9 15
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 7
DI 10.1145/1814539.1814546
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900007
DA 2024-07-18
ER

PT J
AU Pitter, C
   Schoeberl, M
AF Pitter, Christof
   Schoeberl, Martin
TI A Real-Time Java Chip-Multiprocessor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Real-time system;
   multiprocessor; Java processor; shared memory; worst-case execution time
ID PROCESSOR; SOC
AB Chip-multiprocessors are an emerging trend for embedded systems. In this article, we introduce a real-time Java multiprocessor called JopCMP. It is a symmetric shared-memory multiprocessor, and consists of up to eight Java Optimized Processor (JOP) cores, an arbitration control device, and a shared memory. All components are interconnected via a system on chip bus. The arbiter synchronizes the access of multiple CPUs to the shared main memory. In this article, three different arbitration policies are presented, evaluated, and compared with respect to their real-time and average-case performance: a fixed priority, a fair-based, and a time-sliced arbiter.
   Tasks running on different CPUs of a chip-multiprocessor (CMP) influence each others' execution times when accessing a shared memory. Therefore, the system needs an arbiter that is able to limit the worst-case execution time of a task running on a CPU, even though tasks executing simultaneously on other CPUs access the main memory. Our research shows that timing analysis is in fact possible for homogeneous multiprocessor systems with a shared memory. The timing analysis of tasks, executing on the CMP using time-sliced memory arbitration, leads to viable worst-case execution time bounds.
   The time-sliced arbiter divides the memory access time into equal time slots, one time slot for each CPU. This memory arbitration scheme allows for a calculation of upper bounds of Java application worst-case execution times, depending on the number of CPUs, the time slot size, and the memory access time. Examples of worst-case execution time calculation are presented, and the analyzed results of a real-world application task are compared to measured execution time results. Finally, we evaluate the tradeoffs when using a time-predictable solution compared to using average-case optimized chip-multiprocessors, applying three different benchmarks. These experiments are carried out by executing the programs on the CMP prototype.
C1 [Pitter, Christof; Schoeberl, Martin] Vienna Univ Technol, Inst Comp Engn, A-1040 Vienna, Austria.
C3 Technische Universitat Wien
RP Pitter, C (corresponding author), Vienna Univ Technol, Inst Comp Engn, Treitlstr 3, A-1040 Vienna, Austria.
EM pitter.christof@gmail.com; mschoebe@mail.tuwien.ac.at
OI Schoeberl, Martin/0000-0003-2366-382X
FU Austrian Research Program [813039]; European Community [216682]
FX The research leading to these results has received funding from the
   Austrian Research Program FIT-IT under contract 813039 (TPCM) and the
   European Community's Seventh Framework Program [FP7/2007-2013] under
   grant agreement 216682 (JEOPARD).
CR *ALT, 2007, QUART 2 HDB, V4
   Altera, 2007, AV MEM MAPP INT SPEC
   Andrei A, 2008, I CONF VLSI DESIGN, P103, DOI 10.1109/VLSI.2008.33
   [Anonymous], NIOS 2 PROC REF HDB
   [Anonymous], P 12 IEEE REC ARCH W
   [Anonymous], 1999, AMBA SPEC REV 2 0
   *ARM, 2006, 11 ARM
   ARTIERI A, 2004, TA305
   Dutta S, 2001, IEEE DES TEST COMPUT, V18, P21, DOI 10.1109/54.953269
   Ermedahl A., 2007, Handbook of Real-Time and Embedded Systems
   GAISLER J, 2006, DATA SYST AEROSPACE, V630
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Hennessy J.L., 2006, Computer Architecture: A Quantitative Approach'', V4th
   Hofstee HP, 2005, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2005.26
   *IBM, 2007, 32 BIT OPB ARB COR D
   IBM, 2001, ON CHIP PER BUS ARCH
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   JOUPPI NP, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P364, DOI 10.1109/ISCA.1990.134547
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Laudon J, 2007, INT J PARALLEL PROG, V35, P299, DOI 10.1007/s10766-007-0033-6
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Lickly B., 2008, P INT C COMP ARCH SY
   Lindholm Tim., 1999, JAVA VIRTUAL MACHINE, V2nd
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Martin G, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P1
   Pitter C., 2007, P INT C FIELD PROGR
   PITTER C, 2008, P IEEE 3 S IND EMB S
   PITTER C, 2009, THESIS VIENNA U TECH
   PITTER C, 2007, P 5 INT WORKSH JAV T
   PITTER C, 2008, P 6 INT WORKSH JAV T
   Poletti F, 2003, DES AUTOM EMBED SYST, V8, P189, DOI 10.1023/B:DAEM.0000003962.54165.5c
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Schoeberl M, 2004, LECT NOTES COMPUT SC, V3292, P371
   Schoeberl M., 2006, JTRES 06, P202, DOI DOI 10.1145/1167999.1168033]
   SCHOEBERL M, 2005, THESIS VIENNA U TECH
   SCHOEBERL M, 2007, P 15 AUSTR WORKSH MI
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Siebert F., 2008, Proceedings of the 6th International Workshop on Java Technologies for Real-time and Embedded Systems, P87, DOI DOI 10.1145/1434790.1434804
   SPARC International Inc, 1992, SPARC ARCH MAN VERS
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wolf W., 2006, High-Performance Embedded Computing: Architectures, Applications and Methodologies
   *XIL, 2005, OPB ARB PROD SPEC V1
   *XIL, 2007, MICROBLAZE PROC REF
NR 49
TC 30
Z9 32
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 9
DI 10.1145/1814539.1814548
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Musoll, E
AF Musoll, Enric
TI A Cost-Effective Load-Balancing Policy for Tile-Based, Massive
   Multi-Core Packet Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Multi-core; many-core; packet
   processing; load balancing
AB Massive multi-core architectures provide a computation platform with high processing throughput, enabling the efficient processing of workloads with a significant degree of thread-level parallelism found in networking environments.
   Communication-centric workloads, like those in LAN and WAN environments, are fundamentally composed of sets of packets, named flows. The packets within a flow usually have dependencies among them, which reduce the amount of parallelism. However, packets of different flows tend to have very few or no dependencies among them, and thus can exploit thread-level parallelism to its fullest extent.
   Therefore, in massive tile-based multi-core architectures, it is important that the processing of the packets of a particular flow takes place in a set of cores physically close to each other to minimize the communication latency among those cores. Moreover, it is also desirable to spread out the processing of the different flows across all the cores of the processor in order to minimize the stress on a reduced number of cores, thus minimizing the potential for thermal hotspots and increasing the reliability of the processor. In addition, the burst-like nature of packet-based workloads render most of the cores idle most of the time, enabling large power savings by power gating these idle cores.
   This work presents a high-level study of the performance, power, and thermal behavior of tile-based architectures with a large number of cores executing flow-based packet workloads, and proposes a load-balancing policy of assigning packets to cores that minimizes the communication latency while featuring a hotspot-free thermal profile.
C1 ConSentry Networks, Milpitas, CA 95035 USA.
RP Musoll, E (corresponding author), ConSentry Networks, 1690 McCandless Dr, Milpitas, CA 95035 USA.
EM enric@consentry.com
CR Agarwal A, 2006, IEEE MICRO, V26, P68, DOI 10.1109/MM.2006.39
   Agarwal A., 2007, P S HIGH PERF CHIPS
   [Anonymous], CSTR20071607 U WISC
   [Anonymous], P INT S HIGH PERF CO
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2007, P INT S MICR
   AZIMI M, 2007, INTEL TECH J, V11, P3
   BALFOUR J, 2006, P INT C SUP
   BORKAR S, 2007, P C EXH DES AUT TEST
   CHAPARRO P, 2004, P INT C COMP DES
   Choi J., 2007, P INT S LOW POW EL D
   COSKUN A, 2007, P C EXH DES AUT TEST
   Donald J., 2006, P INT S COMP ARCH
   EISLEY N, 2006, P INT C COMP ARCH SY
   Gunther S. H., 2001, Intel Technology Journal
   HEO S, 2003, P INT S LOW POW EL D
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Hu Z., 2004, P INT S LOW POW EL D
   HUANG W, 2008, P DES AUT C
   JAIN R, 1992, IEEE T COMMUN, V40, P3
   JIANG H, 2003, P C INT MEAS
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   KEROMYTIS A, 2007, NETWORK SECURITY CUR
   KIM N, 2003, IEEE COMPUT
   Konstantakopoulos T., 2007, ENERGY SCALABILITY O
   KURSUN E, 2004, P WORKSH THERM AW CO
   LEE KJ, 2005, P INT C COMP DES
   LI Y, 2006, P INT S HIGH PERF CO
   MERKEL A, 2005, P WORKSH THERM AW CO
   MONCHIERO M, 2006, P INT C SUP
   MULLINS R, 2004, P INT S COMP ARCH
   MURALIMANOHAR N, 2007, P INT S COMP ARCH
   MUSOLL E, 2008, P INT S QUAL EL DES
   OLIVER J, 2006, P C COMP FRONT
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   POWELL MD, 2004, P INT C ARCH SUPP PR
   ROY K, 1998, P INT C EL CIRC SYST
   SHI W, 2003, P C COMM NETW DISTR
   SHI W, 2005, PROC S ARCH NETW COM
   Skadron K., 2003, P INT S COMP ARCH
   Stavrou K, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/48926
   VANGAL S, 2007, P INT S SOL STAT CIR
NR 42
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 24
DI 10.1145/1698772.1698782
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000010
DA 2024-07-18
ER

PT J
AU Riccobene, E
   Scandurra, P
   Bocchio, S
   Rosti, A
   Lavazza, L
   Mantellini, L
AF Riccobene, Elvinia
   Scandurra, Patrizia
   Bocchio, Sara
   Rosti, Alberto
   Lavazza, Luigi
   Mantellini, Luigi
TI SystemC/C-Based Model-Driven Design for Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Model-driven engineering; embedded systems and SoC design; SystemC UML
   profile; multithread C UML profile; model refinement; MDE; ES; SoC; UML;
   SystemC; C
AB This article summarizes our effort, since 2004 up to the present time, for improving the current industrial Systems-on-Chip and Embedded Systems design by joining the capabilities of the unified modeling language (UML) and SystemC/C programming languages to operate at system-level. The proposed approach exploits the OMG model-driven architecture-a framework for Model-driven Engineering-capabilities of reducing abstract, coarse-grained and platform-independent system models to fine-grained and platform-specific models. We first defined a design methodology and a development flow for the hardware, based on a SystemC UML profile and encompassing different levels of abstraction. We then included a multithread C UML profile for modelling software applications. Both SystemC/C profiles are consistent sets of modelling constructs designed to lift the programming features (both structural and behavioral) of the two coding languages to the UML modeling level. The new codesign flow is supported by an environment, which allows system modeling at higher abstraction levels (from a functional executable level to a register transfer level) and supports automatic code-generation/back-annotation from/to UML models.
C1 [Riccobene, Elvinia] Univ Milan, Dip Tecnol Informaz, Crema, CR, Italy.
   [Scandurra, Patrizia] Univ Bergamo, Dip Ingn Informaz & Metodi Matemat, Dalmine, BG, Italy.
   [Bocchio, Sara; Rosti, Alberto] STMicroelect Lab R&I, Agrate Brianza, Italy.
   [Lavazza, Luigi] Univ Insubria, Dip Informat & Comunicaz, Varese, Italy.
   [Lavazza, Luigi] CEFRIEL, Milan, Italy.
   [Mantellini, Luigi] Ind Dial Face SpA, Milan, Italy.
C3 University of Milan; University of Bergamo; STMicroelectronics;
   University of Insubria
RP Riccobene, E (corresponding author), Univ Milan, Dip Tecnol Informaz, Crema, CR, Italy.
EM elvinia.riccobene@unimi.it; patrizia.scandurra@unibg.it;
   sara.bocchio@st.com; alberto.rosti@st.com; luigi.lavazza@uninsubria.it;
   luigi.mantellini@gmail.com
RI Lavazza, Luigi/AAF-5323-2020; Riccobene, Elvinia/B-7517-2013
OI Lavazza, Luigi/0000-0002-5226-4337; SCANDURRA,
   Patrizia/0000-0002-9209-3624; Riccobene, Elvinia/0000-0002-1400-1026
CR [Anonymous], 2008, OpenMP Application Program Interface
   Arlow Jim., 2002, UML UNIFIED PROCESS
   *ASMETA, 2009, ABSTR STAT MACH META
   Bezivin J., 2005, SOFTWARE SYSTEM MODE, V4, P171, DOI DOI 10.1007/S10270-005-0079-0
   BOCCHIO S, 2007, ASTAGR20077 STMICROE
   BOCCHIO S, 2008, EMBEDDED SYSTEMS SPE
   BOCCHIO S, 2005, P INT DES AUT C ACM
   Borger E., 2003, ABSTRACT STATE MACHI
   BRUSCHI F, 2002, P EUR SYSTEMC US GRO
   CARIONI A, 2008, P FOR SPEC DES LANG
   CARIONI A, 2009, LANGUAGES EMBEDDED S
   Chen JH, 2004, 2004 IEEE CONFERENCE ON CYBERNETICS AND INTELLIGENT SYSTEMS, VOLS 1 AND 2, P234
   CZARNECKI K, 2003, P 2 OOPSLA WORKSH GE
   *ECSI UML WORKSH, 2006, UML PROF EMB SYST
   EDWARDS M, 2003, UML REAL DESIGN EMBE
   *ENT ARCH, 2008, ENT ARCH TOOL
   GARGANTINI A, 2008, P 3 IEEE S IND EMB S
   GARGANTINI A, 2009, BEHAV MODELING EMBED
   Gargantini A, 2008, J UNIVERS COMPUT SCI, V14, P1949
   Groetker T., 2002, SYSTEM DESIGN SYSTEM
   *IEEE, 2006, 1666 IEEE
   Jerraya A., 2004, MULTIPROCESSOR SYSTE
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   KREKU J, 2007, P FOR SPEC DES LANG
   KRUCHTEN P., 1999, Rational Unified Process-An Introduction
   LAVANGNO L, 2003, UML REAL DESIGN EMBE
   LEROUX H, 2003, P 1 WORKSH ADV STAT
   *MARTE, 2008, PTC080608 MARTE
   Martin G, 2005, UML for SOC Design, P1, DOI 10.1007/0-387-25745-4_1
   MARTIN G, 1999, UML VCC
   *MDA, 2003, OMG MOD DRIV ARCH GU
   MOORE T, 2002, P FOR SPEC DES LANG
   MURA M, 2007, P 17 ACM GREAT LAK S, P505
   Nguyen KD, 2005, UML FOR SOC DESIGN, P175, DOI 10.1007/0-387-25745-4_8
   *OSCI GROUP, 2008, OP SYSTEMC IN
   RASLAM W, 2007, P FOR SPEC DES LANG
   Riccobene E, 2006, DES AUT CON, P915, DOI 10.1109/DAC.2006.229412
   Riccobene E., 2005, Proceedings of the ACM International conference on Embedded software, P138
   RICCOBENE E, 2006, P FOR SPEC DES LANG
   RICCOBENE E, 2007, P 4 INT WORKSH MOD B
   RICCOBENE E, 2005, ASTAGR20053 STMICROE
   RICCOBENE E, 2004, P 1 INT WORKSH RAP I
   RICCOBENE E, 2007, ADV DESIGN SPECIFICA
   RICCOBENE E, 2005, P C DES AUT TEST EUR
   Selic B, 2000, COMPUTER, V33, P64, DOI 10.1109/2.846320
   *SPIRIT CONS, 2007, IP XACT SCHEM V1 4
   *SPT, 2003, FORMAL030901 SPT
   *SYSML, 2007, FORMAL20070901 SYSML
   THOMAS F, 2007, P FOR SPEC DES LANG
   *UML, 2008, OMG UN MOD LANG UML
   *UML PROF SWRADIO, 2007, OMG UML PROF SWRADIO
   *UML SOC WORKSH, 2008, UML SOC DES WORKSH
   VARDI MY, 2007, P 44 ANN C DES AUT I
   Zhu Q, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P92
   ZIMMERMAN J, 2008, P C DES AUT TEST EUR
NR 55
TC 20
Z9 22
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 30
DI 10.1145/1550987.1550993
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lysecky, R
   Vahid, F
AF Lysecky, Roman
   Vahid, Frank
TI Design and Implementation of a MicroBlaze-Based Warp Processor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Warp processors; hardware/software
   partitioning; soft processor cores; FPGA; configurable logic;
   just-in-time (JIT) compilation; dynamic optimization
AB While soft processor cores provided by FPGA vendors offer designers with increased flexibility, such processors typically incur penalties in performance and energy consumption compared to hard processor core alternatives. The recently developed technology of warp processing can help reduce those penalties. Warp processing is the dynamic and transparent transformation of critical software regions from microprocessor execution to much faster circuit execution on an FPGA. In this article, we describe an implementation of a warp processor on a Xilinx Virtex-II Pro and Spartan3 FPGAs incorporating one or more MicroBlaze soft processor cores. We further provide a detailed analysis of the energy overhead of dynamically partitioning an application's kernels to hardware executing within an FPGA. Considering an implementation that periodically partitions the executing application once every minute, a MicroBlaze-based warp processor implemented on a Spartan3 FPGA achieves average speedups of 5.8 x and energy reductions of 49% compared to the MicroBlaze soft processor core alone-providing competitive performance and energy consumption compared to existing hard processor cores.
C1 [Lysecky, Roman] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
   [Vahid, Frank] Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
   [Vahid, Frank] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA USA.
C3 University of Arizona; University of California System; University of
   California Riverside; University of California System; University of
   California Irvine
RP Lysecky, R (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
FU National Science Foundation [CCR-0203829]; Semiconductor Research
   Corporation [2005-HJ-1331]
FX This research was supported by the National Science Foundation
   (CCR-0203829) and the Semiconductor Research Corporation (2005-HJ-1331).
CR Balboni A, 1996, FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, P62, DOI 10.1109/HCS.1996.492227
   Burgaz S, 1997, BIOMARKERS, V2, P25, DOI 10.1080/135475097231931
   *EEMBC, 2005, EMB MICR BENCHM CONS
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   Gajski DD, 1998, IEEE T VLSI SYST, V6, P84, DOI 10.1109/92.661251
   Gordon-Ross A., 2003, P 2003 INT C COMP AR, P117
   HALFHILL T, 2003, MIPS EMBRACES CONFIG, P7
   Henkel J, 1998, HARDW SOFTW CODES, P23, DOI 10.1109/HSC.1998.666233
   Henkel J, 1997, DES AUT CON, P691, DOI 10.1145/266021.266323
   HENKEL J, 1996, P DES AUT C DAC 96, P122
   Lysecky R, 2005, ANN IEEE SYM FIELD P, P57
   Lysecky R, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P480, DOI 10.1109/DATE.2004.1268892
   Lysecky R, 2003, DES AUT CON, P334
   LYSECKY R, 2004, P DES AUT C DAC 04, P334
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Stitt G, 2003, DES AUT CON, P250
   Stitt G, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P164, DOI 10.1109/ICCAD.2002.1167529
   Stitt G, 2002, IEEE DES TEST COMPUT, V19, P36, DOI 10.1109/MDT.2002.1047742
   Stitt G., 2006, P INT C COMP AID DES
   Venkataramani G., 2001, PROC 2001 INT C COMP, P116
   VISSERS K, 2004, P C COMP ARCH SYNTH
   Wan M, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P111, DOI 10.1109/CICC.1998.694918
NR 24
TC 30
Z9 33
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 22
DI 10.1145/1509288.1509294
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500006
DA 2024-07-18
ER

PT J
AU Middha, B
   Simpson, M
   Barua, R
AF Middha, Bhuvan
   Simpson, Matthew
   Barua, Rajeev
TI MTSS: Multitask stack sharing for embedded systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE out-of-memory errors; runtime checks; reuse; data compression; stack
   overflow; heap overflow; reliability; cactus stack; meshed stack;
   virtual memory
ID GARBAGE COLLECTION
AB Out-of-memory errors are a serious source of unreliability in most embedded systems. Applications run out of main memory because of the frequent difficulty of estimating the memory requirement before deployment, either because it depends on input data, or because certain language features prevent estimation. The typical lack of disks and virtual memory in embedded systems has a serious consequence when an out-of-memory error occurs. Without swap space, the system crashes if its memory footprint exceeds the available memory by even 1 byte. This work improves reliability for multitasking embedded systems by proposing MTSS, a multitask stack sharing technique. If a task attempts to overflow the bounds of its allocated stack space, MTSS grows its stack into the stack memory space allocated for other tasks. This technique can avoid the out-of-memory error if the extra space recovered is sufficient to complete execution. Experiments show that MTSS is able to recover an average of 54% of the stack space allocated to the overflowing task in the free space of other tasks. In addition, unlike conventional systems, MTSS detects memory overflows, allowing the possibility of remedial action or a graceful exit if the recovered space is not enough. Alternatively, MTSS can be used for decreasing the required physical memory of an embedded system by reducing the initial memory allocated to each of the tasks and recovering the deficit by sharing stack with other tasks. The overheads of MTSS are low: the runtime and energy overheads are 3.1% and 3.2%, on average. These are tolerable given that reliability is the most important concern in virtually all systems, ahead of other concerns, such as runtime and energy.
C1 [Middha, Bhuvan; Simpson, Matthew; Barua, Rajeev] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Middha, B (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM bhuvan@umd.edu
CR [Anonymous], 1998, Modern Compiler Implementation in C
   APPEL AW, 1987, INFORM PROCESS LETT, V25, P275, DOI 10.1016/0020-0190(87)90175-X
   *ARM, 2003, DDI0210B ARM
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   BEHREN RV, 2003, P 19 ACM S OP SYST P, P268
   Bennett MD, 2001, EUROMICRO, P183, DOI 10.1109/EMRTS.2001.934028
   BISWAS S, 2006, ACM T EMBED IN PRESS
   BORROW D, 1973, COMMUN ACM, P591
   Brylow D, 2001, PROC INT CONF SOFTW, P47, DOI 10.1109/ICSE.2001.919080
   BRYLOW D, 2000, STACK SIZE ESTIMATIO
   CARBONE J, 2004, RTC MAGAZINE
   DIONNE DJ, 1998, UCLINUX EMBEDDED LIN
   DURRANT M, 2000, RUNNING LINUX LOW CO
   *GCC, GCC COMP
   Gdb, GDB GNU PROJ DEB
   Grunwald D, 1996, ACM SIGPLAN NOTICES, V31, P50, DOI 10.1145/248209.237149
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   HAUCK EA, 1968, P AFIPS, V32, P245
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Hertz M, 2005, ACM SIGPLAN NOTICES, V40, P313, DOI 10.1145/1103845.1094836
   HOGEN G, 1993, NEW STACK TECHNIQUE
   JAGGER D, 2000, ARM ARCHITECTURE REF
   Kleidermacher D, 2001, EMBED SYST PROGRAM, V14, P22
   MIDDHA B, 2006, THESIS U MARYLAND CO
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   MOORE R, 2001, UNBOUND STACKS STOPP
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   PIZKA M, 1999, P INT C PAR DISTR PR
   Regehr J, 2003, LECT NOTES COMPUT SC, V2855, P306
   SARDESAI DMS, 1998, P INT C PAR DISTR PR
   Silberschatz A., 2004, OPERATING SYSTEMS CO, VSeventh
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Wang Y., 1999, P 6 INT C REAL TIM C
   WITCHEL E, 2002, P 10 INT C ARCH SUPP, P304, DOI DOI 10.1145/605397.605429
   WONG KF, 1994, P ACM S APPL COMP, P493
NR 36
TC 5
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 46
DI 10.1145/1376804.1376814
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400010
DA 2024-07-18
ER

PT J
AU Zhu, YF
   Mueller, F
AF Zhu, Yifan
   Mueller, Frank
TI Exploiting synchronous and asynchronous DVS for feedback EDF scheduling
   on an embedded platform
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; experimentation; real-time systems; scheduling; dynamic
   voltage scaling; feedback control
AB Contemporary processors support dynamic voltage scaling (DVS) to reduce power consumption by varying processor voltage/frequency dynamically. We develop power-aware feedback-DVS algorithms for hard real-time systems that adapt to dynamically changing workloads. The algorithms lower execution speed while guaranteeing timing constraints. We study energy consumption for synchronous and asynchronous DVS switching on a PowerPC board. Energy, measured via data acquisition, is reduced up to 70% over naive DVS for our feedback scheme with 24% peak savings over previous algorithms. These results, albeit differing in quantity, confirm trends observed under simulation. They are the first of their kind on an embedded board.
C1 [Zhu, Yifan; Mueller, Frank] N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
   [Zhu, Yifan; Mueller, Frank] N Carolina State Univ, Ctr Embedded Syst Res, Raleigh, NC 27695 USA.
C3 North Carolina State University; North Carolina State University
RP Zhu, YF (corresponding author), N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
EM mueller@cs.ncsu.edu
CR ANANTARAMAN A, 2004, P IBM PA C 2 C
   [Anonymous], IEEE REAL TIM SYST S
   [Anonymous], P INT S LOW POW EL D
   [Anonymous], P WORKSH COMP OP SYS
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   AYDIN H, 2004, P 11 IEEE REAL TIM E
   BROCK B, 2003, IEEE INT SOC C
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   DUDANI A, 2002, ACM SIGPLAN JOINT C, P213
   Franklin GF., 2002, Feedback control of dynamic systems
   GOVIL K, 1995, 1 INT C MOB COMP NET
   GRUNWALD D, 2000, S OP SYST DES IMPL
   *IBM, IBM SOFTW M DYN POW
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   JEJURIKAR R, 2004, P 16 EUR C REAL TIM
   JEJURIKAR R, 2004, P 10 INT C REAL TIM
   JEJURIKAR R, 2004, P LANG COMP TOOLS EM
   LU C, 2000, P IEEE REAL TIM SYST
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   NOWKA K, 2003, IBM J RES DEV, V47
   PERING T, 1995, S LOW POW EL
   PILLAI P, 2001, S OP SYST PRINC
   POELLABAUER C, 2005, P 11 IEEE REAL TIM E
   SHIN D, 2002, WORKSH POW AW COMP S
   STANKOVIC JA, 1999, P EUROMICRO C REAL T
   Varma A., 2003, CASES 03, P255
   WEISER M, 1994, 1 S OP SYST DES IMPL
   ZHU Y, 2005, ACM SIGPLAN C LANG C, P203
   Zhu YF, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P84, DOI 10.1109/RTTAS.2004.1317252
NR 31
TC 10
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 3
DI 10.1145/1324969.1324972
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chanet, D
   De Sutter, B
   De Bus, B
   Van Put, L
   De Bosschere, K
AF Chanet, Dominique
   De Sutter, Bjorn
   De Bus, Bruno
   Van Put, Ludo
   De Bosschere, Koen
TI Automated reduction of the memory footprint of the Linux kernel
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 15-17, 2005
CL Chicago, IL
SP ACM SIGPLAN, ACM SIGBED
DE experimentation; performance; Linux kernel; operating system;
   compaction; specialization; system calls; compression
ID OPTIMIZATION
AB The limited built-in configurability of Linux can lead to expensive code size overhead when it is used in the embedded market. To overcome this problem, we propose the application of link-time compaction and specialization techniques that exploit the a priori known, fixed runtime environment of many embedded systems. In experimental setups based on the ARM XScale and i386 platforms, the proposed techniques are able to reduce the kernel memory footprint with over 16%. We also show how relatively simple additions to existing binary rewriters can implement the proposed techniques for a complex, very unconventional program, such as the Linux kernel. We note that even after specialization, a lot of seemingly unnecessary code remains in the kernel and propose to reduce the footprint of this code by applying code-compression techniques. This technique, combined with the previous ones, reduces the memory footprint with over 23% for the i386 platform and 28% for the ARM platform. Finally, we pinpoint an important code size growth problem when compaction and compression techniques are combined on the ARM platform.
C1 [Chanet, Dominique; De Sutter, Bjorn; De Bus, Bruno; Van Put, Ludo; De Bosschere, Koen] Univ Ghent, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Chanet, D (corresponding author), Univ Ghent, Elect & Informat Syst Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM dchanet@elis.ugent.be; brdsutte@elis.ugent.be; bdebus@elis.ugent.be;
   lvanput@elis.ugent.be; kdb@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014
CR ANCKAERT B, 2004, P EUR PAR 2004 C, P284
   [Anonymous], 1998, PROCEEDINGS OF THE 2
   BHATIA S, 2004, EMSOFT 04, P7
   CHANET D, 2005, P 2005 ACM SIGPLAN S, P95, DOI DOI 10.1145/1065910.1065925
   CITRON D, 2004, EMSOFT 04 P 4 ACM IN, P297
   Clausen LR, 2000, ACM T PROGR LANG SYS, V22, P471, DOI 10.1145/353926.353933
   Cohn R, 1997, PROCEEDINGS OF THE USENIX WINDOWS NT WORKSHOP, P17
   CORLISS ML, 2003, P C LANG COMP TOOLS, P232
   COURS J, 2004, THESIS U ILLINOIS UR
   De Bus B, 2003, COMMUN ACM, V46, P41, DOI 10.1145/859670.859696
   De Sutter B, 2005, ACM T PROGR LANG SYS, V27, P882, DOI 10.1145/1086642.1086645
   De Sutter B, 2002, ACM SIGPLAN NOTICES, V37, P275, DOI 10.1145/583854.582445
   Debray S., 2002, PLDI 02 P ACM SIGPLA, P95
   Debray SK, 2000, ACM T PROGR LANG SYS, V22, P378, DOI 10.1145/349214.349233
   DEBUS B, 2004, P 2004 ACM SIGPLAN S, P211
   DEBUS B, 2005, THESIS GHENT U
   Denys G, 2002, ACM COMPUT SURV, V34, P450, DOI 10.1145/592642.592644
   DESUTTER B, 2001, P ACM SIGPLAN WORKSH, P29
   DESUTTER B, 2006, ACM T EMBED IN PRESS
   EVANS WS, 2001, PLDI 01 P ACM SIGPLA, P148
   Fassino JP, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P73
   FLOWER R, 2001, P 4 WORKSH FEEDB DIR
   FORD B, 1997, S OP SYST PRINC, P38
   Franz M, 1997, COMMUN ACM, V40, P87, DOI 10.1145/265563.265576
   Franz M, 1997, LECT NOTES COMPUT SC, V1222, P263
   FRASER C, 1999, P ACM SIGPLAN 1999 C, P242
   Gay David., 2003, PLDI 03, P1
   Hind Michael., 2001, 2001 ACM SIGPLAN SIG
   Kemp TM, 1998, IBM J RES DEV, V42, P807, DOI 10.1147/rd.426.0807
   KIROVSKI D, 1997, P 30 ANN INT S MICR
   KRINTZ C, 2005, IPDPS 05 P 19 IEEE I, P219
   Lee CT, 2004, J INF SCI ENG, V20, P1093
   Lekatsas H, 2003, DES AUT CON, P306
   LEVINE J.R., 2000, LINKERS LOADERS
   LINN C, 2004, STACK ANAL X86 EXECU
   MADOU M, 2004, P 2004 INT C EMB SYS
   McNamee D, 2001, ACM T COMPUT SYST, V19, P217, DOI 10.1145/377769.377778
   McVoy L., 1996, USENIX ANN TECHN C
   Muchnick S., 1997, ADV COMPILER DESIGN
   Muth R, 2001, SOFTWARE PRACT EXPER, V31, P67, DOI 10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A
   PROEBSTING TA, 1995, PRINCIPLES PROGRAMMI, P322
   PUGH W, 1999, P 1999 ACM SIGPLAN C, P247
   ROS M, 2003, P INT C COMP ARCH SY, P95
   SCHMIDT W, IBM SYSTEMS J, V37
   SCHWARZ, 2001, P 2001 WORKSH BIN RE
   SPEER S, 1994, 1994 WINT USENIX C J, P181
   SRIVASTAVA A, 1994, P ACM SIGPLAN C PROG, P49
   Tamches A, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P117
   TAMCHES A, 2001, WORKSH BIN TRANSL WB
   *TRIMEDIA TECHN IN, 2000, TRUNEDUA32 ARCH
   [No title captured]
NR 51
TC 5
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 23
DI 10.1145/1274858.1274861
PG 48
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LD
UT WOS:000256880600003
DA 2024-07-18
ER

PT J
AU Lemaire, E
   Miramond, B
   Bilavarn, S
   Saoud, H
   Abderrahmane, N
AF Lemaire, Edgar
   Miramond, Benoit
   Bilavarn, Sebastien
   Saoud, Hadi
   Abderrahmane, Nassim
TI Synaptic Activity and Hardware Footprint of Spiking Neural Networks in
   Digital Neuromorphic Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware -> Hardware accelerators; Power estimation and optimization;
   Computing methodologies -> Neural networks; Bio-inspired approaches
ID OPTIMIZATION
AB Spiking neural networks are expected to bring high resources, power, and energy efficiency to machine learning hardware implementations. In this regard, they could facilitate the integration of Artificial Intelligence in highly constrained embedded systems, such as image classification in drones or satellites. If their logic resource efficiency is widely accepted in the literature, their energy efficiency still remains debated. In this article, a novel high-level metric is used to characterize the expected energy efficiency gain when using Spiking Neural Networks (SNN) instead of Formal Neural Networks (FNN) for hardware implementation: Synaptic Activity Ratio (SAR). This metric is applied to a selection of classification tasks including images and 1D signals. Moreover, a high-level estimator for logic resources, power usage, execution time, and energy is introduced for neural network hardware implementations on FPGA, based on four existing accelerator architectures covering both sequential and parallel implementation paradigms for both spiking and formal coding domains. This estimator is used to evaluate the reliability of the Synaptic Activity Ratio metric to characterize spiking neural network energy efficiency gain on the proposed dataset benchmark. This study led to the conclusion that spiking domain offers significant power and energy savings in sequential implementations. This study also shows that synaptic activity is a critical factor that must be taken into account when addressing low-energy systems.
C1 [Lemaire, Edgar; Saoud, Hadi] Thales Res & Technol, Palaiseau, France.
   [Lemaire, Edgar; Miramond, Benoit; Bilavarn, Sebastien; Abderrahmane, Nassim] Univ Cote dAzur, LEAT, Nice, France.
C3 Thales Group; Universite Cote d'Azur
RP Lemaire, E (corresponding author), Thales Res & Technol, Palaiseau, France.; Lemaire, E (corresponding author), Univ Cote dAzur, LEAT, Nice, France.
EM edgar.lemaire@univ-cotedazur.com; benoit.miramond@univ-cotedazur.fr;
   sebastien.bilavarn@univ-cotedazur.fr; hadi.saoud@thalesgroup.com;
   nassim.abderrahmane@univ-cotedazur.fr
OI Miramond, Benoit/0000-0002-1229-7046; Nassim,
   Abderrahmane/0000-0002-9405-0417
FU Thales Research Technology (Fr); ANRT (Association Nationale de
   Recherche Technologie); University Cote d'Azur
FX This work is funded by Thales Research Technology (Fr), ANRT
   (Association Nationale de Recherche & Technologie), and University Cote
   d'Azur.
CR Abbott LF, 1999, BRAIN RES BULL, V50, P303, DOI 10.1016/S0361-9230(99)00161-6
   Abderrahmane N, 2020, NEURAL NETWORKS, V121, P366, DOI 10.1016/j.neunet.2019.09.024
   Agarap AF, 2018, arXiv, DOI 10.48550/arXiv.1803.08375
   Arcos-García A, 2018, NEURAL NETWORKS, V99, P158, DOI 10.1016/j.neunet.2018.01.005
   Bichler O., 2017, MANUAL AVAILABLE GIT
   Bing Han, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12355), P388, DOI 10.1007/978-3-030-58607-2_23
   Burbank KS, 2015, PLOS COMPUT BIOL, V11, DOI 10.1371/journal.pcbi.1004566
   Byerly A, 2021, Arxiv, DOI arXiv:2001.09136
   Camuñas-Mesa LA, 2018, FRONT NEUROSCI-SWITZ, V12, DOI 10.3389/fnins.2018.00063
   Cao YQ, 2015, INT J COMPUT VISION, V113, P54, DOI 10.1007/s11263-014-0788-3
   Cheung Kit, 2012, Artificial Neural Networks and Machine Learning - ICANN 2012. Proceedings of the 22nd International Conference on Artificial Neural Networks, P113, DOI 10.1007/978-3-642-33269-2_15
   Connor M., 2016, arXiv, DOI DOI 10.48550/ARXIV.1602.08323
   Davidson S, 2021, FRONT NEUROSCI-SWITZ, V15, DOI 10.3389/fnins.2021.651141
   Fang HW, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415608
   Gollisch T, 2008, SCIENCE, V319, P1108, DOI 10.1126/science.1149639
   GORMAN RP, 1988, NEURAL NETWORKS, V1, P75, DOI 10.1016/0893-6080(88)90023-8
   Hamdan M.K., 2018, VHDL auto-generation tool for optimized hardware acceleration of convolutional neural networks on FPGA (VGT)
   Han B, 2016, IEEE IJCNN, P971
   Ju XP, 2020, NEURAL COMPUT, V32, P182, DOI 10.1162/neco_a_01245
   Khacef L, 2018, IEEE IJCNN
   Khacef Lyes, 2020, Zenodo, DOI 10.5281/ZENODO.3515934
   Khodamoradi Alireza, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P194, DOI 10.1145/3431920.3439283
   Krizhevsky A., 2010, UNPUB, V40, P1
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Kundu S, 2021, IEEE WINT CONF APPL, P3952, DOI 10.1109/WACV48630.2021.00400
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lemaire Edgar, 2020, IEEE INT SYMP CIRC S
   Neftci EO, 2019, IEEE SIGNAL PROC MAG, V36, P51, DOI 10.1109/MSP.2019.2931595
   O'Shea TJ, 2018, IEEE J-STSP, V12, P168, DOI 10.1109/JSTSP.2018.2797022
   Orchard G, 2015, IEEE T PATTERN ANAL, V37, P2028, DOI 10.1109/TPAMI.2015.2392947
   Panda P, 2020, FRONT NEUROSCI-SWITZ, V14, DOI 10.3389/fnins.2020.00653
   Portelli G, 2016, ENEURO, V3, DOI 10.1523/ENEURO.0134-15.2016
   Rathi N, 2023, IEEE T NEUR NET LEAR, V34, P3174, DOI 10.1109/TNNLS.2021.3111897
   RUMELHART DE, 1986, NATURE, V323, P533, DOI 10.1038/323533a0
   Sengupta A, 2019, FRONT NEUROSCI-SWITZ, V13, DOI 10.3389/fnins.2019.00095
   Stallkamp J, 2012, NEURAL NETWORKS, V32, P323, DOI 10.1016/j.neunet.2012.02.016
   Tavanaei A, 2019, NEURAL NETWORKS, V111, P47, DOI 10.1016/j.neunet.2018.12.002
   Thorpe Simon, 2022, COMPUTATIONAL NEUROS, V21, P113
   Wang RC, 2013, FRONT NEUROSCI-SWITZ, V7, DOI 10.3389/fnins.2013.00014
   Warden P, 2018, Arxiv, DOI arXiv:1804.03209
   Wu JY, 2019, 2019 5TH INTERNATIONAL CONFERENCE ON EVENT-BASED CONTROL, COMMUNICATION, AND SIGNAL PROCESSING (EBCCSP), DOI 10.1109/ebccsp.2019.8836892
NR 41
TC 5
Z9 5
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 75
DI 10.1145/3520133
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900009
DA 2024-07-18
ER

PT J
AU Desai, H
   Nardello, M
   Brunelli, D
   Lucia, B
AF Desai, Harsh
   Nardello, Matteo
   Brunelli, Davide
   Lucia, Brandon
TI Camaroptera: A Long-range Image Sensor with Local Inference for Remote
   Sensing Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy-harvesting sensor; batteryless computing; edge computing;
   long-range sensing; long-lifetime sensing
ID BACKSCATTER
AB Batteryless image sensors present an opportunity for long-life, long-range sensor deployments that require zero maintenance, and have low cost. Such deployments are critical for enabling remote sensing applications, e.g., instrumenting national highways, where individual devices are deployed far ( kms away) from supporting infrastructure. In this work, we develop and characterize Camaroptera, the first batteryless image-sensing platform to combine energy-harvesting with active, long-range (LoRa) communication. We also equip Camaroptera with a Machine Learning-based processing pipeline to mitigate costly, long-distance communication of image data. This processing pipeline filters out uninteresting images and only transmits the images interesting to the application. We show that compared to running a traditional Sense-and-Send workload, Camaroptera's Local Inference pipeline captures and sends upto 12x more images of interest to an application. By performing Local Inference, Camaroptera also sends upto 6.5x fewer uninteresting images, instead using that energy to capture upto 14.7x more new images, increasing its sensing effectiveness and availability. We fully prototype the Camaroptera hardware platform in a compact, 2 cm x 3 cmx 5 cmvolume. Our evaluation demonstrates the viability of a batteryless, remote, visual-sensing platform in a small package that collects and usefully processes acquired data and transmits it over long distances (kms), while being deployed for multiple decades with zero maintenance.
C1 [Desai, Harsh; Lucia, Brandon] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
   [Nardello, Matteo; Brunelli, Davide] Univ Trento, Via Sonunar 9, I-38123 Trento, TN, Italy.
C3 Carnegie Mellon University; University of Trento
RP Desai, H (corresponding author), Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM harshd@andrew.cmu.edu; matteo.nardello@unitn.it;
   davide.brunelli@unitn.it; blucia@andrew.cmu.edu
RI Nardello, Matteo/AIC-7675-2022
OI Nardello, Matteo/0000-0003-3126-1177; Desai, Harsh/0000-0002-8540-712X
FU CONIX Research Center - DARPA
FX This work was supported in part by the CONIX Research Center, one of six
   centers in JUMP, a Semiconductor Research Corporation (SRC) program
   sponsored by DARPA.
CR Adkins J, 2018, 2018 17TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P188, DOI 10.1109/IPSN.2018.00047
   Amazon, AMAZON MECH TURK
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   AVX, 2019, BESTCAP R ULTRA LOW
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Berthou G, 2019, IEEE T COMPUT, V68, P1390, DOI 10.1109/TC.2018.2889080
   Campbell B, 2016, IEEE PERVAS COMPUT, V15, P45, DOI 10.1109/MPRV.2016.66
   Campbell Bradford., 2016, Proceedings of the 2016 International Conference on Embedded Wireless Systems and Networks, EWSN'16, P331
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Council of Economic Advisors to President Barack Obama, 2010, SRENGTH RUR INFR
   Courbariaux Matthieu, 2015, ABS151100363 CORFR
   Dally WJ, 2008, COMPUTER, V41, P27, DOI 10.1109/MC.2008.224
   Denby B, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P939, DOI 10.1145/3373376.3378473
   Dongare Adwait, 2017, 2017 IEEE International Conference on Pervasive Computing and Communications Workshops (PerCom Workshops), P569, DOI 10.1109/PERCOMW.2017.7917625
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Eletreby R, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P309, DOI 10.1145/3098822.3098845
   Ensworth JF, 2017, IEEE T MICROW THEORY, V65, P3360, DOI 10.1109/TMTT.2017.2687866
   Fraternali F, 2018, BUILDSYS'18: PROCEEDINGS OF THE 5TH CONFERENCE ON SYSTEMS FOR BUILT ENVIRONMENTS, P168, DOI 10.1145/3276774.3282822
   Ganesan K, 2019, INT S HIGH PERF COMP, P211, DOI 10.1109/HPCA.2019.00039
   Giordano M., 2020, P 8 INT WORKSH EN HA, P29, DOI DOI 10.1145/3417308.3430273
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gobieski Graham, 2019, P 52 IEEE ACM INT S
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hester Josiah, 2016, Proceedings of the 14th ACM Conference on Embedded Network Sensor Systems CD-ROM, P216, DOI [DOI 10.1145/2994551.2994554, 10.1145/2994551.2994554]
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Himax Technologies Inc, 2018, HM01B0 ULTR LOW POW
   HopeRF, 2019, RFM95W LORA MODULE
   Hung CC, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P115, DOI 10.1109/SEC.2018.00016
   IXYS', 2016, TECH REP
   Jackson N, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P193, DOI 10.1145/3302506.3310400
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Karagozler M.E., 2013, Proceedings of the 26th annual ACM symposium on User interface software and technology - UIST '13, P23, DOI [DOI 10.1145/2501988.2502054, 10.1145/2501988.2502054]
   Kellogg B, 2016, 13TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI '16), P151
   Kellogg B, 2014, SIGCOMM'14: PROCEEDINGS OF THE 2014 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P607, DOI [10.1145/2619239.2626319, 10.1145/2740070.2626319]
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liando JC, 2019, ACM T SENSOR NETWORK, V15, DOI 10.1145/3293534
   Lin Jeng-Hau, 2018, ABS180307125 CORR
   Linear Technology, 2010, LTC3105 DC DC CONV
   Liu Ting., 2004, Proceedings of the 2nd international conference on Mobile systems, applications, and services, P256, DOI DOI 10.1093/HMG/DDW104
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Lucia Brandon, 2017, P 2 SUMMIT ADV PROGR, V71, DOI [10.4230/LIPIcs.SNAPL.2017.8, DOI 10.4230/LIPICS.SNAPL.2017.8]
   Ma KS, 2018, ACM SIGPLAN NOTICES, V53, P782, DOI [10.1145/3173162.3177154, 10.1145/3296957.3177154]
   Ma KS, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P204, DOI 10.1145/3123939.3124533
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Magno M, 2017, DES AUT TEST EUROPE, P1528, DOI 10.23919/DATE.2017.7927233
   Manchester Zac., 2015, KickSat
   Mekki K, 2019, ICT EXPRESS, V5, P1, DOI 10.1016/j.icte.2017.12.005
   Microchip, 2017, MIC841 COMP REF ADJ
   Miguel JS, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P600, DOI [10.1109/MICRO.2018.00055, 10.1109/MICR0.2018.00055]
   Mirhoseini A, 2013, INT CONF PERVAS COMP, P216, DOI 10.1109/PerCom.2013.6526735
   Moodstocks, 2016, JPEC A JPEG ENCODER
   Naderiparizi S, 2018, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI'18), P233
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Peng Y, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P147, DOI 10.1145/3230543.3230567
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Semtech, 2019, SX127X TRANSC DAT
   Sparks P., 2017, White Paper
   Stanley-Marbell P, 2020, IEEE MICRO, V40, P57, DOI 10.1109/MM.2019.2951004
   STMicroelectronics, 2014, NUCLEO G474RE
   Streiffer C, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134457
   Talla Vamsi, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3130970
   Texas Instruments, 2018, MSP430FR599 MIX SIGN
   Texas Instruments, 2015, TPS61070 S BOOST CON
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Villanueva D, 2018, ESTUDIOS BIOECONOMIA
   Wang AR, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P243
   Wang JX, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P301
   Wang JJ, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P159, DOI 10.1109/SEC.2018.00019
   Yang C., 2017, IEEE INFOCOM SER, DOI 10.1109/infocom.2017.8057162
   Yildirim KS, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P41, DOI 10.1145/3274783.3274837
   Zhang H., 2011, MOO BATTERYLESS COMP
   Zhao Yi., 2015, Proceedings of the 2015 ACM International Joint Conference on Pervasive and Ubiquitous Computing and Proceedings of the 2015 ACM International Symposium on Wearable Computers, P369, DOI DOI 10.1145/2800835.2800912
NR 80
TC 13
Z9 14
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 32
DI 10.1145/3510850
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100012
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Lin, WT
   Cheng, HY
   Yang, CL
   Lin, MY
   Lien, K
   Hu, HW
   Chang, HS
   Li, HP
   Chang, MF
   Tsou, YT
   Nien, CF
AF Lin, Wei-Ting
   Cheng, Hsiang-Yun
   Yang, Chia-Lin
   Lin, Meng-Yao
   Lien, Kai
   Hu, Han-Wen
   Chang, Hung-Sheng
   Li, Hsiang-Pang
   Chang, Meng-Fan
   Tsou, Yen-Ting
   Nien, Chin-Fu
TI DL-RSIM: A Reliability and Deployment Strategy Simulation Framework for
   ReRAM-based CNN Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Simulation framework; processing-in-memory; resistive random access
   memory; deep learning accelerator; reliability; energy efficiency
AB Memristor-based deep learning accelerators provide a promising solution to improve the energy efficiency of neuromorphic computing systems. However, the electrical properties and crossbar structure of memristors make these accelerators error-prone. In addition, due to the hardware constraints, the way to deploy neural network models on memristor crossbar arrays affects the computation parallelism and communication overheads. To enable reliable and energy-efficient memristor-based accelerators, a simulation platform is needed to precisely analyze the impact of non-ideal circuit/device properties on the inference accuracy and the influence of different deployment strategies on performance and energy consumption. In this paper, we propose a flexible simulation framework, DL-RSIM, to tackle this challenge. A rich set of reliability impact factors and deployment strategies are explored by DL-RSIM, and it can be incorporated with any deep learning neural networks implemented by TensorFlow. Using several representative convolutional neural networks as case studies, we show that DL-RSIM can guide chip designers to choose a reliability-friendly design option and energy-efficient deployment strategies and develop optimization techniques accordingly.
C1 [Lin, Wei-Ting; Yang, Chia-Lin; Lin, Meng-Yao; Lien, Kai; Tsou, Yen-Ting] Natl Taiwan Univ, 1,Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
   [Cheng, Hsiang-Yun; Nien, Chin-Fu] Acad Sinica, 128 Acad Rd,Sect 2, Taipei 11529, Taiwan.
   [Hu, Han-Wen; Chang, Hung-Sheng; Li, Hsiang-Pang] Macronix Int Co Ltd, 16,Li Hsin Rd,Sci Pk, Hsinchu 30078, Taiwan.
   [Chang, Meng-Fan] Natl Tsing Hua Univ, 101,Sect 2,Kuang Fu Rd, Hsinchu 30013, Taiwan.
C3 National Taiwan University; Academia Sinica - Taiwan; Macronix
   International Company; National Tsing Hua University
RP Lin, WT (corresponding author), Natl Taiwan Univ, 1,Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
EM r06944031@ntu.edu.tw; hycheng@citi.sinica.edu.tw; yangc@csie.ntu.edu.tw;
   r05922028@ntu.edu.tw; r08922178@ntu.edu.tw; paddingtonhu@mxic.com.tw;
   billchang@mxic.com.tw; sbli@mxic.com.tw; mfchang@ee.nthu.edu.tw;
   r07922132@ntu.edu.tw; watchmannien@citi.sinica.edu.tw
RI Cheng, Hsiang-Yun/ABC-3232-2020; Hu, Hanwen/JJY-5625-2023
OI Cheng, Hsiang-Yun/0000-0002-8983-9835; Hu, Han-Wen/0000-0002-7985-9939
FU Ministry of Science and Technology of Taiwan
   [MOST-109-2221-E-002-147-MY3, MOST-107-2923-E-001-001-MY3,
   MOST-109-2221-E-001-012-MY3]; Delta Electronics [110HT907002]; Macronix
   Inc., Hsin-chu, Taiwan [109-S-C24]
FX This work was supported in part by research grants from the Ministry of
   Science and Technology of Taiwan (MOST-109-2221-E-002-147-MY3,
   MOST-107-2923-E-001-001-MY3, MOST-109-2221-E-001-012-MY3), Delta
   Electronics (110HT907002), and sponsored by Macronix Inc., Hsin-chu,
   Taiwan (109-S-C24).
CR Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Bojnordi MN, 2016, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2016.7446049
   Chakraborty I, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218688
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Hsu K. C., 2015, PROC INT C SOLID STA, P1168
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Ji Y, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P733, DOI 10.1145/3297858.3304048
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2012, LEARNING MULTIPLE LA
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee MKF, 2019, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3291054
   Li B., 2020, IEEEACM INT C COMPUT, P1
   Saberi M, 2011, IEEE T CIRCUITS-I, V58, P1736, DOI 10.1109/TCSI.2011.2107214
   Sermanet P., 2014, ARXIVCSCV13126229
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Sun Y, 2014, PROC CVPR IEEE, P1891, DOI 10.1109/CVPR.2014.244
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wu Yannan Nellie, 2020, 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), P116, DOI 10.1109/ISPASS48437.2020.00024
   Xia LX, 2018, IEEE T COMPUT AID D, V37, P1009, DOI 10.1109/TCAD.2017.2729466
NR 25
TC 4
Z9 4
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 24
DI 10.1145/3507639
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100004
DA 2024-07-18
ER

PT J
AU Eldstål-Ahrens, A
   Arelakis, A
   Sourdis, I
AF Eldstal-Ahrens, Albin
   Arelakis, Angelos
   Sourdis, Ioannis
TI L<SUP>2</SUP>C: Combining Lossy and Lossless Compression on Memory and
   I/O
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memory compression; approximate computing; lossy compression
AB In this article, we introduce (LC)-C-2, a hybrid lossy/lossless compression scheme applicable both to the memory subsystem and I/O traffic of a processor chip. (LC)-C-2 employs general-purpose lossless compression and combines it with state-of-the-art lossy compression to achieve compression ratios up to 16:1 and to improve the utilization of chip's bandwidth resources. Compressing memory traffic yields lower memory access time, improving system performance, and energy efficiency. Compressing I/O traffic offers several benefits for resource-constrained systems, including more efficient storage and networking. We evaluate (LC)-C-2 as a memory compressor in simulation with a set of approximation-tolerant applications. (LC)-C-2 improves baseline execution time by an average of 50% and total system energy consumption by 16%. Compared to the lossy and lossless current state-of-the-art memory compression approaches, (LC)-C-2 improves execution time by 9% and 26%, respectively, and reduces system energy costs by 3% and 5%, respectively. I/O compression efficacy is evaluated using a set of real-life datasets. (LC)-C-2 achieves compression ratios of up to 10.4:1 for a single dataset and on average about 4:1, while introducing no more than 0.4% error.
C1 [Eldstal-Ahrens, Albin; Sourdis, Ioannis] Chalmers Univ Technol, Rannvagen 6, Gothenburg, Sweden.
   [Arelakis, Angelos] ZeroPoint Technol AB, Gothenburg, Sweden.
C3 Chalmers University of Technology
RP Eldstål-Ahrens, A (corresponding author), Chalmers Univ Technol, Rannvagen 6, Gothenburg, Sweden.
EM eldstal@chalmers.se; angelos.arelakis@zptcorp.com; sourdis@chalmers.se
OI Eldstal-Ahrens, Albin/0000-0001-9690-0801
FU Swedish Research Council [2014-622]
FX This work is supported by the Swedish Research Council (contract number
   2014-622) under the ACE project. Authors' addresses: A. Eldstal-Ahrens
   and I. Sourdis, Chalmers University of Technology, Rannvagen 6,
   Gothenburg, Sweden; emails: {eldstal, sourdis}@chalmers.se;A.Arelakis,
   ZeroPoint Technologies AB, Gothenburg, Sweden; email: angelos.
   arelakis@zptcorp.com.
CR Abali B, 2020, ANN I S COM, P1, DOI 10.1109/ISCA45697.2020.00012
   Adedeji K.B., 2020, Journal of Applied Science Process Engineering, V7, P554, DOI [10.33736/jaspe.2272.2020, DOI 10.33736/JASPE.2272.2020]
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   Alameldeen Alaa R, 2018, OPPORTUNISTIC COMPRE
   Alvarez C, 2005, IEEE T COMPUT, V54, P922, DOI 10.1109/TC.2005.119
   Angerd Alexadra, 2020, P 49 INT C PAR PROC
   Angerd A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3151032
   Ansumali S, 2003, EUROPHYS LETT, V63, P798, DOI 10.1209/epl/i2003-00496-6
   Arelakis A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P38, DOI 10.1145/2830772.2830823
   Arelakis A, 2014, CONF PROC INT SYMP C, P145, DOI 10.1109/ISCA.2014.6853231
   Benini L, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, P866
   Blalock Davis, 2018, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V2, DOI 10.1145/3264903
   Campobello G, 2018, EUR SIGNAL PR CONF, P777, DOI 10.23919/EUSIPCO.2018.8553597
   Chen X, 2010, IEEE T VLSI SYST, V18, P1196, DOI 10.1109/TVLSI.2009.2020989
   Chippa VK, 2013, DES AUT CON
   Choukse E, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P546, DOI [10.1109/MICR0.2018.00051, 10.1109/MICRO.2018.00051]
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   De Vito S, 2008, SENSOR ACTUAT B-CHEM, V129, P750, DOI 10.1016/j.snb.2007.09.060
   Deepu CJ, 2017, IEEE T BIOMED CIRC S, V11, P245, DOI 10.1109/TBCAS.2016.2591923
   Di S, 2016, INT PARALL DISTRIB P, P730, DOI 10.1109/IPDPS.2016.11
   Doggett M, 2012, IEEE MICRO, V32, P136, DOI 10.1109/MM.2012.44
   Dusser Julien., 2011, P 6 INT C HIGH PERFO, P77, DOI [10.1145/1944862.1944876, DOI 10.1145/1944862.1944876]
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   Eldstal-Ahrens A, 2018, 1D K MEANS OPEN SOUR
   Eldstal-Ahrens A, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3424668
   Eldstal-Damlin A, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337824
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Fonollosa J, 2015, SENSOR ACTUAT B-CHEM, V215, P618, DOI 10.1016/j.snb.2015.03.028
   Gantz J., 2012, The Digital Universe in 2020: Big Data, Bigger Digital Shadows, and Biggest Growth in the Far East, V2012, P1
   Genbrugge D, 2010, INT S HIGH PERF COMP, P307
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Goldschneider J. R, 1997, THESIS U WASHINGTON
   Helwig N, 2015, IEEE IMTC P, P210, DOI 10.1109/I2MTC.2015.7151267
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hong S, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P326, DOI 10.1109/MICRO.2018.00034
   Jain AS, 2016, C PROC SOC EXP MECH, P1, DOI 10.1007/978-3-319-21611-9_1
   Jevdjic D, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P361, DOI 10.1145/3037697.3037718
   Judd P, 2016, ICS 16, P1, DOI DOI 10.1145/2925426.2926294
   Kanakagiri Raghavendra, 2017, MBZIP ACM T ARCHIT C, V14, P1
   Khelifati A, 2019, IEEE INT CONF BIG DA, P2289, DOI 10.1109/BigData47090.2019.9005580
   Kim J, 2016, CONF PROC INT SYMP C, P329, DOI 10.1109/ISCA.2016.37
   Kim S, 2017, INT CONFER PARA, P206, DOI 10.1109/PACT.2017.12
   Lal S, 2019, DES AUT TEST EUROPE, P1184, DOI [10.23919/DATE.2019.8714810, 10.23919/date.2019.8714810]
   Lantmateriet, 2016, SWEDISH TOPOLOGICAL
   Lobov S, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18041122
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Makonin S, 2016, SCI DATA, V3, DOI 10.1038/sdata.2016.37
   Malek A, 2017, MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P96, DOI 10.1145/3132402.3132443
   McGlynn T, 1998, IAU SYMP, P465
   Miguel JS, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P50, DOI 10.1145/2830772.2830790
   Moon A, 2017, IEEE HIGH PERF EXTR
   Muralimanohar N., 2008, HP LAB, V27, P22
   NASA/Jpl, 2019, JPL SMAP LEV 3 CAP S, DOI [10.5067/smp43-3tpcs, DOI 10.5067/SMP43-3TPCS]
   NVIDIA, 2015, TEGR 11 NVIDIA NEW M
   Pavlovic M, 2011, I S WORKL CHAR PROC, P159, DOI 10.1109/IISWC.2011.6114176
   Pekhimenko G, 2012, INT CONFER PARA, P377
   Pekhimenko Gennady, 2012, P 21 INT C PAR ARCH, P172
   Quinn M. J., 2004, COMPUTER SCI SERIES
   Ranjan A, 2020, IEEE T VLSI SYST, V28, P980, DOI 10.1109/TVLSI.2020.2970041
   Rogers B, 2009, CONF PROC INT SYMP C, P371, DOI 10.1145/1555815.1555801
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sampson A, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2644808
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   San Miguel J, 2014, INT SYMP MICROARCH, P127, DOI 10.1109/MICRO.2014.22
   Sathish V, 2012, INT CONFER PARA, P325
   SEZNEC A, 1994, CONF PROC INT SYMP C, P384
   Shafiee A, 2014, INT S HIGH PERF COMP, P638, DOI 10.1109/HPCA.2014.6835972
   Stojkoska BR, 2017, 2017 25TH TELECOMMUNICATION FORUM (TELFOR), P392
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Swedish Meteorological and Hydrological Institute, 2020, STRANG A MES MOD SOL
   Thwaites B, 2014, INT CONFER PARA, P493, DOI 10.1145/2628071.2628110
   Ukil A, 2015, INT CONF ACOUST SPEE, P5515, DOI 10.1109/ICASSP.2015.7179026
   Ukil A, 2015, IEEE DATA COMPR CONF, P303, DOI 10.1109/DCC.2015.66
   University of Chicago ASCF Center, 2018, FLASH4 US GUID
   Vecchio M, 2014, IEEE T WIREL COMMUN, V13, P1088, DOI 10.1109/TWC.2013.121813.130993
   Vestergaard R, 2019, IEEE GLOB COMM CONF, DOI [10.1109/globecom38437.2019.9014012, 10.1109/globecom38437.2019.9013957]
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Yazdanbakhsh A, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2836168
NR 79
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 12
DI 10.1145/3481641
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400007
OA Green Published
DA 2024-07-18
ER

PT J
AU Fard, MM
   Hasanloo, M
   Kargahi, M
AF Fard, Mahdi Mohammadpour
   Hasanloo, Mahmood
   Kargahi, Mehdi
TI Analytical Program Power Characterization for Battery Depletion-time
   Estimation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Battery-operated devices; power characterization; worst-case energy
   consumption; battery unavailable charge; failure time
ID ENERGY; MODEL; SUPERCAPACITOR; LIFETIME
AB Appropriate battery selection is a major design decision regarding the fast growth of battery-operated devices like space rovers, wireless sensor network nodes, rescue robots, and so on. Many such systems are mission critical, where estimation of the battery depletion time has an important role in the design efficiency with regard to the mission time. Accurate characterization of the system power usage pattern is essential for such an estimation. The following complexities exist: (1) The system behavior changes during interaction with the physical world, (2) the power consumption varies as the runtime progresses, (3) the total delivered battery charge has non-linear dependency on the power variability, and (4) design-time exhaustive study about runtime execution paths is almost impossible. This article presents an analytical method to first characterize the power variability of a given embedded program modeled by a directed acyclic graph, concerning the first and the second complexities. To include the third complexity, however, the concept of Worst-case Power Consumption Trace (WPCT) is proposed toward the worst-case scenario in terms of charge depletion for a given battery. A polynomial algorithm is also presented to construct WPCT and use it to estimate a tight lower bound for the system energy depletion time, i.e., its failure time, avoiding an exhaustive study. Comparisons between the analytical and simulation results reveal less than 3.4% of error in the bound estimations for the considered setups.YY
C1 [Fard, Mahdi Mohammadpour; Hasanloo, Mahmood; Kargahi, Mehdi] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, North Kargar Av, Tehran 1439957131, Iran.
   [Kargahi, Mehdi] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 University of Tehran
RP Fard, MM (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, North Kargar Av, Tehran 1439957131, Iran.
EM m.pourfard@ut.ac.ir; m.hasanloo@ut.ac.ir; kargahi@ut.ac.ir
RI Kargahi, Mehdi/Y-6352-2019
OI Kargahi, Mehdi/0000-0001-9300-4665
CR [Anonymous], 2010, P USENIX ANN TECH C
   Ardestani EK, 2013, INT S HIGH PERF COMP, P448, DOI 10.1109/HPCA.2013.6522340
   Bazzaz M, 2013, IEEE T INSTRUM MEAS, V62, P1927, DOI 10.1109/TIM.2013.2248288
   Bisgaard Morten, 2016, P INT S FORM METH, P261
   Cammarano A, 2012, IEEE INT CONF MOB, P75, DOI 10.1109/MASS.2012.6502504
   Chowdhury P, 2005, IEEE T VLSI SYST, V13, P226, DOI 10.1109/TVLSI.2004.840771
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fu N, 2018, SUSTAIN COMPUT-INFOR, V18, P1, DOI 10.1016/j.suscom.2018.02.007
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hartung R, 2018, PROCEEDINGS OF THE 12TH INTERNATIONAL WORKSHOP ON WIRELESS NETWORK TESTBEDS, EXPERIMENTAL EVALUATION & CHARACTERIZATION (WINTECH'18), P68, DOI 10.1145/3267204.3267208
   Hasanloo M, 2018, COMPUT ELECTR ENG, V69, P98, DOI 10.1016/j.compeleceng.2018.05.021
   Jayaseelan R, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P81
   Jongerden MR, 2009, IET SOFTW, V3, P445, DOI 10.1049/iet-sen.2009.0001
   Kim SJ, 2018, COMPUT IND ENG, V117, P291, DOI 10.1016/j.cie.2018.02.005
   Kumar P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P179
   Li J, 2019, IEEE ACCESS, V7, P33180, DOI 10.1109/ACCESS.2019.2904079
   Liu Y, 2009, IEEE IPCCC, P17, DOI 10.1109/PCCC.2009.5403808
   Liu Y, 2013, J SYST ARCHITECT, V59, P224, DOI 10.1016/j.sysarc.2013.03.001
   Lutton J, 2015, ENERGY STORAGE
   Ma C, 2008, MOBILE NETW APPL, V13, P228, DOI 10.1007/s11036-008-0032-x
   MANWELL JF, 1993, SOL ENERGY, V50, P399, DOI 10.1016/0038-092X(93)90060-2
   Narayanaswamy S, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2890501
   Ongaro F, 2012, IEEE T POWER ELECTR, V27, P3944, DOI 10.1109/TPEL.2012.2189022
   Pallister J., 2015, ARXIV150503374
   Pathak Abhijit D., 2012, Proceedings of the PCIM ASIA 2012. International Conference and Exhibition for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, P29
   Raghunathan V, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P369, DOI 10.1109/LPE.2006.4271870
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Rakhmatov DN, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P488, DOI 10.1109/ICCAD.2001.968687
   Rao R, 2005, IEEE IC CAD, P439
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   Rao V, 2005, I CONF VLSI DESIGN, P105, DOI 10.1109/ICVD.2005.61
   Rao V, 2006, EUR J PSYCHIAT, V20, P65, DOI 10.4321/s0213-61632006000200002
   Rodrigues LM, 2017, J SENS ACTUAR NETW, V6, DOI 10.3390/jsan6020008
   Rodrigues LM, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17020422
   Schor L, 2012, IEEE REAL TIME, P87, DOI 10.1109/RTAS.2012.14
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   TIWARI V, 1994, IEEE IC CAD, P384
   Torregrossa D, 2014, IEEE T IND ELECTRON, V61, P1345, DOI 10.1109/TIE.2013.2259780
   Wägemann P, 2015, EUROMICRO, P105, DOI 10.1109/ECRTS.2015.17
NR 39
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 9
DI 10.1145/3421511
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100001
DA 2024-07-18
ER

PT J
AU Agarwal, S
   Kapoor, HK
AF Agarwal, Sukarn
   Kapoor, Hemangee K.
TI Improving the Performance of Hybrid Caches Using Partitioned Victim
   Caching
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid cache; victim cache; non-volatile; STT-RAM; partitioning
ID LAST-LEVEL CACHE; ENERGY; PREDICTION
AB Non-Volatile Memory technologies are coming as a viable option on account of the high density and low-leakage power over the conventional SRAM counterpart. However, the increased write latency reduces their chances as a substitute for SRAM. To attenuate this problem, a hybrid STT-RAM-SRAM architecture is proposed where with large STT-RAM ways, the small SRAM ways are incorporated for handling the write operations. However, the performance gain obtained from such an architecture is not as much as expected on account of the larger miss rate caused by smaller SRAM partition. This, in turn, may limit the amount of cache capacity.
   This article attempts to reduce the miss penalty and improve the average memory access time by retaining the victims evicted from the hybrid cache in a smaller, fully associative SRAM structure called the victim cache. The victim cache is accessed on a miss in the primary hybrid cache. Hits in the victim cache require an exchange of the block between the main hybrid cache and the victim cache. In such cases, to effectively place the required block in the appropriate region of the main hybrid cache, we propose an access-based block placement technique. Besides, to manage the runtime load and the uneven evictions of the SRAM partition, we also present a dynamic region-based victim cache partitioning method to hold the victims dedicated to each region. Experimental evaluation on a full system simulator shows significant improvement in the performance and execution time along with a reduction in the overall miss rate. The proposed policy also increases the endurance of Hybrid Cache Architectures (HCA) by reducing writes in the STT partition.
C1 [Agarwal, Sukarn; Kapoor, Hemangee K.] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Agarwal, S (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
EM sukarn@iitg.ac.in; hemangee@iitg.ac.in
RI Kapoor, Hemangee/GLN-7272-2022
OI Kapoor, Hemangee/0000-0002-9376-7686; Agarwal,
   Sukarn/0000-0003-1292-3235
CR Agarwal S., 2017, P IFIP IEEE INT C VE, P46
   Agarwal S, 2019, IEEE T COMPUT, V68, P1297, DOI 10.1109/TC.2019.2892424
   Agarwal S, 2018, IEEE T VLSI SYST, V26, P1881, DOI 10.1109/TVLSI.2018.2836156
   Ahn J, 2014, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2014.6835944
   Ahn J, 2013, I SYMPOS LOW POWER E, P223, DOI 10.1109/ISLPED.2013.6629298
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen YT, 2012, DES AUT TEST EUROPE, P45
   Choi JH, 2017, IEEE T PARALL DISTR, V28, P2896, DOI 10.1109/TPDS.2017.2689010
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Jang LC, 2011, J INEQUAL APPL, DOI 10.1186/1029-242X-2011-52
   JOUPPI NP, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P364, DOI 10.1109/ISCA.1990.134547
   Khan S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P489, DOI 10.1145/1854273.1854333
   Kim N, 2015, IEEE INT CONF VLSI, P183, DOI 10.1109/VLSI-SoC.2015.7314413
   Kuan K, 2019, IEEE T COMPUT, V68, P1635, DOI 10.1109/TC.2019.2918153
   Kuan Kyle, 2019, IEEE T COMPUT AIDED, V39, P6
   Lee D., 2014, VLSI SOC, P58
   Lin IC, 2015, IEEE T VLSI SYST, V23, P2149, DOI 10.1109/TVLSI.2014.2361150
   Luo JY, 2019, IEEE T COMPUT, V68, P1704, DOI 10.1109/TC.2019.2917208
   Nath A, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3380732
   Niknam Sobhan, 2015, 2015 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), P1, DOI 10.1109/ReCoSoC.2015.7238085
   Qureshi MK., 2011, SYNTHESIS LECT COMPU, V6, P1
   Stiliadis D, 1997, IEEE T COMPUT, V46, P603, DOI 10.1109/12.589235
   Sun GY, 2016, IEEE T COMPUT, V65, P3427, DOI 10.1109/TC.2016.2529621
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Wang Z, 2014, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2014.6835933
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Wu XX, 2009, DES AUT TEST EUROPE, P737
   Zheng Y, 2004, INT SYM PERFORM ANAL, P89
NR 32
TC 5
Z9 5
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 5
DI 10.1145/3411368
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800005
DA 2024-07-18
ER

PT J
AU Atoofian, E
AF Atoofian, Ehsan
TI Approximate Cache in GPGPUs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; cache; GPGPU; microarchitecture; energy
AB There is a growing number of application domains ranging from multimedia to machine learning where a certain level of inexactness can be tolerated. For these applications, approximate computing is an effective technique that trades off some loss in output data integrity for energy and/or performance gains. In this article, we present the approximate cache, which approximates similar values and saves energy in the L2 cache of general-purpose graphics processing units (GPGPUs). The L2 cache is a critical component in memory hierarchy of GPGPUs, as it accommodates data of thousands of simultaneously executing threads. Simply increasing the size of the L2 cache is not a viable solution to keep up with the growing size of data in many-core applications.
   This work is motivated by the observation that threads within a warp write values into memory that are arithmetically similar. We exploit this property and propose a low-cost and implementation-efficient hardware to trade off accuracy for energy. The approximate cache identifies similar values during the runtime and allows only one thread writes into the cache in the event of similarity. Since the approximate cache is able to pack more data in a smaller space, it enables downsizing of the data array with negligible impact on cache misses and lower-level memory. The approximate cache reduces both dynamic and static energy. By storing data of a thread into a cache block, each memory instruction requires accessing fewer cache cells, thus reducing dynamic energy. In addition, the approximate cache increases frequency of bank idleness. By power gating idle banks, static energy is reduced. Our evaluations reveal that the approximate cache reduces energy by 52% with minimal quality degradation while maintaining performance of a diverse set of GPGPU applications.
C1 [Atoofian, Ehsan] Lakehead Univ, Elect Engn Dept, 955 Oliver Rd, Thunder Bay, ON P7B 5E1, Canada.
C3 Lakehead University
RP Atoofian, E (corresponding author), Lakehead Univ, Elect Engn Dept, 955 Oliver Rd, Thunder Bay, ON P7B 5E1, Canada.
EM atoofian@lakeheadu.ca
OI Atoofian, Ehsan/0000-0002-1662-5334
CR AMD Inc., 2012, WHIT PAP AMD GRAPH C
   [Anonymous], 2015, P 48 INT S MICR
   [Anonymous], 2014, CISC VIS NETW IND GL
   [Anonymous], 2011, TECHNICAL REPORT
   [Anonymous], 2016, NVIDIA TESL P100
   [Anonymous], 2009, P 2009 IEEE INT S WO
   [Anonymous], 2011, P 32 ACM SIGPLAN C P
   Atoofian E, 2018, J SUPERCOMPUT, V74, P1609, DOI 10.1007/s11227-017-2185-5
   Bakhoda A., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P421, DOI 10.1109/MICRO.2010.50
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Che S, 2014, INT J HIGH PERFORM C, V28, P238, DOI 10.1177/1094342013507960
   Collange S, 2010, LECT NOTES COMPUT SC, V6043, P46
   Esmaeilzadeh H., 2012, P 45 ANN IEEE ACM IN
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Grauer-Gray Scott, 2012, P 2012 C INN PAR COM
   Herlihy M., 1993, P 20 ANN INT S COMP
   Jain A., 2016, P 2016 49 INT S MICR
   Lee S, 2015, COMPUT HUM BEHAV, V43, P15, DOI 10.1016/j.chb.2014.10.014
   Li XH, 2007, INT S HIGH PERF COMP, P181
   Lipasti MH, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P226, DOI 10.1109/MICRO.1996.566464
   Lipasti MH, 1996, ACM SIGPLAN NOTICES, V31, P138, DOI 10.1145/248209.237173
   Liu S., 2011, P S ARCH SUPP PROGR
   Liu Zhenhong, 2018, P ACM IEEE INT S LOW
   Miguel J. S., 2014, P 47 INT S MICR
   Miguel J. San, 2015, P 48 INT S MICR
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   NCSU EDA, 2014, FREEPDK
   NVIDIA, 2013, CUDA C C SDK COD SAM
   NVIDIA, 2009, CISC VIS NETW IND GL
   Pekhimenko G., 2012, P 21 INT C PAR ARCH
   Richard J, 1993, LOAD INSTRUCTION UNI, V37, P4, DOI DOI 10.1147/RD.374.0547
   Rogers P., 2010, CUDA SAMPLES SOBEL
   Saha B, 2006, INT SYMP MICROARCH, P185
   Samadi M., 2013, P 46 INT S MICR
   Sazeides Y., 1997, P INT S MICR
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Thwaites B, 2014, INT CONFER PARA, P493, DOI 10.1145/2628071.2628110
   Wong Daniel, 2016, P 22 IEEE INT S HIGH
   Xiang Ping, 2013, P 27 INT ACM C SUP I
   Yazdanbakhsh Amir, 2016, ACM T ARCHIT CODE OP, V12, P4
NR 40
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 40
DI 10.1145/3407904
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000011
DA 2024-07-18
ER

PT J
AU Latifis, I
   Parashar, K
   Dimitroulakos, G
   Cappelle, H
   Lezos, C
   Masselos, K
   Catthoor, F
AF Latifis, Ioannis
   Parashar, Karthick
   Dimitroulakos, Grigoris
   Cappelle, Hans
   Lezos, Christakis
   Masselos, Konstantinos
   Catthoor, Francky
TI A Retargetable MATLAB-to-C Compiler Exploiting Custom Instructions and
   Data Parallelism
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE MATLAB; compilation; retargetable; compiler; auto-vectorization; ARM;
   x86
AB This article presents a MATLAB-to-C compiler that exploits custom instructions present in state-of-the-art processor architectures and supports semi-automatic vectorization. A parameterized processor model is used to describe the target instruction set architecture to achieve user-friendly retargetability. Custom instructions are represented via specialized intrinsic functions in the generated code, which can then be used as input to any C/C++ compiler supporting the target processor. In addition, the compiler supports the generation of data parallel/vectorized code through the introduction of data packing/unpacking statements. The compiler has been used for code generation targeting ARM and x86 architectures for several benchmarks. The vectorized code generated by the compiler achieves an average speedup of 4.1x and 2.7x for packed fixed and floating point data, respectively, compared to scalarized code for ARM architecture and an average speedup of 3.1x and 1.5x for packed fixed and floating point data, respectively, for x86 architecture. Implementing data parallel instructions directly in the assembly code would have required a lot of design effort, and it would not been sustainable across evolving platform variants. Thus, the compiler can be employed to efficiently speed up critical sections of the target application. The compiler is therefore potentially employable to raise the design abstraction and reduce development time for both embedded and general-purpose applications.
C1 [Latifis, Ioannis; Dimitroulakos, Grigoris; Lezos, Christakis; Masselos, Konstantinos] Univ Peloponnese, Dept Informat & Telecommun, Tripoli, Greece.
   [Parashar, Karthick] KLA, Milpitas, CA USA.
   [Cappelle, Hans; Catthoor, Francky] Interuniv Microelect Ctr, IMEC, Leuven, Belgium.
C3 University of Peloponnese; KLA Corporation; IMEC; Interuniversity
   Microelectronics Centre
RP Latifis, I (corresponding author), Univ Peloponnese, Dept Informat & Telecommun, Tripoli, Greece.
EM latifis@uop.gr; karthick.np@gmail.com; dhmhgre@uop.gr;
   Hans.Cappelle@imec.be; lezos@uop.gr; kmass@uop.gr; catthoor@imec.be
CR ALLEN R, 1988, SIGPLAN NOTICES, V23, P241, DOI 10.1145/960116.54014
   Almer Oscar, 2012, AN END TO END DESIGN
   [Anonymous], 2020, GCC GNU COMP COLL
   Arnold M, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P61, DOI 10.1109/HSC.2001.924652
   ASIP Designer, 2016, SYN ASIP DES
   Banerjee P., 2000, PROCEEDINGS OF THE I
   Benincasa M, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P594
   BIK A. J. C, 2004, SOFTWARE VECTORIZATI
   Bispo J. A., 2014, P ACM SIGPLAN INT WO
   Chauveau S., 1999, Scientific Programming, V7, P303
   Clark N., 2006, Proc. CASES, P147
   Cooper Keith, 2012, ENG COMPILER, P765
   De Rose L, 1999, ACM T PROGR LANG SYS, V21, P286, DOI 10.1145/316686.316693
   Eichenberger AE, 2004, ACM SIGPLAN NOTICES, V39, P82, DOI 10.1145/996893.996853
   Guelton Serge, 2014, P 2014 WORKSH PROGR, P79, DOI [10.1145/2568058.2568060, DOI 10.1145/2568058.2568060]
   Jaewook Shin, 2007, 2007 16th International Conference on Parallel Architectures and Compilation Techniques, P280
   Joisha PG, 2007, SOFTWARE PRACT EXPER, V37, P535, DOI 10.1002/spc.781
   Kennedy K., 1990, Proceedings of Supercomputing '90 (Cat. No.90CH2916-5), P407, DOI 10.1109/SUPERC.1990.130048
   Latifis I, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2996182
   Leupers R, 2000, ACM T DES AUTOMAT EL, V5, P794, DOI 10.1145/362652.362661
   Leupers R, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P200, DOI 10.1109/EURDAC.1996.558205
   Lopes Bruno Cardoso, 2014, GETTING STARTED WITH
   Maleki S., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P372, DOI 10.1109/PACT.2011.68
   Manilov S, 2015, ACM SIGPLAN NOTICES, V50, DOI 10.1145/2670529.2754962
   Matlab embedded coder, 2020, MATLAB EMBEDDED CODE
   Murray K, 2012, ARCHIVING 2012: PRESERVATION STRATEGIES AND IMAGING TECHNOLOGIES FOR CULTURAL HERITAGE INSTITUTIONS AND MEMORY ORGANIZATIONS, P13
   Naishlos D., 2004, P 2004 GCC DEV SUMM, P105
   Nuzman D, 2006, INT SYM CODE GENER, P281
   Nuzman D, 2011, INT SYM CODE GENER, P151, DOI 10.1109/CGO.2011.5764683
   Nuzman D, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P2, DOI 10.1145/1454115.1454119
   Pi Raspberry, 2016, RASPB PI PROD
   Prasad A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P152
   Quinn MJ, 1998, SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING - PROCEEDINGS, P114, DOI 10.1109/HPDC.1998.709963
   Ren G., 2005, Parallel and Distributed Processing Symposium, p89b, DOI [10.1109/IPDPS.2005.94, DOI 10.1109/IPDPS.2005.94]
   REN G, 2006, P 2006 ACM SIGPLAN C, P118, DOI DOI 10.1145/1133981.1133996
   Sage, 2020, SAGEMATH OP SOURC MA
   Scharwaechter H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P131
   Shin JW, 2005, INT SYM CODE GENER, P165
   Smith L. L., 1991, P SUP 91 LOS AL, P544, DOI 10.1145/125826.126105
   Sui YL, 2016, ACM SIGPLAN NOTICES, V51, P41, DOI [10.1145/2907950.2907957, 10.1145/2980930.2907957]
   Tao L, 2009, PROCEEDINGS OF THE 8TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, P266, DOI 10.1109/ICIS.2009.108
   Tenllado C, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P303
   Trifunovic K, 2009, INT CONFER PARA, P327, DOI 10.1109/PACT.2009.18
NR 43
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 50
DI 10.1145/3391898
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300010
DA 2024-07-18
ER

PT J
AU Hu, JY
   Li, KL
   Liu, CB
   Li, KQ
AF Hu, Junyan
   Li, Kenli
   Liu, Chubo
   Li, Keqin
TI Game-Based Task Offloading of Multiple Mobile Devices with QoS in Mobile
   Edge Computing Systems of Limited Computation Capacity
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mobile edge computing; Nash equilibrium; non-cooperative game theory;
   task offloading; power controlling
ID POWER-CONTROL; OPTIMIZATION; ACTIVATION; NOMA
AB Mobile edge computing (MEC) is becoming a promising paradigm of providing computing servers, like cloud computing, to Edge node. Compared to cloud servers, MECs are deployed closer to mobile devices (MDs) and can provide high quality-of-service (QoS; including high bandwidth, low latency, etc) for MDs with computation-intensive and delay-sensitive tasks. Faced with many MDs with high QoS requirements, MEC with limited computation capacity should consider how to allocate the computing resources to MDs to maximize the number of served MDs. Besides, for each MD, he/she wants to minimize the energy consumption within an acceptance delay range. To solve these issues, we propose a Game-based Computation Offloading (GCO) algorithm including a task offloading profile of MEC and the transmission power controlling of each MD. Specifically, we propose a Greedy-Pruning algorithm to determine the MDs that can offload the tasks to MEC. Meanwhile, each MD competes the computing resources by using his/her transmission powercontrolling strategy. We illustrate the problem of task offloading for multi-MD as a non-cooperative game model, in which the information of each player (MDs) is incomplete for others and each player wishes to maximize his/her own benefit. We prove the existence of the Nash equilibrium solution of our proposed game model. Then, it is proved that the transmission power solution sequence obtained from GCO algorithm converges to the Nash equilibrium solution. Extensive simulated experiments are shown and the comparison experiments with the state-of-the-art and benchmark solutions validate and show the feasibility of the proposed method.
C1 [Hu, Junyan; Li, Kenli; Liu, Chubo; Li, Keqin] Hunan Univ, Lushan South Rd 2, Changsha, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, New Paltz, NY 12561 USA.
C3 Hunan University; State University of New York (SUNY) System; SUNY New
   Paltz
RP Li, KL; Li, KQ (corresponding author), Hunan Univ, Lushan South Rd 2, Changsha, Peoples R China.; Li, KQ (corresponding author), SUNY Coll New Paltz, New Paltz, NY 12561 USA.
EM junyanhu@hnu.edu.cn; lkl@hnu.edu.cn; liuchubo@hnu.edu.cn;
   lik@newpaltz.edu
OI Xiao, Guoqing/0000-0001-5008-4829
FU National Key R&D Program of China [2018YFB1003401]; National Outstanding
   Youth Science Program of National Natural Science Foundation of China
   [61625202]; Program of National Natural Science Foundation of China
   [61876061, 61876191]
FX This research was partially funded by the National Key R&D Program of
   China (Grant No. 2018YFB1003401), the National Outstanding Youth Science
   Program of National Natural Science Foundation of China (Grant No.
   61625202), the Program of National Natural Science Foundation of China
   (Grant No. 61876061 and Grant No. 61876191).
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Adria M, 2017, ADV PUB POL ADMIN, P1
   Chen M, 2018, IEEE J SEL AREA COMM, V36, P587, DOI 10.1109/JSAC.2018.2815360
   Chen W, 2019, NPJ COMPUT MATER, V5, DOI 10.1038/s41524-019-0208-x
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Du BW, 2018, IEEE NETWORK, V32, P34, DOI 10.1109/MNET.2018.1700169
   Fan Q, 2018, IEEE INTERNET THINGS, V5, P2146, DOI 10.1109/JIOT.2018.2826006
   Grosu D, 2005, J PARALLEL DISTR COM, V65, P1022, DOI 10.1016/j.jpdc.2005.05.001
   Guo Hongzhi, 2018, IEEE T VEHICULAR TEC, V67, P5
   Hu XY, 2018, IEEE T WIREL COMMUN, V17, P2375, DOI 10.1109/TWC.2018.2794345
   Islam SMR, 2017, IEEE COMMUN SURV TUT, V19, P721, DOI 10.1109/COMST.2016.2621116
   Kiani A, 2018, IEEE INTERNET THINGS, V5, P1299, DOI 10.1109/JIOT.2018.2796542
   Li K., 2018, IEEE Trans. Sustain. Comput, DOI [DOI 10.1109/TSUSC.2018.2868655, 10.21767/2573-4466.100001]
   Li KG, 2019, IEEE UNDERWATER TECH, DOI 10.1109/ut.2019.8734319
   Li KL, 2016, IEEE T PARALL DISTR, V27, P2168, DOI 10.1109/TPDS.2015.2495120
   Li XM, 2018, IEEE INTERNET THINGS, V5, P1351, DOI 10.1109/JIOT.2018.2797187
   Liu C, 2019, PROCEEDINGS OF 2019 3RD INTERNATIONAL CONFERENCE ON CLOUD AND BIG DATA COMPUTING (ICCBDC 2019), P1, DOI 10.1145/3358505.3358514
   Liu CB, 2016, IEEE T PARALL DISTR, V27, P508, DOI 10.1109/TPDS.2015.2398435
   Liu J, 2016, IEEE INT SYMP INFO, P1451, DOI 10.1109/ISIT.2016.7541539
   Ma LC, 2019, IEEE T SERV COMPUT, V12, P786, DOI 10.1109/TSC.2018.2825986
   Musku MR, 2010, IEEE T COMMUN, V58, P923, DOI 10.1109/TCOMM.2010.03.070205
   NASH JF, 1950, P NATL ACAD SCI USA, V36, P48, DOI 10.1073/pnas.36.1.48
   Neto JLD, 2018, IEEE T MOBILE COMPUT, V17, P2660, DOI 10.1109/TMC.2018.2815015
   Ning ZL, 2019, IEEE VEH TECHNOL MAG, V14, P54, DOI 10.1109/MVT.2018.2882873
   Penmatsa S, 2011, J PARALLEL DISTR COM, V71, P537, DOI 10.1016/j.jpdc.2010.11.016
   Ranadheera S, 2018, IEEE WIREL COMMUN LE, V7, P688, DOI 10.1109/LWC.2018.2810292
   Rodrigues TG, 2018, IEEE T COMPUT, V67, P1287, DOI 10.1109/TC.2018.2818144
   Scutari G, 2010, IEEE SIGNAL PROC MAG, V27, P35, DOI 10.1109/MSP.2010.936021
   Sun X, 2017, IEEE COMMUN LETT, V21, P1481, DOI 10.1109/LCOMM.2017.2690678
   Tao XY, 2017, IEEE WIREL COMMUN LE, V6, P774, DOI 10.1109/LWC.2017.2740927
   Tsiropoulou E. E., 2012, 2012 IEEE Wireless Communications and Networking Conference (WCNC), P2352, DOI 10.1109/WCNC.2012.6214187
   Tsiropoulou EE, 2012, IEEE T PARALL DISTR, V23, P61, DOI 10.1109/TPDS.2011.98
   Wang F, 2018, IEEE T WIREL COMMUN, V17, P1784, DOI 10.1109/TWC.2017.2785305
   Wang K, 2018, IEEE NETWORK, V32, P112, DOI 10.1109/MNET.2018.1700364
   Yang LC, 2018, IEEE T VEH TECHNOL, V67, P6398, DOI 10.1109/TVT.2018.2799620
   Zhang J, 2018, IEEE INTERNET THINGS, V5, P2633, DOI 10.1109/JIOT.2017.2786343
   Zhang K, 2018, IEEE WIREL COMMUN, V25, P80, DOI 10.1109/MWC.2018.1700303
   Zhao ZW, 2018, IEEE INTERNET THINGS, V5, P3606, DOI 10.1109/JIOT.2018.2823498
NR 38
TC 24
Z9 25
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 29
DI 10.1145/3398038
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400008
DA 2024-07-18
ER

PT J
AU Zhou, J
   Joshi, P
   Zeng, HB
   Li, RF
AF Zhou, Jia
   Joshi, Prachi
   Zeng, Haibo
   Li, Renfa
TI BTMonitor: Bit-time-based Intrusion Detection and Attacker
   Identification in Controller Area Network
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automotive security; controller area network; intrusion detection;
   attacker identification
ID AUTHENTICATION
AB With the rapid growth of connectivity and autonomy for today's automobiles, their security vulnerabilities are becoming one of the most urgent concerns in the automotive industry. The lack ofmessage authentication in Controller Area Network (CAN), which is the most popular in-vehicle communication protocol, makes it susceptible to cyber attack. It has been demonstrated that the remote attackers can take over the maneuver of vehicles after getting access to CAN, which poses serious safety threats to the public.
   To mitigate this issue, we propose a novel intrusion detection system (IDS), called BTMonitor (Bit-time-based CAN Bus Monitor). It utilizes the small but measurable discrepancy of bit time in CAN frames to fingerprint their sender Electronic Control Units (ECUs). To reduce the requirement for high sampling rate, we calculate the bit time of recessive bits and dominant bits, respectively, and extract their statistical features as fingerprint. The generated fingerprint is then used to detect intrusion and pinpoint the attacker. BTMonitor can detect new types of masquerade attack that the state-of-the-art clock-skew-based IDS is unable to identify. We implement a prototype system for BTMonitor using Xilinx Spartan 6 FPGA for data collection. We evaluate our method on both a CAN bus prototype and a real vehicle. The results show that BTMonitor can correctly identify the sender with an average probability of 99.76% on the real vehicle.
C1 [Zhou, Jia; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
   [Joshi, Prachi; Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
C3 Hunan University; Virginia Polytechnic Institute & State University
RP Zhou, J (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
EM zhoujia@hnu.edu.cn; prachi@vt.edu; hbzeng@vt.edu; lirenfa@hnu.edu.cn
RI Joshi, Prachi/ADU-3616-2022
OI Zhou, Jia/0000-0002-7193-8050
FU National Natural Science Foundation of China [61672217,
   CCF-NSFOCUS2018009]; Chinese Scholarship Council
FX This work was partially supported by the National Natural Science
   Foundation of China under Grant No. 61672217, by the CCF-NSFOCUS Open
   Research Fund under Grant No. CCF-NSFOCUS2018009, and by the Chinese
   Scholarship Council.
CR [Anonymous], 2011, P 20 USENIX SEC S SA
   [Anonymous], 2014, MATH PROB ENG
   Bohm C., 2011, Proceedings of the 2011 5th International Conference on Network and System Security (NSS 2011), P269, DOI 10.1109/ICNSS.2011.6060013
   Bohm C., 2012, PHYS UNCLONABLE FUNC
   Cho KT, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1109, DOI 10.1145/3133956.3134001
   Cho Kyong-Tak, 2016, P USENIX C SEC S
   Choi W, 2018, IEEE T VEH TECHNOL, V67, P4757, DOI 10.1109/TVT.2018.2810232
   Choi W, 2018, IEEE T INF FOREN SEC, V13, P2114, DOI 10.1109/TIFS.2018.2812149
   Dey Sanorita, 2014, P ANN NETW DISTR SYS
   DiNatale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P1, DOI 10.1007/978-1-4614-0314-2
   DiNatale Marco, 2013, P IEEE C EM TECHN FA
   FlexRay Consortium, 2005, FLEXRAY COMM SYST PR
   Gama J, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2523813
   Groza B, 2019, IEEE T INF FOREN SEC, V14, P1037, DOI 10.1109/TIFS.2018.2869351
   Hartwich Florian, 2012, P INT CAN C
   Hoppe T, 2008, LECT NOTES COMPUT SC, V5219, P235, DOI 10.1007/978-3-540-87698-4_21
   IEEE, 1995, 19931994 IEEE
   Infineon, MICR
   Kneib M, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P787, DOI 10.1145/3243734.3243751
   Kononenko I., 1994, Machine Learning: ECML-94. European Conference on Machine Learning. Proceedings, P171
   Koscher K., 2010, P IEEE S SEC PRIV OA
   Leen G, 2002, MICROPROCESS MICROSY, V26, P77, DOI 10.1016/S0141-9331(01)00148-X
   Libxtract, 2012, LIBXTR FEAT EXTR LIB
   Lin CW, 2012, 2012 ASE INTERNATIONAL CONFERENCE ON CYBER SECURITY (CYBERSECURITY), P1, DOI 10.1109/CyberSecurity.2012.7
   Liu WQ, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3274666
   Majzoobi M., 2012, 2012 IEEE CS Security and Privacy Workshops (SPW 2012), P33, DOI 10.1109/SPW.2012.30
   Miller C., 2013, DEF CON, P15
   Miller C., 2015, REMOTE EXPLOITATION, V2015, P1
   Mills David, 1992, TECHNICAL REPORT
   Moore S, 2017, GRANDPARENTING: CONTEMPORARY PERSPECTIVES, P11
   Müter M, 2011, IEEE INT VEH SYM, P1110, DOI 10.1109/IVS.2011.5940552
   Mundhenk P, 2015, DES AUT TEST EUROPE, P285
   Murdoch S.J., 2006, HOT NOT REVEALING HI, P27, DOI DOI 10.1145/1180405.1180410
   NXP Semiconductor, NXP AUT MCUS
   Paxson V., 1998, Performance Evaluation Review, V26, P11, DOI 10.1145/277858.277865
   Sagong SU, 2018, ACM IEEE INT CONF CY, P32, DOI 10.1109/ICCPS.2018.00012
   Selimis G, 2011, IEEE INT SYMP CIRC S, P567
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sutar S, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3105915
   VanHerrewege Anthony, 2011, P ECRYPTWORKSHOP LIG
   Wu Wufei., 2019, IEEE Transactions on Intelligent Transportation Systems
   Xie GQ, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3284178
   Ying XH, 2019, ACM IEEE INT CONF CY, P23, DOI 10.1145/3302509.3313783
   Ying XH, 2019, IEEE T INF FOREN SEC, V14, P2300, DOI 10.1109/TIFS.2019.2895957
   Zhang JL, 2015, IEEE T INF FOREN SEC, V10, P1137, DOI 10.1109/TIFS.2015.2400413
NR 45
TC 30
Z9 32
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 117
DI 10.1145/3362034
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500006
DA 2024-07-18
ER

PT J
AU Vashist, A
   Keats, A
   Dinakarrao, SMP
   Ganguly, A
AF Vashist, Abhishek
   Keats, Andrew
   Dinakarrao, Sai Manoj Pudukotai
   Ganguly, Amlan
TI Unified Testing and Security Framework for Wireless Network-on-Chip
   Enabled Multi-Core Chips
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Network-on-chip; wireless interconnect; security; DoS; jamming; machine
   learning
ID 65-NM CMOS; NOC; DESIGN
AB On-chip wireless interconnects have been demonstrated to improve the performance and energy consumption of data communication in Network-on-Chips (NoCs). However, the wireless interfaces (WIs) can be defective, rendering these broken links severely affect the performance. This makes manufacturing test of the WIs critical. While analog testing of the transceivers is possible, such methodologies are impractical in a Wireless NoC (WiNoC) due to large overheads. In addition to testing, security is another prominent challenge in WiNoCs, as the security breach can happen due to embedded hardware Trojans or through external attacker exploiting the wireless medium. The typical security measures used in general wireless networks are not practical in a WiNoC due to unique network architectures and performance requirements of such a system. However, both testing and security defense can potentially leverage a basic monitoring framework which, can detect malfunctions or anomalies. Based on this idea, we propose a unified architecture for testing and attack detection and protection of on-chip wireless interconnects. We adopt a Built-In-Self Test (BIST) methodology to enable online monitoring of the wireless interconnects which can also be reused for monitoring the security threats. We focus on manufacturing defects of the WIs for testing and persistent jamming attack for the security measures, as this kind of attack is most likely on wireless communication systems. The BIST methodology is capable of detecting faults in the wireless links with a low aliasing probability of 2.32 x 10(-10). Additionally, the proposed unified architecture is able to detect the persistent jamming with an accuracy of 99.87% and suffer < 3% communication bandwidth degradation even in the presence of attacks from either internal or external sources.
C1 [Vashist, Abhishek; Keats, Andrew; Ganguly, Amlan] Rochester Inst Technol, 83 Lomb Mem Dr, Rochester, NY 14623 USA.
   [Dinakarrao, Sai Manoj Pudukotai] George Mason Univ, 4400 Univ Dr, Fairfax, VA 22030 USA.
C3 Rochester Institute of Technology; George Mason University
RP Vashist, A (corresponding author), Rochester Inst Technol, 83 Lomb Mem Dr, Rochester, NY 14623 USA.
EM av8911@rit.edu; axk7655@rit.edu; spudukot@gmu.edu; axgeec@rit.edu
RI Dinakarrao, Sai Manoj Pudukotai/P-4058-2019
OI Dinakarrao, Sai Manoj Pudukotai/0000-0002-4417-2387
FU US National Science Foundation (NSF) CAREER grant [CNS-1553264]
FX This work was supported in part by the US National Science Foundation
   (NSF) CAREER grant CNS-1553264.
CR Akilandeswari V, 2012, 2012 FOURTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING (ICOAC)
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bühler M, 2006, DES AUT TEST EUROPE, P385
   Chang K., 2012, ACM Journal of Emerging Technologies in Computing Systems, V8, P3, DOI DOI 10.1145/2287696.2287706
   Chang Kyungwook, 2018, INT S LOW POW EL DES
   Chittamuru SVR, 2018, IEEE T PARALL DISTR, V29, P2402, DOI 10.1109/TPDS.2018.2833876
   Chittamuru SVR, 2018, IEEE T VLSI SYST, V26, P168, DOI 10.1109/TVLSI.2017.2749967
   Deb S, 2013, IEEE T COMPUT, V62, P2382, DOI 10.1109/TC.2012.224
   Deb S, 2012, IEEE J EM SEL TOP C, V2, P228, DOI 10.1109/JETCAS.2012.2193835
   DiTomaso D, 2013, 2013 SEVENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2013)
   Doshi R., 2018, CORR
   Duato J., 2002, INTERCONNECTION NETW
   Duraisamy K, 2017, IEEE T VLSI SYST, V25, P3495, DOI 10.1109/TVLSI.2017.2748884
   Erdogan ES, 2010, IEEE T VLSI SYST, V18, P901, DOI 10.1109/TVLSI.2009.2017542
   Evain S., 2005, IEEE WORKSH SIGN PRO
   Fu B., 2009, IEEE INT S DEF FAULT
   Ganguly A., 2012, GLSVLSI
   Garcia Fernando Pereniguez, 2017, INT W ADV INT SOL TE
   Grecu C, 2007, IEEE T COMPUT AID D, V26, P2201, DOI 10.1109/TCAD.2007.907263
   Grecu C, 2006, IEEE VLSI TEST SYMP, P30, DOI 10.1109/VTS.2006.22
   Hosseinabady M, 2007, DES AUT TEST EUROPE, P361
   Kakoulli E, 2012, IEEE T COMPUT AID D, V31, P418, DOI 10.1109/TCAD.2011.2170568
   Kar M., 2017, IEEE ACM INT C COMP
   Karimazad R., 2011, INT C NETW EL ENG
   Kumar PAR, 2011, COMPUT COMMUN, V34, P1328, DOI 10.1016/j.comcom.2011.01.012
   Lebiednik B., 2018, IEEE ACM INT S NETW
   Lee YJ, 2011, IEEE T COMPUT AID D, V30, P1635, DOI 10.1109/TCAD.2011.2157159
   Li X, 2017, IEEE T COMPUT, V66, P1653, DOI 10.1109/TC.2017.2706278
   Lin JJ, 2007, IEEE J SOLID-ST CIRC, V42, P1678, DOI 10.1109/JSSC.2007.900236
   Lin J, 2015, IEEE CUST INTEGR CIR
   Manoj PDS, 2017, IEEE T CIRCUITS-I, V64, P1432, DOI 10.1109/TCSI.2016.2647322
   Manoj PDS, 2013, IEEE T COMPUT AID D, V32, P1734, DOI 10.1109/TCAD.2013.2270285
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pathania A, 2018, DES AUT TEST EUROPE, P557, DOI 10.23919/DATE.2018.8342069
   Pathania A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3050437
   Rapp Martin, 2018, INT S LOW POW EL DES
   Richter M., 2012, DES AUT TEST EUR C E
   Shamim MS, 2017, IEEE T COMPUT, V66, P389, DOI 10.1109/TC.2016.2605093
   Shridevi R. Jayashankara, 2016, ACM EDAC IEEE DES AU
   Stroud C., 2003, SW S MIX SIGN DES
   Vashist A., 2019, IEEE T VERY LARGE SC
   Vashist A., 2018, IEEE ACM INT S NETW
   Vashist A, 2019, IEEE COMP SOC ANN, P321, DOI 10.1109/ISVLSI.2019.00065
   Vermeulen B, 2003, IEEE COMMUN MAG, V41, P74, DOI 10.1109/MCOM.2003.1232240
   Wang XM, 2015, IEEE T COMPUT, V64, P2226, DOI 10.1109/TC.2014.2360535
   Williams T. W., 1989, EUR TEST C
   Wu B, 2007, SIGNALS COMMUN TECHN, P103, DOI 10.1007/978-0-387-33112-6_5
   Wu SS, 2014, DES AUT TEST EUROPE
   Yu XM, 2015, IEEE T CIRCUITS-I, V62, P799, DOI 10.1109/TCSI.2014.2386751
   Yu XM, 2014, IEEE T MICROW THEORY, V62, P2357, DOI 10.1109/TMTT.2014.2347919
   Zekri M., 2017, INT C CLOUD COMP TEC
   Zhao D, 2006, IEEE INT SOC CONF, P239
   Zhao D, 2006, IEEE T COMPUT AID D, V25, P1411, DOI 10.1109/TCAD.2005.855919
NR 53
TC 8
Z9 8
U1 6
U2 25
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 75
DI 10.1145/3358212
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700031
DA 2024-07-18
ER

PT J
AU Yaghoubi, S
   Fainekos, G
AF Yaghoubi, Shakiba
   Fainekos, Georgios
TI Worst-case Satisfaction of STL Specifications Using Feedforward Neural
   Network Controllers: A Lagrange Multipliers Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Reinforcement learning; signal temporal logic; neural network controller
ID MODEL-PREDICTIVE CONTROL; VERIFICATION; OPTIMIZATION
AB In this paper, a reinforcement learning approach for designing feedback neural network controllers for nonlinear systems is proposed. Given a Signal Temporal Logic (STL) specification which needs to be satisfied by the system over a set of initial conditions, the neural network parameters are tuned in order to maximize the satisfaction of the STL formula. The framework is based on a max-min formulation of the robustness of the STL formula. The maximization is solved through a Lagrange multipliers method, while the minimization corresponds to a falsification problem. We present our results on a vehicle and a quadrotor model and demonstrate that our approach reduces the training time more than 50 percent compared to the baseline approach.
C1 [Yaghoubi, Shakiba; Fainekos, Georgios] Arizona State Univ, CIDSE, Tempe, AZ 85281 USA.
   [Yaghoubi, Shakiba; Fainekos, Georgios] Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe; Arizona State
   University; Arizona State University-Tempe
RP Yaghoubi, S (corresponding author), Arizona State Univ, CIDSE, Tempe, AZ 85281 USA.; Yaghoubi, S (corresponding author), Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85281 USA.
EM syaghoub@asu.edu; fainekos@asu.edu
RI Fainekos, Georgios/A-9943-2009
OI Fainekos, Georgios/0000-0002-0456-2129
FU NSF [CNS 1350420, IIP-1361926]; NSF I/UCRC Center for Embedded Systems
FX This work was partially supported by the NSF awards CNS 1350420,
   IIP-1361926, and the NSF I/UCRC Center for Embedded Systems.
CR Abbas Houssam., 2017, SAFE ANY SPEED SIMUL
   Adimoolam A, 2017, LECT NOTES COMPUT SC, V10426, P483, DOI 10.1007/978-3-319-63387-9_24
   Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   [Anonymous], 2015, An introduction to cora 2015
   [Anonymous], 2018, ARXIV180303237
   [Anonymous], 2012, ARXIVABS12115063 COR
   Bartocci Ezio, 2018, Lectures on Runtime. Verification Introductory and Advanced Topics. LNCS 10457, P135, DOI 10.1007/978-3-319-75632-5_5
   Bertsekas D. P., 2019, REINFORCEMENT LEARNI
   Bertsekas D. P., 2014, CONSTRAINED OPTIMIZA
   Cho K, 2018, IEEE INT CONF ROBOT, P7322
   Claviere Arthur., 2019, Proceedings of the Twenty-Ninth International Conference on Automated Planning and Scheduling, ICAPS 2018, Berkeley, CA, USA, July 11-15, 2019, P680
   Dalamagkidis K, 2011, IEEE T CONTR SYST T, V19, P818, DOI 10.1109/TCST.2010.2054092
   Dehghani M, 2008, P AMER CONTR CONF, P4214, DOI 10.1109/ACC.2008.4587155
   Deisenroth M., 2011, P 28 INT C MACH LEAR, P465, DOI DOI 10.5555/3104482.3104541
   Donzé A, 2010, LECT NOTES COMPUT SC, V6174, P167, DOI 10.1007/978-3-642-14295-6_17
   Dreossi T., 2018, ARXIV180506962
   Dreossi T, 2018, LECT NOTES COMPUT SC, V10981, P3, DOI 10.1007/978-3-319-96145-3_1
   Dreossi T, 2017, LECT NOTES COMPUT SC, V10227, P357, DOI 10.1007/978-3-319-57288-8_26
   Dutta S, 2018, IFAC PAPERSONLINE, V51, P151, DOI 10.1016/j.ifacol.2018.08.026
   Dutta Souradeep, 2017, arXiv preprint arXiv: 1709.09130
   Dutta Souradeep, 2019, INT C HYBR SYST COMP
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Gao Qitong, 2019, REDUCED VARIANCE DEE
   Grizzle J. W., 2002, NONLINEAR SYSTEMS, V3
   Hagan MT, 2002, INT J ROBUST NONLIN, V12, P959, DOI 10.1002/rnc.727
   Hansen N, 2004, LECT NOTES COMPUT SC, V3242, P282
   Hansen N, 2001, EVOL COMPUT, V9, P159, DOI 10.1162/106365601750190398
   Hertneck M, 2018, IEEE CONTR SYST LETT, V2, P543, DOI 10.1109/LCSYS.2018.2843682
   HORNIK K, 1989, NEURAL NETWORKS, V2, P359, DOI 10.1016/0893-6080(89)90020-8
   Julian K. D., 2016, 2016 IEEE AIAA 35 DI, P1, DOI DOI 10.1109/DASC.2016.7778091
   Julian K. D., 2017, AIAA Guidance, Navigation, and Control Conference, page, P1743
   Kitov EP, 2019, STRATUM PLUS, P169
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Li X, 2018, INTL CONF POWER SYST, P244, DOI 10.1109/POWERCON.2018.8602087
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Mandel T, 2014, AAMAS'14: PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS & MULTIAGENT SYSTEMS, P1077
   Mehrabian M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126510
   Montgomery WH., 2016, Advances in Neural Information Processing Systems, P4008
   Muller M., 2007, INFORM RETRIEVAL MUS, P69, DOI DOI 10.1007/978-3-540-74048-34
   Muralitharan K, 2018, NEUROCOMPUTING, V273, P199, DOI 10.1016/j.neucom.2017.08.017
   Pant YV, 2018, ACM IEEE INT CONF CY, P186, DOI 10.1109/ICCPS.2018.00026
   Pant YV, 2017, 2017 IEEE CONFERENCE ON CONTROL TECHNOLOGY AND APPLICATIONS (CCTA 2017), P1235, DOI 10.1109/CCTA.2017.8062628
   Pascanu R., 2013, INT C MACH LEARN, P1310
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Raman V., 2015, P 18 INT C HYBRID SY, P239, DOI DOI 10.1145/2728606.2728628
   Raman V, 2014, IEEE DECIS CONTR P, P81, DOI 10.1109/CDC.2014.7039363
   Schumann Johann, 2010, SCI, V268
   Siqi Zhou, 2017, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), P5201, DOI 10.1109/CDC.2017.8264430
   Tuncali CE, 2018, IEEE INT VEH SYM, P1555
   Vasile CI, 2017, IEEE INT C INT ROBOT, P3840, DOI 10.1109/IROS.2017.8206235
   Vazquez-Chanlatte MJ, 2018, IFAC PAPERSONLINE, V51, P7, DOI 10.1016/j.ifacol.2018.08.002
   Williams Grady, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P1714, DOI 10.1109/ICRA.2017.7989202
   Xiang W., 2018, ARXIV181001989
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Yaghoubi S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P179, DOI 10.1145/3302504.3311814
   Yaghoubi S, 2018, IFAC PAPERSONLINE, V51, P103, DOI 10.1016/j.ifacol.2018.08.018
   Zhang TH, 2016, IEEE INT CONF ROBOT, P528, DOI 10.1109/ICRA.2016.7487175
NR 58
TC 15
Z9 17
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 107
DI 10.1145/3358239
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700063
OA Bronze
DA 2024-07-18
ER

PT J
AU Ali, GGMN
   Noor-A-Rahim, M
   Rahman, MA
   Ayalew, B
   Chong, PHJ
   Guan, YL
AF Ali, G. G. Md Nawaz
   Noor-A-Rahim, Md
   Rahman, Md Ashiqur
   Ayalew, Beshah
   Chong, Peter H. J.
   Guan, Yong Liang
TI Cooperative Cache Transfer-based On-demand Network Coded Broadcast in
   Vehicular Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Vehicular communication; network coding; on-demand broadcast;
   cooperative cache transfer; algorithm design
ID DATA DISSEMINATION; IEEE 802.11P; DATA ACCESS; EFFICIENT; PERFORMANCE;
   ALGORITHMS; DSRC; STANDARDS
AB Real-time traffic updates, safety and comfort driving, infotainment, and so on, are some envisioned applications in vehicular networks. Unlike traditional broadcast, network-coding-assisted broadcast can satisfy multiple vehicles with different data items in a coded form. However, server side encoding requires the prior knowledge about vehicles' cache information for the successful decoding at the vehicles' sides. The explicit cache upload from vehicles to Road Side Unit (RSU) wastes upload bandwidth. In multi-RSU vehicular networks, we propose a Cooperative Cache Transfer-based On-demand Network Coded Broadcast called CCTCB. In the proposed CCTCB approach, vehicles do not need to upload their cache information to the server, rather the RSU server learns the vehicles' cache intrinsically. We derive a probabilistic model to analyze the coding opportunity in the proposed cooperative cache transfer mechanism incorporating vehicle mobility. The comprehensive simulation results validate the superiority of the proposed approach.
C1 [Ali, G. G. Md Nawaz; Ayalew, Beshah] Clemson Univ, Dept Automot Engn, Greenville, SC 29607 USA.
   [Noor-A-Rahim, Md] Univ Coll Cork, Sch Comp Sci & IT, Cork, Ireland.
   [Rahman, Md Ashiqur] Univ Arizona, Dept Comp Sci, Tucson, AZ 85721 USA.
   [Chong, Peter H. J.] Auckland Univ Technol, Dept Elect & Elect Engn, Auckland, New Zealand.
   [Guan, Yong Liang] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore.
C3 Clemson University; University College Cork; University of Arizona;
   Auckland University of Technology; Nanyang Technological University
RP Ali, GGMN (corresponding author), Clemson Univ, Dept Automot Engn, Greenville, SC 29607 USA.
EM gga@clemson.edu; m.rahim@cs.ucc.ie; marahman@cs.arizona.edu;
   beshah@clemson.edu; peter.chong@aut.ac.nz; eylguan@ntu.edu.sg
RI Rahman, Md Ashiqur/AAX-6257-2021; Ali, G G Md Nawaz/AAM-9303-2021;
   Chong, Peter Han Joo/J-1951-2019; Guan, Yong Liang/A-5090-2011; Ayalew,
   Beshah/A-9844-2016; Ali, G. G. Md. Nawaz/D-5606-2015
OI Chong, Peter Han Joo/0000-0002-5375-8961; Guan, Yong
   Liang/0000-0002-9757-630X; Ali, G. G. Md. Nawaz/0000-0001-5861-0475
FU NTU-NXP Intelligent Transport System Test-Bed Living Lab Fund from the
   Economic Development Board, Singapore [S15-1105-RF-LLF]; EDGE COFUND
   Marie Sklodowska Curie Grant [713567]
FX This work was supported in part by the NTU-NXP Intelligent Transport
   System Test-Bed Living Lab Fund S15-1105-RF-LLF from the Economic
   Development Board, Singapore, and the EDGE COFUND Marie Sklodowska Curie
   Grant (Agreement No. 713567).
CR Abboud K, 2016, IEEE T VEH TECHNOL, V65, P9457, DOI 10.1109/TVT.2016.2591558
   Ahlswede R, 2000, IEEE T INFORM THEORY, V46, P1204, DOI 10.1109/18.850663
   Aksoy D, 1999, IEEE ACM T NETWORK, V7, P846, DOI 10.1109/90.811450
   Ali GGMN, 2019, COMPUT NETW, V154, P88, DOI 10.1016/j.comnet.2019.02.012
   Ali GGMN, 2018, IEEE INTERNET THINGS, V5, P3499, DOI 10.1109/JIOT.2018.2830315
   Ali GGMN, 2018, IEEE T VEH TECHNOL, V67, P6774, DOI 10.1109/TVT.2018.2820458
   Ali GGMN, 2016, IEEE VTS VEH TECHNOL, DOI 10.1109/VTCSpring.2016.7504371
   Ali GGMN, 2014, IEEE T BROADCAST, V60, P589, DOI 10.1109/TBC.2014.2364533
   Ali GGMN, 2014, J SUPERCOMPUT, V67, P438, DOI 10.1007/s11227-013-1011-y
   Ali GGMN, 2013, J SYST SOFTWARE, V86, P2127, DOI 10.1016/j.jss.2013.03.073
   Alia GGMN, 2016, J SYST SOFTWARE, V117, P508, DOI 10.1016/j.jss.2016.04.005
   [Anonymous], 2001, P 33 IEEE WINT SIM C
   [Anonymous], INT J CHEM ENG
   [Anonymous], 1949, Human behaviour and the principle of least-effort
   [Anonymous], 2003, AD HOC NETW, DOI DOI 10.1016/S1570-8705(03)00040-4
   Bazzi A, 2017, IEEE T VEH TECHNOL, V66, P10419, DOI 10.1109/TVT.2017.2750803
   Birk Y, 2006, IEEE T INFORM THEORY, V52, P2825, DOI 10.1109/TIT.2006.874540
   Chen J, 2017, IEEE T VEH TECHNOL, V66, P3361, DOI 10.1109/TVT.2016.2589460
   Chen J, 2013, INFORM SCIENCES, V232, P27, DOI 10.1016/j.ins.2012.12.044
   Chung-Hua Chu, 2008, 2008 9th International Conference on Mobile Data Management (MDM '08), P181, DOI 10.1109/MDM.2008.25
   Dharwadker Ashay., 2006, CLIQUE ALGORITHM
   Federal Communications Commission, 2002, 02302 FCC
   Hassanabadi B, 2014, IEEE T WIREL COMMUN, V13, P1284, DOI 10.1109/TWC.2014.010214.122008
   Ho T, 2006, IEEE T INFORM THEORY, V52, P4413, DOI 10.1109/TIT.2006.881746
   JTG H12-2015, 2015, Technical Specifications of Maintenance for Highway Tunnel
   Karp R, 1972, COMPLEXITY COMPUTER, V40, P85, DOI 10.1007/978-3-540-68279-08
   Kenney JB, 2011, P IEEE, V99, P1162, DOI 10.1109/JPROC.2011.2132790
   Liu BY, 2017, IEEE SYST J, V11, P128, DOI 10.1109/JSYST.2015.2451156
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu K, 2018, IEEE T INTELL TRANSP, V19, P2420, DOI 10.1109/TITS.2017.2748381
   Liu K, 2016, IEEE T INTELL TRANSP, V17, P1509, DOI 10.1109/TITS.2015.2495269
   Liu K, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2629546
   Liu K, 2014, IEEE T INTELL TRANSP, V15, P2419, DOI 10.1109/TITS.2014.2316006
   Liu Z, 2009, BASICS, P3, DOI 10.1533/9781845696474.1.3
   Mammeri A, 2016, IEEE SYST J, V10, P785, DOI 10.1109/JSYST.2015.2455813
   Morgan YL, 2010, IEEE COMMUN SURV TUT, V12, P504, DOI 10.1109/SURV.2010.033010.00024
   Ng JKY, 2008, IEEE T BROADCAST, V54, P24, DOI 10.1109/TBC.2007.912850
   Noor-A-Rahim M, 2018, IEEE ACCESS, V6, P23786, DOI 10.1109/ACCESS.2018.2829897
   Song J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3014584
   Tripp-Barba C., 2012, IEEE VEH TECHN C VTC, P1
   Wang Q, 2012, IEEE T VEH TECHNOL, V61, P62, DOI 10.1109/TVT.2011.2167249
   WONG JW, 1985, IEEE T COMPUT, V34, P863, DOI 10.1109/TC.1985.1676645
   Xu JL, 2006, IEEE T PARALL DISTR, V17, P3, DOI 10.1109/TPDS.2006.14
   Zhan C, 2011, IEEE T WIREL COMMUN, V10, P3774, DOI 10.1109/TWC.2011.092011.101652
NR 44
TC 2
Z9 2
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 38
DI 10.1145/3329865
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100010
DA 2024-07-18
ER

PT J
AU Cherif, A
   Belkadi, M
   Sauveron, D
AF Cherif, Amina
   Belkadi, Malika
   Sauveron, Damien
TI A Lightweight and Secure Data Collection Serverless Protocol
   Demonstrated in an Active RFIDs Scenario
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Data collection protocol; serverless protocol; lightweight cryptography;
   data confidentiality; active RFID nodes
ID UNMANNED AERIAL VEHICLES; WIRELESS SENSOR NETWORKS; AUTHENTICATION
AB In the growing Internet of Things context, thousands of computing devices with various functionalities are producing data (from environmental sensors or other sources). However, they are also collecting, storing, processing and transmitting data to eventually communicate them securely to third parties (e.g., owners of devices or cloud data storage). The deployed devices are often battery-powered mobile or static nodes equipped with sensors and/or actuators, and they communicate using wireless technologies. Examples include unmanned aerial vehicles, wireless sensor nodes, smart beacons, and wearable health objects. Such resource-constrained devices include Active Radio Frequency IDentification (RFID) nodes, and these are used to illustrate our proposal. In most scenarios, these nodes are unattended in an adverse environment, so data confidentiality must be ensured from the sensing phase through to delivery to authorized entities: in other words, data must be securely stored and transmitted to prevent attack by active adversaries even if the nodes are captured. However, due to the scarce resources available to nodes in terms of energy, storage, and/or computation, the proposed security solution has to be lightweight. In this article, we propose a serverless protocol to enable Mobile Data Collectors (MDCs), such as drones, to securely collect data from mobile and static Active RFID nodes and then deliver them later to an authorized third party. The whole solution ensures data confidentiality at each step (from the sensing phase, before data collection by the MDC, once data have been collected by MDC, and during final delivery), while fulfilling the lightweight requirements for the resource-limited entities involved. To assess the suitability of the protocol against the performance requirements, it was implemented on the most resource-constrained devices to get the worst possible results. In addition, to prove the protocol fulfills the security requirements, it was analyzed using security games and also formally verified using the AVISPA and ProVerif tools.
C1 [Cherif, Amina; Belkadi, Malika] Univ Tizi Ouzou, LARI Lab, Tizi Ouzou, Algeria.
   [Cherif, Amina; Sauveron, Damien] Univ Limoges, CNRS, UMR 7252, XLIM, 123 Ave Albert Thomas, F-87060 Limoges, France.
   [Cherif, Amina; Belkadi, Malika] Univ Mouloud MAMMERI, Fac Genie Elect & Informat, Lab LARI, BP 17 RP, Tizi Ouzou 15000, Algeria.
   [Cherif, Amina] Univ Limoges, CNRS, UMR 7252, RIE, 123 Ave Albert Thomas, F-87060 Limoges, France.
   [Belkadi, Malika] RIE, Limoges, France.
C3 Universite Mouloud Mammeri de Tizi Ouzou; Universite de Limoges; Centre
   National de la Recherche Scientifique (CNRS); CNRS - Institute for
   Engineering & Systems Sciences (INSIS); Universite Mouloud Mammeri de
   Tizi Ouzou; Centre National de la Recherche Scientifique (CNRS); CNRS -
   Institute for Engineering & Systems Sciences (INSIS); Universite de
   Limoges
RP Cherif, A (corresponding author), Univ Tizi Ouzou, LARI Lab, Tizi Ouzou, Algeria.; Cherif, A (corresponding author), Univ Limoges, CNRS, UMR 7252, XLIM, 123 Ave Albert Thomas, F-87060 Limoges, France.; Cherif, A (corresponding author), Univ Mouloud MAMMERI, Fac Genie Elect & Informat, Lab LARI, BP 17 RP, Tizi Ouzou 15000, Algeria.; Cherif, A (corresponding author), Univ Limoges, CNRS, UMR 7252, RIE, 123 Ave Albert Thomas, F-87060 Limoges, France.
FU ex-Region Limousin; MIRES research federation; Region
   Nouvelle-Aquitaine; PROFAS B+ program between Algeria and France
FX This work is supported by the ex-Region Limousin, under grants for
   projects "SFD" and "IoTSec," by the MIRES research federation under
   grants for projects " SUITED2," " SCOPE," and " SPOCK," and by the
   Region Nouvelle-Aquitaine under the grant for project " SVP-IoT." A.
   Cherif is partially funded by the PROFAS B+ program between Algeria and
   France.
CR Ahamed SI, 2008, INT WKSHP FUT TR DIS, P219, DOI 10.1109/FTDCS.2008.20
   Altawy R, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3001836
   [Anonymous], 2006, IEEE INT C COMPUTER
   [Anonymous], AUTOMATIC VERIFICATI
   [Anonymous], 2017, IEEE AIAA 36 DASC
   Blazy O., 2017, P 2017 INTEGRATED CO, P1, DOI [10.1109/ICNSURV.2017.8011987, DOI 10.1109/ICNSURV.2017.8011987]
   Cao Hui-Ru, 2016, INT J NETW MOBILE TE, V10
   CNAM-CEDRIC, 2006, MESURE PROJ
   Costa FG, 2012, INT GEOSCI REMOTE SE, P5045, DOI 10.1109/IGARSS.2012.6352477
   Deng M., 2014, MECHATRONICS AUTOMAT, P1055, DOI 10.1007/978-3-319-01273-5_119
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Erdelj M, 2017, COMPUT NETW, V124, P72, DOI 10.1016/j.comnet.2017.05.021
   Faiçal BS, 2014, J SYST ARCHITECT, V60, P393, DOI 10.1016/j.sysarc.2014.01.004
   Hoque ME, 2010, WIRELESS PERS COMMUN, V55, P65, DOI 10.1007/s11277-009-9786-0
   Jawhar I, 2014, J INTELL ROBOT SYST, V74, P437, DOI 10.1007/s10846-013-9965-9
   Katelyn Heiner, 2015, FUTURE UAVS DRONES D
   Lee CF, 2012, INT J COMMUN SYST, V25, P376, DOI 10.1002/dac.1246
   Lin IC, 2009, INT C COMP ELEC ENG, P95, DOI 10.1109/ICCEE.2009.159
   Mahalle P. N., 2012, 2012 15th International Symposium on Wireless Personal Multimedia Communications (WPMC 2012), P187
   Mtita C, 2016, IET INFORM SECUR, V10, P262, DOI 10.1049/iet-ifs.2015.0428
   Mtita Collins, 2016, THESIS
   Mtita Collins, 2017, ABS170805417 CORR
   Nguyen Le Trung, 2015, NEW APPROACH COLLECT
   Paradinas P, 2007, LECT NOTES COMPUT SC, V4462, P127
   Poornima AS, 2011, IET WIREL SENS SYST, V1, P85, DOI 10.1049/iet-wss.2010.0086
   Pourpouneh Mohsen, 2014, International Journal of Computer Network and Information Security, V7, P31, DOI 10.5815/ijcnis.2015.01.05
   Pourpouneh Mohsen, 2014, RFIDSEC, V7, P31
   Sahingoz OK, 2013, INT CONF UNMAN AIRCR, P933
   SHARMA V, 2016, MOBILE INFO SYST, V2016
   Svenda Petr, 2018, JCALGTEST PROJECT
   Tan CC, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P3, DOI 10.1109/PERCOM.2007.30
   Tang CM, 2008, IEEE T WIREL COMMUN, V7, P1408, DOI 10.1109/TWC.2008.06I080
   TSUDIK G, 2006, P 4 ANN IEEE INT C P, DOI DOI 10.1109/TWC.2008.061080
   Viganò L, 2006, ELECTRON NOTES THEOR, V155, P61, DOI 10.1016/j.entcs.2005.11.052
   Won J., 2015, P 10 ACM S INF COMP, P249
   Wu T, 2017, INT CONF ADV CLOUD B, P420, DOI 10.1109/CBD.2017.79
NR 36
TC 4
Z9 4
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 27
DI 10.1145/3274667
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200010
DA 2024-07-18
ER

PT J
AU Sotiriou-Xanthopoulos, E
   Masing, L
   Xydis, S
   Siozios, K
   Becker, J
   Soudris, D
AF Sotiriou-Xanthopoulos, Efstathios
   Masing, Leonard
   Xydis, Sotirios
   Siozios, Kostas
   Becker, Juergen
   Soudris, Dimitrios
TI OpenCL-based Virtual Prototyping and Simulation of Many-Accelerator
   Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE OpenCL; many-accelerator; systemC; TLM; parallel architectures;
   distributed memory; memory analysis; co-simulation; fixed-point
   arithmetic; half-floating-point arithmetic
ID FRAMEWORK
AB Heterogeneous architectures featuring multiple hardware accelerators have been proposed as a promising solution for meeting the ever-increasing performance and power requirements of embedded systems. However, the existence of numerous design parameters may result in different architectural schemes and thus in extra design effort. To address this issue, OpenCL-based frameworks have been recently utilized for FPGA programming, to enable the portability of a source code to multiple architectures. However, such OpenCL frameworks focus on RTL design, thus not enabling rapid prototyping and abstracted modeling of complex systems. Virtual Prototyping aims to overcome this problem by enabling the system modeling in higher abstraction levels. This article combines the benefits of OpenCL and Virtual Prototyping, by proposing an OpenCL-based prototyping framework for data-parallel many-accelerator systems, which (a) creates a SystemC Virtual Platform from OpenCL, (b) provides a co-simulation environment for the host and the Virtual Platform, (c) offers memory and interconnection models for parallel data processing, and (d) enables the system evaluation with alternative real number representations (e.g., fixed-point or 16 -bit floating-point).
C1 [Sotiriou-Xanthopoulos, Efstathios; Xydis, Sotirios; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece.
   [Masing, Leonard; Becker, Juergen] Karlsruhe Inst Technol, Inst Informat Proc, Karlsruhe, Germany.
   [Siozios, Kostas] Aristotle Univ Thessaloniki, Dept Phys, Thessaloniki, Greece.
   [Sotiriou-Xanthopoulos, Efstathios] Software Competitiveness Int, Agiou Konstantinou 36-40, Athens, Greece.
C3 National Technical University of Athens; Helmholtz Association;
   Karlsruhe Institute of Technology; Aristotle University of Thessaloniki
RP Sotiriou-Xanthopoulos, E (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece.; Sotiriou-Xanthopoulos, E (corresponding author), Software Competitiveness Int, Agiou Konstantinou 36-40, Athens, Greece.
EM efstathios.xanthopoulos@softcom-int.com; leonard.masing@kit.edu;
   sxydis@microlab.ntua.gr; ksiop@microlab.ntua.gr; becker@kit.edu;
   dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Xydis, Sotirios/AAM-8015-2021; Siozios,
   Kostas/F-9726-2011; Soudris, Dimitrios/O-8843-2019
OI Siozios, Kostas/0000-0002-0285-2202; Soudris,
   Dimitrios/0000-0002-6930-6847
FU "TEAChER: TEach AdvanCEd Reconfigurable architectures and tools" project
   - DAAD; German Research Foundation (DFG) [DFG SFB/TRR89]
FX This work was partially supported by "TEAChER: TEach AdvanCEd
   Reconfigurable architectures and tools" project funded by DAAD (2014)
   and the German Research Foundation (DFG) within the Transregio SFB
   Invasive Computing (DFG SFB/TRR89).
CR Altera OpenCL Guide, 2015, ALT SDK OPENCL OPT G
   [Anonymous], 5 INT WORKSH AUT PER
   Cong J, 2015, DES AUT CON, DOI 10.1145/2744769.2744879
   Cong J, 2013, I SYMPOS LOW POWER E, P305, DOI 10.1109/ISLPED.2013.6629314
   Cong J, 2012, DES AUT CON, P843
   Deest G, 2014, ICCAD-IEEE ACM INT, P726, DOI 10.1109/ICCAD.2014.7001432
   Diaz J, 2012, IEEE T PARALL DISTR, V23, P1369, DOI 10.1109/TPDS.2011.308
   HAPS, 2013, SYN HIGH PERF ASIC P
   Intel-FPGA-OCL, 2017, INT FPGA SDK OPENCL
   ISSI DDR3, 2016, DDR3 ISSI
   Mahzoon A, 2017, IEEE T VLSI SYST, V25, P198, DOI 10.1109/TVLSI.2016.2570252
   OpenCL, 2017, OPENCL SPEC 1 0
   PARADE, 2015, PARADE FULL SYSTEM A
   Parker SJ, 2016, J SYST ARCHITECT, V68, P17, DOI 10.1016/j.sysarc.2016.06.003
   Rodinia, 2016, ROD BENCHM SUIT HET
   SDAccel, 2017, XIL SDACCEL
   SDAccel Guide, 2016, XIL SDACCEL DEV ENV
   Sotiriou-Xanthopoulos E., 2014, P WORKSH PAR PROGR R
   Sotiriou-Xanthopoulos E, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P372, DOI 10.1109/SAMOS.2016.7818375
   Sotiriou-Xanthopoulos E, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2866578
   Sotiriou-Xanthopoulos E, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P384, DOI 10.1109/SAMOS.2015.7363703
   van der Zijp J., 2012, FAST HALF FLOAT CONV
   Vista Virtual Prototyping, 2017, VIST VIRT PROT MENT
   Zynq, 2017, XIL ZYNQ 7000 SOCS
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 86
DI 10.1145/3242179
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400005
DA 2024-07-18
ER

PT J
AU Liang, XX
   Huang, ZQ
   Yang, SQ
   Qiu, LX
AF Liang, Xiaoxuan
   Huang, Zhangqin
   Yang, Shengqi
   Qiu, Lanxin
TI Device-Free Motion & Trajectory Detection via RFID
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Device-free; indoor navigation; motion detection; RFID; RSS
AB Compared with traditional methods that employ inertial sensors or wireless sensors, device-free approaches do not require that people carry devices, and they are considered a useful technique for indoor navigation and posture recognition. However, few existing methods can detect the trajectory and movements of humans at the same time. In this study, we propose a scheme called PADAR for addressing these two problems simultaneously by using passive radio frequency identification (RFID) tags but without attaching them to the human body. The idea is based on the principle of radio tomographic imaging, where the variance in a tag's backscattered radio frequency signal strength is influenced by human movement. We integrated a commodity off-the-shelf RFID reader with a two-dimensional phased array antenna and a matrix of passive tags to evaluate the performance of our scheme. We conducted experiments in a simulated indoor environment. The experimental results showed that PADAR achieved an accuracy of over 70%.
C1 [Liang, Xiaoxuan; Huang, Zhangqin; Yang, Shengqi; Qiu, Lanxin] Beijing Engn Res Ctr IoT Software & Syst, Beijing, Peoples R China.
   [Liang, Xiaoxuan; Huang, Zhangqin; Yang, Shengqi; Qiu, Lanxin] Beijing Univ Technol, 100 Pingleyuan, Beijing 100124, Peoples R China.
   [Qiu, Lanxin] State Grid Zhejiang Elect Power Co, Informat & Telecommun Branch, 8 Huanglong Rd, Hangzhou 310012, Zhejiang, Peoples R China.
C3 Beijing University of Technology; State Grid Corporation of China
RP Huang, ZQ (corresponding author), Beijing Engn Res Ctr IoT Software & Syst, Beijing, Peoples R China.; Huang, ZQ (corresponding author), Beijing Univ Technol, 100 Pingleyuan, Beijing 100124, Peoples R China.
EM shaw.xuan820@gmail.com; syang@bjut.edu.cn; qiulx44520@163.com
RI Liang, Xiaoxuan/CAG-5600-2022; Lu, Rui/KCJ-8212-2024
OI Liang, Xiaoxuan/0000-0002-8041-2798; 
FU National Natural Science Foundation of China [60773186]; Natural Science
   Foundation of Beijing Municipality [4122010]
FX This study was supported by the National Natural Science Foundation of
   China under Grant No. 60773186 and the Natural Science Foundation of
   Beijing Municipality under Grant No. 4122010.
CR Adib Fadel, 2014, Usenix NSDI, V14, P317
   Alghoniemy M, 2009, 2009 INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS, P221
   Amendola S, 2015, IEEE ANTENN PROPAG M, V57, P23, DOI 10.1109/MAP.2015.2437274
   [Anonymous], P IEEE INT C NETW PR
   [Anonymous], P INT C MOB UB SYST
   [Anonymous], LEARNING OPENCV COMP
   [Anonymous], P IEEE C RAD FREQ ID
   [Anonymous], P 7 IND C COMP VIS G
   [Anonymous], P UBICOMP
   [Anonymous], LOW LEV READ PROT
   [Anonymous], P 33 ANN IEEE INT C
   [Anonymous], 1037C FED STAND
   [Anonymous], P 34 ANN IEEE INT C
   [Anonymous], P IEEE C COMP VIS PA
   [Anonymous], P WORKSH POS NAV COM
   [Anonymous], 2008, P 2008 IEEE GLOB WOR
   Blumrosen G, 2014, IEEE SENS J, V14, P4043, DOI 10.1109/JSEN.2014.2328340
   Chang L, 2016, MATH PROBL ENG, V2016, DOI 10.1155/2016/3835952
   Ghose Avik., 2013, Proceedings of the 11th ACM Conference on Embedded Networked Sensor Systems (SenSys 13), SenSys '13, P1, DOI DOI 10.1145/2517351.2517412
   Gupta S., 2012, P SIGCHI C HUM FACT, P1911, DOI DOI 10.1145/2207676.2208331
   Han J, 2014, PROCEEDINGS OF THE ASME 9TH INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE, 2014, VOL 2
   Hekimian-Williams Cory, 2010, 2010 IEEE International Conference on RFID (IEEE RFID 2010), P89, DOI 10.1109/RFID.2010.5467268
   Huang R., 2014, P 12 ACM C EMB NETW, P266, DOI [10.1145/2668332.2668344, DOI 10.1145/2668332.2668344]
   Li TX, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P331, DOI 10.1145/2789168.2790110
   Liu YH, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P37, DOI 10.1109/PERCOM.2007.23
   Ni LM, 2004, WIREL NETW, V10, P701, DOI 10.1023/B:WINE.0000044029.06344.dd
   Pu S., 2013, P 19 ANN INT C MOB C, P27, DOI 10.1145/2500423.2500436
   Ruan WJ, 2016, 2016 IEEE 17TH INTERNATIONAL SYMPOSIUM ON A WORLD OF WIRELESS, MOBILE AND MULTIMEDIA NETWORKS (WOWMOM)
   Ruiz-Garcia L, 2009, SENSORS-BASEL, V9, P4728, DOI 10.3390/s90604728
   Shangguan L., 2016, P 14 ANN INT C MOB S, P31, DOI 10.1145/2906388.2906417
   Shotton J, 2013, COMMUN ACM, V56, P116, DOI 10.1145/2398356.2398381
   Wagner B, 2013, IEEE INT C NETW SENS, P684, DOI 10.1109/ICNSC.2013.6548821
   Wang J, 2014, ACM SIGCOMM COMP COM, V44, P235, DOI 10.1145/2740070.2626330
   Wang J, 2013, ACM SIGCOMM COMP COM, V43, P51, DOI 10.1145/2534169.2486029
   Wang W, 2017, IEEE J SEL AREA COMM, V35, P1118, DOI 10.1109/JSAC.2017.2679658
   Wei YM, 2004, APPL MATH COMPUT, V149, P411, DOI 10.1016/S0096-3003(03)00149-8
   Wilson J, 2010, IEEE T MOBILE COMPUT, V9, P621, DOI 10.1109/TMC.2009.174
   Yang L, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P487, DOI 10.1145/2789168.2790100
   Yang L, 2014, PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '14), P237, DOI 10.1145/2639108.2639111
   Zhang DQ, 2011, IEEE T PARALL DISTR, V22, P558, DOI 10.1109/TPDS.2010.118
   Zhao Y, 2013, 2013 ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P229, DOI 10.1109/IPSN.2013.6917565
NR 41
TC 40
Z9 40
U1 0
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 78
DI 10.1145/3230644
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600006
DA 2024-07-18
ER

PT J
AU Vatanparvar, K
   Al Faruque, MA
AF Vatanparvar, Korosh
   Al Faruque, Mohammad Abdullah
TI Design and Analysis of Battery-Aware Automotive Climate Control for
   Electric Vehicles
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Electric vehicle; battery; climate control; HVAC; optimization; model
   predictive control; quadratic programming
ID SYSTEMS; CHARGE; MANAGEMENT; ISSUES
AB Electric Vehicles (EV) as a zero-emission means of transportation encounter challenges in battery design that cause a range anxieties for the drivers. Besides the electric motor, the Heating, Ventilation, and Air Conditioning (HVAC) system is another major contributor to the power consumption that may influence the EV battery lifetime and driving range. In the state-of-the-art methodologies for battery management systems, the battery performance is monitored and improved. While in the automotive climate control, the passenger's thermal comfort is the main objective. Hence, the influence of the HVAC power on the battery behavior for the purpose of jointly optimized battery management and climate control has not been considered. In this article, we propose an automotive climate control methodology that is aware of the battery behavior and performance, while maintaining the passenger's thermal comfort. In our methodology, battery parameters and cabin temperature are modeled and estimated, and the HVAC utilization is optimized and adjusted with respect to the electric motor and HVAC power requests. Therefore, the battery stress reduces, while the cabin temperature is maintained by predicting and optimizing the system states in the near-future. We have implemented our methodology and compared its performance to the state-of-the-art in terms of battery lifetime improvement and energy consumption reduction. We have also conducted experiments and analyses to explore multiple control window sizes, drive profiles, ambient temperatures, and modeling error rates in the methodology. It is shown that our battery-aware climate control can extend the battery lifetime by up to 13.2% and reduce the energy consumption by up to 14.4%.
C1 [Vatanparvar, Korosh; Al Faruque, Mohammad Abdullah] Univ Calif Irvine, 5440 Engn Hall, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Vatanparvar, K (corresponding author), Univ Calif Irvine, 5440 Engn Hall, Irvine, CA 92697 USA.
EM kvatanpa@uci.edu; alfaruqu@uci.edu
OI Al Faruque, Mohammad Abdullah/0000-0002-5390-0497
CR Al Faruque MA, 2016, ACM IEEE INT CONF CY, DOI 10.1109/ICCPS.2016.7479068
   Amir M, 2017, ICCAD-IEEE ACM INT, P185, DOI 10.1109/ICCAD.2017.8203777
   Amir M, 2017, INT HIGH LEVEL DESIG, P31, DOI 10.1109/HLDVT.2017.8167460
   [Anonymous], MATLAB SIM
   [Anonymous], P 52 ANN DES AUT C D
   [Anonymous], NISSAN LEAF S SPEC
   [Anonymous], TEST DRIV CYCL
   [Anonymous], P INT C HARDW SOFTW
   [Anonymous], 2014, P SIGN INF PROC ASS, DOI DOI 10.1109/APSIPA.2014.7041651
   [Anonymous], P 50 ANN DES AUT C D
   [Anonymous], TESL MOD S SPEC
   [Anonymous], P SAE AUT ALT REF SY
   [Anonymous], BOSCH PROFESS AUTO I
   [Anonymous], LMS IMAG LAB AM
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Chakraborty S, 2012, DES AUT TEST EUROPE, P424
   Cheng KWE, 2011, IEEE T VEH TECHNOL, V60, P76, DOI 10.1109/TVT.2010.2089647
   Doerffel D, 2006, J POWER SOURCES, V155, P395, DOI 10.1016/j.jpowsour.2005.04.030
   Eberle U, 2010, ENERG ENVIRON SCI, V3, P689, DOI 10.1039/c001674h
   Haghighi M.M., 2013, Controlling energy-efficient buildings in the context of smart grid: A cyber physical system approach
   Hayes J. R., 2011, 2011 Conference on Lasers & Electro-Optics Europe & 12th European Quantum Electronics Conference (CLEO EUROPE/EQEC), DOI 10.1109/CLEOE.2011.5943142
   Huang KD, 2006, APPL ENERG, V83, P545, DOI 10.1016/j.apenergy.2005.05.006
   Ibrahim BSKK, 2012, PROCEDIA ENGINEER, V41, P904, DOI 10.1016/j.proeng.2012.07.261
   Kelman A., 2011, IFAC Proc., V44, P9869
   Kim H, 2009, REAL TIM SYST SYMP P, P13, DOI 10.1109/RTSS.2009.38
   Knibbs LD, 2009, INDOOR AIR, V19, P303, DOI 10.1111/j.1600-0668.2009.00593.x
   Knoedler K, 2012, DES AUT TEST EUROPE, P683
   Lefevre S., 2014, ROBOMECH J, V1, P1, DOI 10.1186/s40648-014-0001-z
   Levermore T, 2014, 2014 UKACC INTERNATIONAL CONFERENCE ON CONTROL (CONTROL), P296, DOI 10.1109/CONTROL.2014.6915156
   Lin X, 2015, ICCAD-IEEE ACM INT, P627, DOI 10.1109/ICCAD.2015.7372628
   Lorenz M., 2014, SAE TECHNICAL PAPER
   Lu LG, 2013, J POWER SOURCES, V226, P272, DOI 10.1016/j.jpowsour.2012.10.060
   Lukic SM, 2004, IEEE T VEH TECHNOL, V53, P385, DOI 10.1109/TVT.2004.823525
   Lukic SM, 2008, IEEE T IND ELECTRON, V55, P2258, DOI 10.1109/TIE.2008.918390
   Millner A., 2010, 2010 IEEE Conference on Innovative Technologies for an Efficient and Reliable Electricity Supply, P349, DOI 10.1109/CITRES.2010.5619782
   Montgomery R., 2008, FUNDAMENTALS HVAC CO
   Neubauer J, 2014, J POWER SOURCES, V257, P12, DOI 10.1016/j.jpowsour.2014.01.075
   Nilsson M., 2011, Electric vehicles: The phenomenon of range anxiety
   Pang S, 2001, P AMER CONTR CONF, P1644, DOI 10.1109/ACC.2001.945964
   Park S., 2013, DESIGN AUTOMATION C, P1
   Petricca M, 2014, PR IEEE COMP DESIGN, P483, DOI 10.1109/ICCD.2014.6974723
   Vatanparvar Korosh, 2016, 2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems (ICCPS), P1, DOI 10.1109/ICCPS.2016.7479101
   Vatanparvar K., 2017, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P1
   Vatanparvar K., 2017, IEEE Design Test
   Vatanparvar K., 2018, IEEE Transactions on Smart Grid
   Vatanparvar K, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084686
   Vatanparvar K, 2016, DES AUT TEST EUROPE, P19
   Vatanparvar K, 2015, I SYMPOS LOW POWER E, P353, DOI 10.1109/ISLPED.2015.7273539
   Wang J, 2011, J POWER SOURCES, V196, P3942, DOI 10.1016/j.jpowsour.2010.11.134
   Wang Y. X., 2015, WATER RESOUR MANAG, V15, P1, DOI DOI 10.1371/J0URNAL.P0NE.0130941
   Wang Y, 2013, IEEE T INTELL TRANSP, V14, P1331, DOI 10.1109/TITS.2013.2261064
   Xie Q, 2013, IEEE T COMPUT AID D, V32, P1003, DOI 10.1109/TCAD.2013.2250583
   YanzhiWang Xue Lin, 2014, P C DESIGN AUTOMATIO, P1
   Zeraoulia M, 2006, IEEE T VEH TECHNOL, V55, P1756, DOI 10.1109/TVT.2006.878719
NR 54
TC 12
Z9 13
U1 0
U2 26
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 74
DI 10.1145/3203408
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600002
DA 2024-07-18
ER

PT J
AU Beckert, M
   Ernst, R
AF Beckert, Matthias
   Ernst, Rolf
TI Response Time Analysis for Sporadic Server Based Budget Scheduling in
   Real Time Virtualization Environments
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE RTOS; virtualization; hypervisor; sporadic server; formal analysis
AB Virtualization techniques for embedded real-time systems typically employ TDMA scheduling to achieve temporal isolation among different virtualized applications. Recent work already introduced sporadic server based solutions relying on budgets instead of a fixed TDMA schedule. While providing better average-case response times for IRQs and tasks, a formal response time analysis for the worst-case is still missing. In order to confirm the advantage of a sporadic server based budget scheduling, this paper provides a worst-case response time analysis. To improve the sporadic server based budget scheduling even more, we provide a background scheduling implementation which will also be covered by the formal analysis. We show correctness of the analysis approach and compare it against TDMA based systems. In addition to that, we provide response time measurements from a working hypervisor implementation on an ARM based development board.
C1 [Beckert, Matthias; Ernst, Rolf] Inst Comp & Network Engn, Braunschweig, Germany.
   [Beckert, Matthias; Ernst, Rolf] Inst Comp & Network Engn, TU Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Beckert, M; Ernst, R (corresponding author), Inst Comp & Network Engn, TU Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
EM beckert@ida.ing.tu-bs.de; ernst@ida.ing.tu-bs.de
CR Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   [Anonymous], ERIKA ENTERPRISE OPE
   [Anonymous], 2004, THESIS
   Beckert M., 2017, P DES AUT TEST EUR D
   Beckert M, 2015, 2015 52 ACM EDAC IEE, P1
   Beckert Matthias, 2014, P 51 ANN DES AUT C D
   Davis Robert I., 2005, REAL TIM SYST S 2015
   Diemer J., 2012, P WATERS
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   HEAP BR, 1963, COMPUT J, V6, P293, DOI 10.1093/comjnl/6.3.293
   Heiser Gernot, 2010, P 1 AS PAC WORKSH WO
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   International Electrotechnical Commission, 2008, IEC61508
   International Standardization Organization, 2011, ISO26262
   Kaiser R, 2007, P 1 INT WORKSH MICR
   Labrosse JJ, 2002, MUC OS 2 REAL TIME K, V2nd
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Neukirchner Moritz, 2012, P 33 REAL TIM SYST S
   Prisaznuk P. J., 2008, P DIG AV SYST C DASC
   Saewong S, 2002, EUROMICRO, P173
   Schliecker S., 2008, P 6 INT C HARDW SOFT
   SEDGEWICK R, 1977, COMPUT SURV, V9, P137, DOI 10.1145/356689.356692
   Sprunt Brinkley, 1989, REAL TIME SYSTEMS, V1, P1
   The IEEE and The Open Group, 2017, 1003 IEEE
NR 24
TC 5
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 161
DI 10.1145/3126559
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800044
DA 2024-07-18
ER

PT J
AU Wang, SQ
   Zhong, GW
   Mitra, T
AF Wang, Siqi
   Zhong, Guanwen
   Mitra, Tulika
TI CGPredict: Embedded GPU Performance Estimation from Single-Threaded
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Heterogenous platform; GPGPU; performance modeling; mobile platform;
   analytical model; cross-platform prediction
AB Heterogeneous multiprocessor system-on-chip architectures are endowed with accelerators such as embedded GPUs and FPGAs capable of general-purpose computation. The application developers for such platforms need to carefully choose the accelerator with the maximum performance benefit. For a given application, usually, the reference code is specified in a high-level single-threaded programming language such as C. The performance of an application kernel on an accelerator is a complex interplay among the exposed parallelism, the compiler, and the accelerator architecture. Thus, determining the performance of a kernel requires its redevelopment into each accelerator-specific language, causing substantial wastage of time and effort. To aid the developer in this early design decision, we present an analytical framework CGPredict to predict the performance of a computational kernel on an embedded GPU architecture from un-optimized, single-threaded C code. The analytical approach provides insights on application characteristics which suggest further application-specific optimizations. The estimation error is as low as 2.66% (average 9%) compared to the performance of the same kernel written in native CUDA code running on NVIDIA Kepler embedded GPU. This low performance estimation error enables CGPredict to provide an early design recommendation of the accelerator starting from C code.
C1 [Wang, Siqi; Zhong, Guanwen; Mitra, Tulika] Natl Univ Singapore, Sch Comp, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
C3 National University of Singapore
RP Wang, SQ (corresponding author), Natl Univ Singapore, Sch Comp, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
EM wangsq@comp.nus.edu.sg; guanwen@comp.nus.edu.sg; tulika@comp.nus.edu.sg
RI Mitra, Tulika/HCI-5887-2022; Wang, Siqi/KVB-5034-2024; Mitra,
   Tulika/J-4464-2017
OI Mitra, Tulika/0000-0003-4136-4188
FU Singapore Ministry of Education [MOE2015-T2-2-088]
FX This work was partially funded by the Singapore Ministry of Education
   Academic Research Fund Tier 2 MOE2015-T2-2-088.
CR [Anonymous], 2014, K1: A New Era in Mobile Computing
   [Anonymous], 2017, CUDA C PROGR GUID V8
   [Anonymous], 2017, CUDA toolkit documentation
   [Anonymous], 2004, P INT S COD GEN OPT
   Ardalani N, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P725, DOI 10.1145/2830772.2830780
   Baghsorkhi SS, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P105, DOI 10.1145/1693453.1693470
   Baskaran MM, 2010, LECT NOTES COMPUT SC, V6011, P244, DOI 10.1007/978-3-642-11970-5_14
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Edler J., 1998, DINERO 4 TRACE DRIVE
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Hong S, 2009, CONF PROC INT SYMP C, P152, DOI 10.1145/1555815.1555775
   Khronos, 2017, OPENCL OP STAND PAR
   LIANG Y, 2010, AUT CON, P344
   Mei XX, 2017, IEEE T PARALL DISTR, V28, P72, DOI 10.1109/TPDS.2016.2549523
   Meng J., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, P14
   Nugteren C, 2014, INT S HIGH PERF COMP, P37, DOI 10.1109/HPCA.2014.6835955
   NVIDIA, 2017, TUN CUDA APPL KEPL
   NVIDIA, 2017, PAR THREAD EX ISA VE
   Parakh AK, 2012, IEEE SYM PARA DISTR, P2384, DOI 10.1109/IPDPSW.2012.328
   Tang T, 2011, INT CON DISTR COMP S, P623, DOI 10.1109/ICDCS.2011.16
   Wong Henry, 2010, 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS 2010), P235, DOI 10.1109/ISPASS.2010.5452013
   Wu G, 2015, INT S HIGH PERF COMP, P564, DOI 10.1109/HPCA.2015.7056063
   Xilinx, 2017, VIV DES SUIT
   Zhong GW, 2017, DES AUT TEST EUROPE, P1141, DOI 10.23919/DATE.2017.7927161
   Zhong GW, 2016, DES AUT CON, DOI 10.1145/2897937.2898040
NR 25
TC 9
Z9 10
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 146
DI 10.1145/3126546
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800029
DA 2024-07-18
ER

PT J
AU Bérard, B
   Hélouët, L
   Mullins, J
AF Berard, Beatrice
   Helouet, Loic
   Mullins, John
TI Non-interference in Partial Order Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Security; non-interference; partial orders; verification
ID CHECKING
AB Non-interference (NI) is a property of systems stating that confidential actions should not cause effects observable by unauthorized users. Several variants of NI have been studied for many types of models but rarely for true concurrency or unbounded models. This work investigatesNI for High-level Message Sequence Charts (HMSCs), a scenario language for the description of distributed systems, based on composition of partial orders. We first propose a general definition of security properties in terms of equivalence among observations of behaviors. Observations are naturally captured by partial order automata, a formalism that generalizes HMSCs and permits assembling partial orders. We show that equivalence or inclusion properties for HMSCs (and hence for partial order automata) are undecidable, which means in particular that NI is undecidable for HMSCs. We hence consider decidable subclasses of partial order automata and HMSCs. Finally, we define weaker local properties, describing situations where a system is attacked by a single agent, and show that local NI is decidable. We then refine local NI to a finer notion of causal NI that emphasizes causal dependencies between confidential actions and observations and extend it to causal NI with (selective) declassification of confidential events. Checking whether a system satisfies local and causal NI and their declassified variants are PSPACE-complete problems.
C1 [Berard, Beatrice] UPMC Univ Paris, Sorbonne Univ, Paris, France.
   [Helouet, Loic] INRIA Rennes, Campus Beaulieu, F-35041 Rennes, France.
   [Mullins, John] Ecole Polytech Montreal, Dept Comp & Software Engn, POB 6079,Stn Ctr Ville, Montreal, PQ H3C 3A7, Canada.
   [Berard, Beatrice] UPMC Univ Paris 06, Sorbonne Univ, CNRS, UMR 7606,LIP6, F-75005 Paris, France.
   [Berard, Beatrice] Univ Paris Saclay, INRIA, ENS Cachan, Paris, France.
C3 Sorbonne Universite; Universite de Rennes; Universite de Montreal;
   Polytechnique Montreal; Centre National de la Recherche Scientifique
   (CNRS); Sorbonne Universite; Universite Paris Cite; Inria; Universite
   Paris Saclay
RP Bérard, B (corresponding author), UPMC Univ Paris, Sorbonne Univ, Paris, France.; Bérard, B (corresponding author), UPMC Univ Paris 06, Sorbonne Univ, CNRS, UMR 7606,LIP6, F-75005 Paris, France.; Bérard, B (corresponding author), Univ Paris Saclay, INRIA, ENS Cachan, Paris, France.
EM Beatrice.Berard@lip6.fr; loic.helouet@inria.fr; john.mullins@polymtl.ca
FU NSERC Discovery Individual (Government of Canada) [13321]; FQRNT Team
   Grant (Quebec's Government) [167440]; CFQCU France-Quebec Cooperative
   Grant (Quebec's Government) [167671]
FX John Mullins is supported by the NSERC Discovery Individual Grant No.
   13321 (Government of Canada), the FQRNT Team Grant No. 167440 (Quebec's
   Government), and the CFQCU France-Quebec Cooperative Grant No. 167671
   (Quebec's Government).
CR Aiswarya C, 2014, LECT NOTES COMPUT SC, V8837, P1, DOI 10.1007/978-3-319-11936-6_1
   Alur R, 1999, LECT NOTES COMPUT SC, V1664, P114
   [Anonymous], 2011, TECHNICAL REPORT
   Baldan Paolo, 2014, Application and Theory of Petri Nets and Concurrency. 35th International Conference, PETRI NETS 2014. Proceedings: LNCS 8489, P190, DOI 10.1007/978-3-319-07734-5_11
   Berard B., 2014, P 14 INT WORKSH AUT
   Bérard B, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P80, DOI 10.1109/ACSD.2015.11
   Best E, 2012, LECT NOTES COMPUT SC, V7215, P290, DOI 10.1007/978-3-642-28641-4_16
   Best E, 2011, ELECTRON PROC THEOR, P16, DOI 10.4204/EPTCS.51.2
   Busi N, 2009, MATH STRUCT COMP SCI, V19, P1065, DOI 10.1017/S0960129509990120
   Caillaud B., 2000, RR3970 INRIA
   D'Souza D, 2011, J COMPUT SECUR, V19, P101, DOI 10.3233/JCS-2010-0400
   Focardi R., 2001, LNCS 1, V2171, P331, DOI DOI 10.1007/3-540-45608-26
   GENEST B, 2003, LNCS, V2761, P308
   Goguen J. A., 1982, Proceedings of the 1982 Symposium on Security and Privacy, P11
   Gorrieri Roberto, 2011, Foundations of Security Analysis and Design VI. FOSAD Tutorial Lectures: LNCS 6858, P125, DOI 10.1007/978-3-642-23082-0_5
   Hélouët L, 2014, DISCRETE EVENT DYN S, V24, P353, DOI 10.1007/s10626-013-0158-2
   Mantel H., 2001, FME 2001: Formal Methods for Increasing Software Productivity. International Symposium on Formal Methods Europe. Proceedings (Lecture Notes in Computer Science Vol.2021), P153
   Mantel H, 2000, P IEEE CSFW, P185, DOI 10.1109/CSFW.2000.856936
   Mattern F., 1988, WORKSH PAR DISTR ALG, P215
   Muscholl A., 2000, P 2 WORKSH SDL MSC, P3
   MUSCHOLL A, 1999, LNCS, V1672, P81
   Ray A, 2004, LECT NOTES COMPUT SC, V3347, P273
   Rushby John., 1992, NONINTERFERENCE TRAN
NR 23
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 44
DI 10.1145/2984639
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900017
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Castiglione, A
   Pizzolante, R
   Palmieri, F
   Masucci, B
   Carpentieri, B
   de Santis, A
   Castiglione, A
AF Castiglione, Arcangelo
   Pizzolante, Raffaele
   Palmieri, Francesco
   Masucci, Barbara
   Carpentieri, Bruno
   de Santis, Alfredo
   Castiglione, Aniello
TI On-Board Format-Independent Security of Functional Magnetic Resonance
   Images
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE fMRI; functional magnetic resonance imaging; reversible watermarking
   scheme; on-board protection; security
AB Functional magnetic resonance imaging (fMRI) provides an effective and noninvasive tool for researchers to understand cerebral functions and correlate them with brain activities. In addition, with the ever-increasing diffusion of the Internet, such images may be exchanged in several ways, allowing new research and medical services. On the other hand, ensuring the security of exchanged fMRI data becomes a main concern due to their special characteristics arising from strict ethics and legislative and diagnostic implications. Again, the risks increase when dealing with open environments like the Internet. For this reason, security mechanisms that ensure protection of such data are strongly required. However, we remark that the mechanisms commonly employed for data protection are doomed to fail when dealing with imaging data. In this article, we propose a novel watermarking scheme explicitly addressed for this type of imaging. Such a scheme can be used for several purposes, particularly to ensure authenticity and integrity. Moreover, we show how to integrate our scheme within commercial off-the-shelf fMRI system. Finally, the validity and the efficiency of our scheme has been assessed through testing.
C1 [Castiglione, Arcangelo; Pizzolante, Raffaele; Palmieri, Francesco; Masucci, Barbara; Carpentieri, Bruno; de Santis, Alfredo; Castiglione, Aniello] Univ Salerno, Dipartimento Informat, I-84084 Salerno, Italy.
C3 University of Salerno
RP Castiglione, A (corresponding author), Univ Salerno, Dipartimento Informat, I-84084 Salerno, Italy.
EM arcastiglione@unisa.it; rpizzolante@unisa.it; fpalmieri@unisa.it;
   bmasucci@unisa.it; bcarpentieri@unisa.it; ads@unisa.it;
   castiglione@acm.org
RI Palmieri, Francesco/F-7192-2011; Castiglione, Aniello/F-1034-2011;
   Carpentieri, Bruno/AAV-8759-2021
OI Castiglione, Aniello/0000-0003-0571-1074; De Santis,
   Alfredo/0000-0001-8962-1919; Castiglione, Arcangelo/0000-0002-7991-2410
FU Italian Ministry of Research within PRIN project GenData [2010RTFWBH]
FX This work was partially supported by the Italian Ministry of Research
   within PRIN project GenData 2020 (2010RTFWBH).
CR Boucherkha S., 2004, INT C COMP INT, P240
   Castiglione A, 2015, INT CON ADV INFO NET, P476, DOI 10.1109/AINA.2015.224
   Castiglione A, 2015, FUTURE GENER COMP SY, V43-44, P120, DOI 10.1016/j.future.2014.07.001
   Coatrieux G, 2009, IEEE T INF TECHNOL B, V13, P158, DOI 10.1109/TITB.2008.2007199
   Kuo BC., 2002, AUTOMATIC CONTROL SY
   Muresan O, 2006, ISPDC 2006: FIFTH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, PROCEEDINGS, P253
   Petcu D, 2007, INT WORKSH INT DATA, P137
   Pianykh O, 2009, Digital imaging and communications in medicine (DICOM): a practical introduction and survival guide
   Pizzolante R., 2012, 2012 Sixth International Conference on Innovative Mobile and Internet Services in Ubiquitous Computing (IMIS 2012), P585, DOI 10.1109/IMIS.2012.73
   Pizzolante R., 2011, Proceedings of the 2011 Third International Conference on Intelligent Networking and Collaborative Systems (INCoS 2011), P698, DOI 10.1109/INCoS.2011.153
   Pizzolante R, 2013, 2013 EIGHTH INTERNATIONAL CONFERENCE ON BROADBAND, WIRELESS COMPUTING, COMMUNICATION AND APPLICATIONS (BWCCA 2013), P387, DOI 10.1109/BWCCA.2013.68
   Poldrack RA, 2013, FRONT NEUROINFORM, V7, DOI 10.3389/fninf.2013.00012
   Pop F, 2007, ISPDC 2007: SIXTH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, PROCEEDINGS, P303
   Wang Z, 2002, INT CONF ACOUST SPEE, P3313
   Wang Z, 2002, IEEE SIGNAL PROC LET, V9, P81, DOI 10.1109/97.995823
NR 15
TC 22
Z9 22
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 56
DI 10.1145/2893474
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900029
DA 2024-07-18
ER

PT J
AU Llopard, I
   Fabre, C
   Cohen, A
AF Llopard, Ivan
   Fabre, Christian
   Cohen, Albert
TI From a Formalized Parallel Action Language to Its Efficient Code
   Generation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Algorithms; Performance; Action language; parallels
   languages; model driven engineering
AB Modeling languages propose convenient abstractions and transformations to handle the complexity of today's embedded systems. Based on the formalism of the Hierarchical State Machine, they enable the expression of hierarchical control parallelism. However, they face two important challenges when it comes to modeling data-intensive applications: no unified approach that also accounts for data-parallel actions and no effective code optimization and generation flows.
   We propose a modeling language extended with parallel action semantics and hierarchical indexed-state machines suitable for computationally intensive applications. Together with its formal semantics, we present an optimizing model compiler aiming for the generation of efficient data-parallel implementations.
C1 [Llopard, Ivan; Fabre, Christian] CEA, LETI, MINATEC Campus, F-38054 Grenoble, France.
   [Llopard, Ivan; Fabre, Christian] Univ Grenoble Alpes, F-38000 Grenoble, France.
   [Cohen, Albert] INRIA, Le Chesnay, France.
   [Llopard, Ivan; Fabre, Christian] CEA, Campus Minatec,17 Av Martyrs, F-38054 Grenoble, France.
   [Cohen, Albert] ENS, DI, 45 Rue Ulm, F-75005 Paris, France.
C3 CEA; Communaute Universite Grenoble Alpes; Universite Grenoble Alpes
   (UGA); Inria; CEA; Universite PSL; Ecole Normale Superieure (ENS)
RP Llopard, I (corresponding author), Univ Grenoble Alpes, F-38000 Grenoble, France.; Llopard, I (corresponding author), CEA, Campus Minatec,17 Av Martyrs, F-38054 Grenoble, France.
EM ivanllopard@gmail.com; christian.fabre1@cea.fr; albert.cohen@inria.fr
OI FABRE, Christian/0000-0002-9117-2056
FU Artemis JU (Brussels, Belgium); Ministere de l'Economie, du Redressement
   productif et du Numerique [332 913]
FX This work was supported by the Artemis JU (Brussels, Belgium) and the
   Ministere de l'Economie, du Redressement productif et du Numerique,
   under Grant No. 332 913, for project COPCAMS (http://copcams.eu).
CR [Anonymous], ARCHITECTURE OPEN SO
   [Anonymous], 2009, UML PROF MARTE MOD A
   [Anonymous], PRG06 OUCL
   [Anonymous], 2012, OMG SYST MOD LANG OM
   [Anonymous], P 2 WORKSH MOD BAS E
   [Anonymous], 2012, ERTS2 2012
   [Anonymous], 2007, Using OpenMP: Portable Shared Memory Parallel Programming
   [Anonymous], P 2007 WORKSH DECL A
   [Anonymous], P 2 BCS FACS C NO FO
   [Anonymous], LECT NOTES COMPUT SC
   [Anonymous], IEEE7542008
   [Anonymous], COMPILERS PRINCIPLES
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], EXECUTABLE FORMAL SE
   [Anonymous], P 17 INT WORKSH SOFT
   [Anonymous], 2011, ACM T EMBEDDED COMPU
   [Anonymous], 2007, RR6113 INRIA
   Bastoul C, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P7, DOI 10.1109/PACT.2004.1342537
   Bikshandi G., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P48, DOI 10.1145/1122971.1122981
   Börger E, 2004, INFORM SOFTWARE TECH, V46, P287, DOI 10.1016/j.infsof.2003.09.009
   Caspi P., 1987, P 14 ACM SIGACT SIGP, P178, DOI DOI 10.1145/41625.41641
   Charfi A., 2012, 2012 IEEE 15th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, P172, DOI 10.1109/ISORC.2012.30
   Dubrovin Jori, 2006, HUTTCSA101
   Fatahalian K., 2006, SC 06, P83
   Gery E., 2002, Integrated Formal Methods. Third International Conference, IFM 2002. Proceedings (Lecture Notes in Computer Science Vol.2335), P1
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Liu S., 2013, PROCEEDING 10 INT C, P331, DOI [10.1007/978-3-642-38613-8_23, DOI 10.1007/978-3-642-38613-8_23]
   Loeffer C., 1989, ICASSP-89: 1989 International Conference on Acoustics, Speech and Signal Processing (IEEE Cat. No.89CH2673-2), P988, DOI 10.1109/ICASSP.1989.266596
   Mueller Frank, 2013, P 2013 IEEE ACM INT, P1
   OMG: Business process model and notation (BPMN) version 2. 0, 2011, TECHNICAL REPORT
   PENG WX, 1991, ACM T PROGR LANG SYS, V13, P399, DOI 10.1145/117009.117015
   Plotkin GD, 2004, J LOGIC ALGEBR PROGR, V60-1, P17, DOI 10.1016/j.jlap.2004.03.002
   Reynolds John C., 1999, THEORIES PROGRAMMING
   Schattkowsky T, 2005, 2005 IEEE Symposium on Visual Language and Human-Centric Computing, Proceedings, P117, DOI 10.1109/VLHCC.2005.64
   Verdoolaege S, 2010, LECT NOTES COMPUT SC, V6327, P299, DOI 10.1007/978-3-642-15582-6_49
   Wheeler KB, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P2282
NR 36
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 37
DI 10.1145/2990195
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Manna, K
   Swami, S
   Chattopadhyay, S
   Sengupta, I
AF Manna, Kanchan
   Swami, Shivam
   Chattopadhyay, Santanu
   Sengupta, Indranil
TI Integrated Through-Silicon Via Placement and Application Mapping for 3D
   Mesh-Based NoC Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Network-on-chip (NoC); TSV placement; application mapping; 3D NoC
ID CHIP TOPOLOGY SYNTHESIS; NETWORKS-ON-CHIP; SUNFLOOR 3D; SYSTEMS;
   PERFORMANCE; TOOL
AB This article proposes a solution to the integrated problem of Through-Silicon Via (TSV) placement and mapping of cores to the routers in a three-dimensional mesh-based Network-on-Chip (NoC) system. TSV geometry restricts their number in three-dimensional (3D) ICs. As a result, only about 25% of routers in a 3D NoC can possess vertical connections. Mapping plays an important role in evolving good system solutions in such a situation. TSVs have been placed with detailed consultation with the application mapping process. The integrated problem was first solved using the exact method of Integer Liner Programming (ILP). Next, a solution was obtained via a Particle Swarm Optimization (PSO) formulation. Several augmentations to the basic PSO strategy have been proposed to generate good-quality solutions. The results obtained are better than many of the contemporary approaches and close to the theoretical situation in which all routers are 3D in nature.
C1 [Manna, Kanchan; Sengupta, Indranil] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
   [Swami, Shivam; Chattopadhyay, Santanu] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Manna, K (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM kanchanm@sit.iitkgp.ernet.in; shivamswami90@gmail.com;
   santanu@ece.iitkgp.ernet.in; isg@cse.iitkgp.ernet.in
FU Department of Science and Technology, Govt. of India
   [SB/S3/EECE/058/2013]
FX This work is partially supported by the Department of Science and
   Technology, Govt. of India (SB/S3/EECE/058/2013; dt. 26-8-13).
CR Ahmed A. B., 2012, 3 INT C NETW COMP IC, P5
   [Anonymous], 1998, P INT WORKSH HARDW S
   [Anonymous], P IEEE INT S VLSI IS
   [Anonymous], 2007, INT TECHN ROADM SEM
   Azampanah S., 2013, ADV COMPUTER SCI INT, V2, P107
   Bahmani M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P9, DOI 10.1109/ISVLSI.2012.19
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Röhler AB, 2011, LECT NOTES ARTIF INT, V7106, P271, DOI 10.1007/978-3-642-25832-9_28
   Chen S, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P53
   Cheng Liu, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P357, DOI 10.1109/ASPDAC.2011.5722213
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Dae Hyun Kim, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P674
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Ding H., 2013, 2013 10th IEEE International Conference and Workshops on Automatic Face and Gesture Recognition (FG), P1
   Dubois F, 2013, IEEE T COMPUT, V62, P609, DOI 10.1109/TC.2011.239
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Garcy M. R., 1979, Computers and Intractability: A Guide to the Theory of NP Completeness
   Guner Ali R., 2008, Journal of Artificial Evolution & Applications, DOI 10.1155/2008/861512
   Hamedani P. K., 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P499, DOI 10.1109/PDP.2012.68
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Jiang X, 2010, TENCON IEEE REGION, P1207, DOI 10.1109/TENCON.2010.5686371
   Kapadia N., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P262, DOI 10.1109/VLSID.2012.81
   Kapadia N, 2013, INT SYM QUAL ELECT, P73, DOI 10.1109/ISQED.2013.6523593
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Kundu S, 2012, MICROPROCESS MICROSY, V36, P471, DOI 10.1016/j.micpro.2012.05.012
   Lee J, 2013, SCI REP-UK, V3, DOI [10.1038/srep02197, 10.1038/srep01050]
   Luo Guilan, 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems (ICINIS), P89, DOI 10.1109/ICINIS.2008.100
   Lv Congying, 2011, Proceedings of the 2011 International Conference on Computer Science and Network Technology (ICCSNT), P1728, DOI 10.1109/ICCSNT.2011.6182302
   Magarshack P, 2003, DES AUT CON, P419
   Manna K, 2014, IEEE INT CONF VLSI
   Miller F., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P374, DOI 10.1109/DSD.2012.135
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2009, ASIA S PACIF DES AUT, P242, DOI 10.1109/ASPDAC.2009.4796487
   Pasricha S., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P268, DOI 10.1109/VLSID.2012.82
   Pasricha S, 2009, DES AUT CON, P581
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Rahmani AM, 2012, IET CIRC DEVICE SYST, V6, P308, DOI 10.1049/iet-cds.2011.0349
   SAHU P, 2014, IEEE T VERY LARGE SC, V22, P2
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Saito M, 2008, MONTE CARLO AND QUASI-MONTE CARLO METHODS 2006, P607, DOI 10.1007/978-3-540-74496-2_36
   Seiculescu C, 2010, IEEE T COMPUT AID D, V29, P1987, DOI 10.1109/TCAD.2010.2061610
   Seiculescu C, 2009, DES AUT TEST EUROPE, P9
   Tatas K., 2014, DESIGNING 2D 3D NETW
   Topol AW, 2006, IBM J RES DEV, V50, P491, DOI 10.1147/rd.504.0491
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Wang J., 2011, 2011 9 IEEE INT C AS, P413, DOI DOI 10.1109/ASICON.2011.6157209
   Wang KP, 2003, 2003 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-5, PROCEEDINGS, P1583, DOI 10.1109/ICMLC.2003.1259748
   Xie Y., 2009, Three-Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures, Springer
   Xu Thomas Canhao, 2010, 2010 International Conference on Electronics and Information Engineering (ICEIE 2010), P333, DOI 10.1109/ICEIE.2010.5559865
   Xu TC, 2011, IEEE INT SYMP DESIGN, P105, DOI 10.1109/DDECS.2011.5783057
   Xu Y, 2009, INT S HIGH PERF COMP, P30, DOI 10.1109/HPCA.2009.4798234
   Yan S, 2008, PR IEEE COMP DESIGN, P142, DOI 10.1109/ICCD.2008.4751853
   Ying H., 2012, P NORCHIP 2012, P1
   Yong Joong Hwang, 2011, 2011 International Conference on ICT Convergence, P517, DOI 10.1109/ICTC.2011.6082652
   Zhong W, 2011, IEEE INT SYMP CIRC S, P1203
   Zhou PQ, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159544
NR 59
TC 13
Z9 14
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 24
DI 10.1145/2968446
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900024
DA 2024-07-18
ER

PT J
AU Beretta, I
   Rana, V
   Akin, A
   Nacci, AA
   Sciuto, D
   Atienza, D
AF Beretta, Ivan
   Rana, Vincenzo
   Akin, Abdulkadir
   Nacci, Alessandro Antonio
   Sciuto, Donatella
   Atienza, David
TI Parallelizing the Chambolle Algorithm for Performance-Optimized Mapping
   on FPGA Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Chambolle; optical flow; TV-L-1; field
   programmable gate arrays; parallel architectures; custom hardware
ID OPTICAL-FLOW
AB The performance and the efficiency of recent computing platforms have been deeply influenced by the widespread adoption of hardware accelerators, such as graphics processing units (GPUs) or field-programmable gate arrays (FPGAs), which are often employed to support the tasks of general-purpose processors (GPPs). One of the main advantages of these accelerators over their sequential counterparts (GPPs) is their ability to perform massive parallel computation. However, to exploit this competitive edge, it is necessary to extract the parallelism from the target algorithm to be executed, which generally is a very challenging task.
   This concept is demonstrated, for instance, by the poor performance achieved on relevant multimedia algorithms, such as Chambolle, which is a well-known algorithm employed for the optical flow estimation. The implementations of this algorithm that can be found in the state of the art are generally based on GPUs but barely improve the performance that can be obtained with a powerful GPP. In this article, we propose a novel approach to extract the parallelism from computation-intensive multimedia algorithms, which includes an analysis of their dependency schema and an assessment of their data reuse. We then perform a thorough analysis of the Chambolle algorithm, providing a formal proof of its inner data dependencies and locality properties. Then, we exploit the considerations drawn from this analysis by proposing an architectural template that takes advantage of the fine-grained parallelism of FPGA devices. Moreover, since the proposed template can be instantiated with different parameters, we also propose a design metric, the expansion rate, to help the designer in the estimation of the efficiency and performance of the different instances, making it possible to select the right one before the implementation phase. We finally show, by means of experimental results, how the proposed analysis and parallelization approach leads to the design of efficient and high-performance FPGA-based implementations that are orders of magnitude faster than the state-of-the-art ones.
C1 [Beretta, Ivan; Atienza, David] EPFL STI IEL ESL, ELG 131, Batiment ELG, Stn 11, CH-1015 Lausanne, Switzerland.
   [Rana, Vincenzo; Nacci, Alessandro Antonio; Sciuto, Donatella] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Piazza Leonardo da Vinci 32, I-20133 Milan, Italy.
   [Akin, Abdulkadir] EPFL STI IEL LSM, ELD 333, Batiment ELD,Stn 11, CH-1015 Lausanne, Switzerland.
C3 Polytechnic University of Milan
RP Beretta, I (corresponding author), EPFL STI IEL ESL, ELG 131, Batiment ELG, Stn 11, CH-1015 Lausanne, Switzerland.
EM ivan.beretta@epfl.ch; vincenzo.rana@polimi.it; abdulkadir.akin@epfl.ch;
   alessandro.nacci@polimi.it; donatella.sciuto@polimi.it;
   david.atienza@epfl.ch
RI Alonso, David Atienza/F-3964-2011
OI Alonso, David Atienza/0000-0001-9536-4947; Rana,
   Vincenzo/0000-0001-6851-1737; Akin, Abdulkadir/0000-0003-1242-6466
FU ONR-G [N62909-14-1-N072]; E4Bio RTD project [200021_159853]; Swiss NSF;
   Swiss National Science Foundation (SNF) [200021_159853] Funding Source:
   Swiss National Science Foundation (SNF)
FX This work was partially supported by ONR-G grant N62909-14-1-N072 and
   the E4Bio RTD project (200021_159853) evaluated and financed by the
   Swiss NSF.
CR Ali Karim M. A., 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032547
   [Anonymous], 2013, 2013 INT C COMP ARCH, DOI DOI 10.1109/CASES.2013.6662508
   [Anonymous], NVIDIA NEXT GEN CUDA
   [Anonymous], VIRT 5 FAM OV DS100
   [Anonymous], P IEEE ACM 2011 DES
   [Anonymous], P NAT RAD SCI C NRSC
   [Anonymous], P 2012 41 INT C PAR
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2007, NVidia CUDA Compute Unified Device Architecture: Programming Guide
   [Anonymous], P 2014 WORLD C COMP
   Aubert G, 1999, SIAM J APPL MATH, V60, P156, DOI 10.1137/S0036139998340170
   Baker S, 2010, PROC CVPR IEEE, P2392, DOI 10.1109/CVPR.2010.5539932
   Behbahani Soroor, 2007, 2007 IEEE International Symposium on Signal Processing and Information Technology, P133, DOI 10.1109/ISSPIT.2007.4458079
   Black M. J., 1993, [1993] Proceedings Fourth International Conference on Computer Vision, P231, DOI 10.1109/ICCV.1993.378214
   Bodily J, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1754386.1754387
   Chambolle A, 2004, J MATH IMAGING VIS, V20, P89
   HORN BKP, 1981, ARTIF INTELL, V17, P185, DOI 10.1016/0004-3702(81)90024-2
   Jamro E, 2001, ISPA 2001: PROCEEDINGS OF THE 2ND INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, P417, DOI 10.1109/ISPA.2001.938666
   Jian Guo- An, 2013, P 2013 INT S VLSI DE, P1, DOI [10.1109/VLDI-DAT.2013.6533845, DOI 10.1109/VLDI-DAT.2013.6533845]
   Li YM, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P226, DOI 10.1109/FPGA.1997.624623
   Lin S, 1997, INT CONF ACOUST SPEE, P2869, DOI 10.1109/ICASSP.1997.595388
   Papenberg N, 2006, INT J COMPUT VISION, V67, P141, DOI 10.1007/s11263-005-3960-y
   Pock T, 2007, LECT NOTES COMPUT SC, V4792, P511
   Roca E, 1999, J VLSI SIG PROCESS S, V23, P305, DOI 10.1023/A:1008193018623
   RUDIN LI, 1992, PHYSICA D, V60, P259, DOI 10.1016/0167-2789(92)90242-F
   Sajid I, 2010, INT CONF COMPUT AUTO, P226, DOI 10.1109/ICCAE.2010.5452039
   Shijun Sun, 2000, Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101), P852, DOI 10.1109/ICIP.2000.901093
   Sleijpen GLG, 1996, SIAM J MATRIX ANAL A, V17, P401, DOI [10.1137/S0036144599363084, 10.1137/S0895479894270427]
   Sungbok Kim, 2007, 2007 International Conference on Control, Automation and Systems - ICCAS '07, P616, DOI 10.1109/ICCAS.2007.4407097
   VERRI A, 1989, IEEE T PATTERN ANAL, V11, P490, DOI 10.1109/34.24781
   Zach C, 2007, LECT NOTES COMPUT SC, V4713, P214, DOI 10.1007/978-3-540-74936-3_22
NR 31
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 44
DI 10.1145/2851497
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700005
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Li, F
   Wan, JF
   Zhang, P
   Li, D
   Zhang, DQ
   Zhou, KL
AF Li, Fang
   Wan, Jiafu
   Zhang, Ping
   Li, Di
   Zhang, Daqiang
   Zhou, Keliang
TI Usage-Specific Semantic Integration for Cyber-Physical Robot Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical robot systems; usage-specific integration; formal
   semantics
ID ARCHITECTURE
AB The multidisciplinary nature and time criticality of computing in Cyber-Physical Robot Systems (CPRS) makes it significantly different from traditional computer systems. This article attempts to create a usage-specific language called Cyber-Physical Robot Language (CPRL), which supports the CPRS design and implementation in an integrative and swift way. Multiview description and integration strategies as well as formal execution semantics for usage-specific simulation and verification are outlined. A graphic unified environment for CPRS modeling is supplied, in which several tools are integrated. A 6-DOF distributed robot system development in the environment is presented. The approach is an attempt to support CPRS design in an effective way, at the same time guaranteeing the system function and performance requirements.
C1 [Li, Fang; Zhang, Ping] South China Univ Technol, Sch Comp Sci & Engn, Guangzhou, Guangdong, Peoples R China.
   [Wan, Jiafu; Li, Di] South China Univ Technol, Sch Mech & Automot Engn, Guangzhou, Guangdong, Peoples R China.
   [Zhang, Daqiang] Tongji Univ, Sch Software Engn, Shanghai, Peoples R China.
   [Zhou, Keliang] Jiangxi Univ Sci & Technol, Sch Elect Engn & Automat, Ganzhou, Peoples R China.
C3 South China University of Technology; South China University of
   Technology; Tongji University; Jiangxi University of Science &
   Technology
RP Wan, JF (corresponding author), South China Univ Technol, Sch Mech & Automot Engn, Guangzhou, Guangdong, Peoples R China.
EM cslifang@scut.edu.cn; jiafuwan_76@163.com; pzhang@scut.edu.cn;
   itdili@scut.edu.cn; dqzhang@tongji.edu.cn; nyzkl@sina.com
RI Wan, Jiafu/I-3059-2016
FU National Key Technology RAMP;D Program of China [2015BAF20B01]; National
   Natural Science Foundation of China [61262013, 51575194, 61572220,
   61472283, 61103185, 61363011]; Science and Technology Planning Project
   of Guangdong Province, China [2012A010702004, 2012A090100012,
   2013B011302016, 2015B010101005]; Fundamental Research Funds for the
   Central Universities, SCUT [2014ZM0014, 2015ZZ079, 1600219246]; Natural
   Science Foundation of Guangdong Province, China [2015A030308002];
   Scientific Research Foundation for the Returned Overseas Chinese
   Scholars, State Education Ministry
FX This work was supported in part by the National Key Technology R&D
   Program of China (no. 2015BAF20B01); the National Natural Science
   Foundation of China (nos. 61262013, 51575194, 61572220, 61472283,
   61103185, and 61363011); the Science and Technology Planning Project of
   Guangdong Province, China (nos. 2012A010702004, 2012A090100012,
   2013B011302016, and 2015B010101005); the Fundamental Research Funds for
   the Central Universities, SCUT (nos. 2014ZM0014, 2015ZZ079, and
   1600219246); and the Natural Science Foundation of Guangdong Province,
   China (no. 2015A030308002). This project is also sponsored by the
   Scientific Research Foundation for the Returned Overseas Chinese
   Scholars, State Education Ministry.
CR Agrawal A, 2003, 18TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P364, DOI 10.1109/ASE.2003.1240339
   Alur R, 2003, P IEEE, V91, P11, DOI 10.1109/JPROC.2002.805817
   BALARIN F, 2002, P 10 INT S HARDW SOF
   Brooks A., 2005, IEEE RSJ INT C INT R, P1113
   Chen M, 2012, KSII T INTERNET INF, V6, P480, DOI 10.3837/tiis.2012.02.002
   Densmore D, 2006, IEEE DES TEST COMPUT, V23, P359, DOI 10.1109/MDT.2006.112
   Dome, 2010, DOME GUIDE VERSION 5
   Dubinin V, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/426713
   El-Khoury J, 2005, EUROMICRO-SEAA 2005: 31st EUROMICRO Conference on Software Engineering and Advanced Applications, Proceedings, P442
   Garage Willow, 2009, ROS DOCUMENT
   Ghosal A., 2006, UCBEECS200679
   Henzinger Thomas A., 2001, LNCS, V2211, P166
   Holobloc Inc, 2005, FUNCT BLOCKS DEV KIT
   Huang K., 2012, ACM T EMBED COMPUT S, V11, P222
   International Electrotechnical Commission International Electrotechnical Commission Std, 2005, 61499 IEC 1
   ISIS V. U., 2013, GEN MOD ENV
   Ledeczi Akos, 2002, MILAN
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Li D, 2010, ROBOT CIM-INT MANUF, V26, P333, DOI 10.1016/j.rcim.2009.11.011
   Li F, 2013, INT CONF MACH LEARN, P387, DOI 10.1109/ICMLC.2013.6890499
   Li S, 2015, MICROPROCESS MICROSY, V39, P1234, DOI 10.1016/j.micpro.2015.05.010
   Marcel A., 2006, INT C CONTR APPL IEE, P416
   Metropolis Project Teami, 2004, M0438 UCBERL EECD DE
   *OBJ MAN GROUP, 2001, MOD DRIV ARCH TECHN
   Object Management Group, 2014, OMG MET FAC MOF COR
   Porter J., 2009, 15 IEEE REAL TIM EMB, P112
   Sameh A., 2004, P IEEE ACS INT C PER, P84
   Sztipanovits J, 2012, P IEEE, V100, P29, DOI 10.1109/JPROC.2011.2161529
   Voros NS, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442120
   Vyatkin V., 2007, 5 IEEE INT C IND INF
   Wan JF, 2014, IEEE COMMUN MAG, V52, P106, DOI 10.1109/MCOM.2014.6871677
   Wan JF, 2014, MOBILE NETW APPL, V19, P153, DOI 10.1007/s11036-014-0499-6
   Wan JF, 2013, INT J AD HOC UBIQ CO, V13, P187, DOI 10.1504/IJAHUC.2013.055454
   Wan JF, 2013, COMPUT J, V56, P947, DOI 10.1093/comjnl/bxt043
   Wongpiromsarn T, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331163
   Wozniak E., 2011, EUROMICRO SEAA, V12, P468
   Yang G, 2006, CONF REC ASILOMAR C, P1469
   Zhang F., 2013, ACM Trans Embed Comput Syst, V12, P1
NR 39
TC 12
Z9 14
U1 0
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 50
DI 10.1145/2873057
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700011
DA 2024-07-18
ER

PT J
AU Li, GH
   Zhang, Y
   Li, JJ
AF Li, Guohui
   Zhang, Yi
   Li, Jianjun
TI Crenel-Interval-Based Dynamic Power Management for Periodic Real-Time
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Embedded real-time systems; dynamic
   power management; Crenel Interval; periodic tasks
ID ENERGY
AB In order to save the energy consumption of real-time embedded systems, the integration of Dynamic Voltage and Frequency Scaling (DVFS) and Device Power Management (DPM) techniques has been well studied. In this article, we propose a new energy management scheme for periodic real-time tasks with implicit deadlines. We mainly focus on the DPM part by presenting a novel approach to the real-time DPM problem. Specifically, we first identify intervals for each device, which we refer to as Crenel Intervals, by partitioning the Earliest Deadline First (EDF) schedule of the tasks that need to access the device into successive intervals. The principle for identifying Crenel Intervals is that for each task, there is only one deadline located in each Crenel Interval. Next, targeting at a single device model and a multiple device model, respectively, we propose the CI-EDF and CI-EDFm algorithms to schedule task instances in each Crenel Interval, so as to form long and continuous slacks in each Crenel Interval but without jeopardizing any task deadlines. Then, the slack in the Crenel Intervals can be utilized to perform not only DPM, but also DVFS. The experimental results show that our approaches can achieve considerably more energy savings than existing techniques with comparable quality.
C1 [Li, Guohui; Zhang, Yi; Li, Jianjun] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China.
C3 Huazhong University of Science & Technology
RP Li, JJ (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China.
EM guohuili@hust.edu.cn; zhangyihust@gmail.com; jianjunli@hust.edu.cn
FU State Key Program of National Natural Science of China [61332001];
   National Natural Science Foundation of China [61173049, 61300045]; China
   Postdoctoral Science Foundation [2013M531696]
FX This work was substantially supported by the State Key Program of
   National Natural Science of China under Grant No. 61332001, National
   Natural Science Foundation of China under Grants No. 61173049 and No.
   61300045, and China Postdoctoral Science Foundation under Grant No.
   2013M531696.
CR AlEnawy TA, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213
   Awan M. A., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P48, DOI 10.1109/SIES.2012.6356569
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Chen JJ, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P13, DOI 10.1109/RTAS.2008.24
   Chen JJ, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P141, DOI 10.1109/RTAS.2009.30
   Cheng H, 2006, DES AUT TEST EUROPE, P1054
   Cheng Hui, 2005, P WORKSH POW AW REAL, V2
   Cheng Hui, 2006, P 18 EUR C REAL TIM, P251
   Devadas V., 2010, 2010 16 IEEE REAL TI, P121
   Devadas V, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P34
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Fisher N, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P131, DOI 10.1109/RTAS.2009.34
   Gerards MET, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400700
   Hakan Aydin VinayDevadas., 2008, P 8 INT C EMBEDDED S, P99
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2005, EUROMICRO, P21, DOI 10.1109/ECRTS.2005.13
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jejurikar R, 2006, IEEE T COMPUT AID D, V25, P1024, DOI 10.1109/TCAD.2005.855964
   Kong FX, 2010, EUROMICRO, P113, DOI 10.1109/ECRTS.2010.18
   Le Sueur Etienne, 2010, Proceedings of the 2010 international conference on Power aware computing and systems, HotPower'10, P1, DOI DOI 10.5555/1924920.1924921
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   Li JJ, 2013, IEEE T SYST MAN CY-S, V43, P332, DOI 10.1109/TSMCA.2012.2199305
   Lu YH, 2002, IEEE T VLSI SYST, V10, P119, DOI 10.1109/92.994989
   Mochocki B, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230803
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Qadi A, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P52, DOI 10.1109/REAL.2003.1253253
   Quan G, 2004, REAL TIM SYST SYMP P, P309
   Quan G, 2003, IEEE T COMPUT AID D, V22, P1062, DOI 10.1109/TCAD.2003.814948
   Rahni Ahmed, 2008, 16 INT C REAL TIM NE
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Swaminathan V, 2003, IEEE T COMPUT AID D, V22, P847, DOI 10.1109/TCAD.2003.814245
   Swaminathan V, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P237, DOI 10.1109/HSC.2001.924682
   Swaminathan V., 2005, ACM T EMBED COMPUT S, V4, P141
   Weiser M., 1996, MOBILE COMPUTING, P449
   Xu R., 2004, Proceedings of ACM International Conference on Embedded Software (EMSOFT), P54
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhang Y., 2004, ACM T EMBED COMPUT S, V3, P336, DOI DOI 10.1145/993396.993402
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu D., 2009, IEEE T COMPUT, V58, P10
   Zhuo JL, 2005, DES AUT CON, P628, DOI 10.1109/DAC.2005.193887
NR 43
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 74
DI 10.1145/2744197
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600014
DA 2024-07-18
ER

PT J
AU Dong, W
   Liu, YH
   Chen, C
   Gu, L
   Wu, XF
AF Dong, Wei
   Liu, Yunhao
   Chen, Chun
   Gu, Lin
   Wu, Xiaofan
TI Elon: Enabling Efficient and Long-Term Reprogramming for Wireless Sensor
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Wireless sensor network;
   reprogramming; component; reboot
AB We present a new mechanism called Elon for enabling efficient and long-term reprogramming in wireless sensor networks. Elon reduces the transferred code size significantly by introducing the concept of replaceable component. It avoids the cost of hardware reboot with a novel software reboot mechanism. Moreover, it significantly prolongs the reprogrammable lifetime (i.e., the time period during which the sensor nodes can be reprogrammed) by avoiding flash writes for TelosB nodes. Experimental results show that Elon transfers up to 120-389 times less information than Deluge, and 18-42 times less information than Stream. The software reboot mechanism that Elon applies reduces the rebooting cost by 50.4%-53.87% in terms of beacon packets, and 56.83% in terms of unsynchronized nodes. In addition, Elon prolongs the reprogrammable lifetime by a factor of 3.3.
C1 [Dong, Wei; Chen, Chun; Wu, Xiaofan] Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China.
   [Liu, Yunhao] Tsinghua Univ, Sch Software, Beijing, Peoples R China.
   [Liu, Yunhao] Tsinghua Univ, TNLIST, Beijing, Peoples R China.
   [Gu, Lin] Hong Kong Univ Sci & Technol, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Zhejiang University; Tsinghua University; Tsinghua University; Hong Kong
   University of Science & Technology
RP Dong, W (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China.
EM dongw@zju.edu.cn; yunhao@greenorbs.com; chenc@zju.edu.cn;
   lingu@cse.ust.hk; wuxiaofan@zju.edu.cn
FU National Science Foundation of China [61202402, 61070155]; NSFC Major
   Program [61190110]; NSFC Distinguished Young Scholars Program
   [61125202]; Fundamental Research Funds for the Central Universities
   [2012QNA5007]; Research Fund for the Doctoral Program of Higher
   Education of China [20120101120179]
FX This work is supported by the National Science Foundation of China
   Grants No. 61202402, No. 61070155, the NSFC Major Program under grant
   61190110, the NSFC Distinguished Young Scholars Program under grant
   61125202, the Fundamental Research Funds for the Central Universities
   (2012QNA5007), and the Research Fund for the Doctoral Program of Higher
   Education of China (20120101120179).
CR Atmel Corporation, AT45DB041B DAT
   Candea G., 2004, P USENIX S OP SYST D
   Cao Q., 2008, P INT C EMB NETW SEN
   Chen Y., 2009, P ACM S OP SYST PRIN
   Dang T., 2009, P EUR C WIR SENS NET
   Dong W, 2011, IEEE T COMPUT, V60, P1788, DOI 10.1109/TC.2011.58
   Dunkels A., 2006, P INT C EMB NETW SEN
   Dunkels A., 2004, P WORKSH EMB NETW SE
   Dutta P., 2008, P INT C EMB NETW SEN
   Fonseca R., 2008, P USENIX S OP SYST D
   Gnawali O., 2009, P INT C EMB NETW SEN
   Hagedorn A., 2008, P INT S INF PROC SEN
   HAN C, 2005, P INT C MOB SYST APP
   HE T., 2004, P INT C MOB SYST APP
   HILL J, 2000, P INT C ARCH SUPP PR
   Hou I.-H., 2008, P ANN JOINT C IEEE C
   Hu J., 2009, P IEEE C MOB AD HOC
   Huang L., 2008, P ANN JOINT C IEEE C
   HUI J, 2004, P INT C EMB NETW SEN
   Jeong J., 2004, P IEEE INT C SENS AD
   Kernighan BW., 1983, UNIX PROGRAMMING ENV
   Koshy J., 2005, P INT C EMB NETW SEN
   Koshy J., 2005, P EUR C WIR SENS NET
   Kulkarni S. S., 2005, P IEEE INT C DISTR C
   Lachenmann A., 2007, P INT C EMB NETW SEN
   LEVINE J.R., 2000, LINKERS LOADERS
   LEVIS P, 2002, P INT C ARCH SUPP PR
   Levis P., 2004, P ACM USENIX S NETW
   Lin K., 2008, P INT S INF PROC SEN
   Maroti M., 2004, SENSYS
   Maroti M., TINYOS TEP133 PACKET
   Marron P.J., 2006, P EUR C WIR SENS NET
   Mo L., 2009, P INT C EMB NETW SEN
   Naik V., 2005, P IEEE REAL TIM SYST
   Nightingale EB, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1394441.1394442
   Panta R. K., 2009, P ANN JOINT C IEEE C
   Panta R. K., 2007, P ANN JOINT C IEEE C
   Polastre J., 2005, P INT S INF PROC SEN
   Rossi M., 2010, IEEE T MOB COMPUT
   STMicroelectronics Inc, ST M25P80 DAT
   Szewczyk R., 2004, P INT C EMB NETW SEN
   Texas Instruments Inc, MSP430X1XX FAM US GU
   Tolle Gilman, 2005, P EUR C WIR SENS NET
   Tsiftes N., 2008, P IEEE INT C SENS AD
   Von Richenbash P., 2008, P IEEE INT C DISTR C
   Wang Q, 2006, IEEE NETWORK, V20, P48, DOI 10.1109/MNET.2006.1637932
   WERNERALLEN G, 2006, P USENIX S OP SYST D
NR 47
TC 9
Z9 10
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 77
DI 10.1145/2560017
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200004
DA 2024-07-18
ER

PT J
AU Mahdavikhah, B
   Mafi, R
   Sirouspour, S
   Nicolici, N
AF Mahdavikhah, Behzad
   Mafi, Ramin
   Sirouspour, Shahin
   Nicolici, Nicola
TI A Multiple-FPGA Parallel Computing Architecture for Real-Time Simulation
   of Soft-Object Deformation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Parallel computing; high-performance
   computing; hardware acceleration; field-programmable gate array;
   deformation modeling; soft-tissue modeling; real-time simulation;
   conjugate gradient method; finite-element method
ID TISSUE DEFORMATION; SURGICAL SIMULATION; GPU; MODELS
AB Hardware-based parallel computing is proposed for acceleration of finite-element (FE) analysis of linear elastic deformation models. An implementation of the Preconditioned Conjugate Gradient algorithm on N Field Programmable Gate Array (FPGA) devices solves the large linear system of equations arising from the FE discretization. The system employs a large number of customized fixed-point computing units with a high-throughput memory architecture. An implementation of this scalable architecture on four Altera EP3SE110 FPGA devices yields a peak performance of 604 Giga Operations per second. This enables haptic simulation of a 3-dimensional deformable object of 21000 elements at an update rate of 400Hz.
C1 [Mahdavikhah, Behzad] Univ Toronto, Toronto, ON M5S 1A1, Canada.
   [Mafi, Ramin; Sirouspour, Shahin; Nicolici, Nicola] McMaster Univ, Hamilton, ON L8S 4L8, Canada.
C3 University of Toronto; McMaster University
RP Mahdavikhah, B (corresponding author), Univ Toronto, Toronto, ON M5S 1A1, Canada.
EM sirouspour@ece.mcmaster.ca
FU Quanser Consulting Inc.; Health Technology Exchange (HTX); Ontario
   Centres of Excellence (OCE)
FX The authors wish to acknowledge the support of Quanser Consulting Inc.,
   the Health Technology Exchange (HTX), and the Ontario Centres of
   Excellence (OCE) for this project.
CR Alsaraira A, 2007, P ANN INT IEEE EMBS, P2760, DOI 10.1109/IEMBS.2007.4352900
   Ament M, 2010, EUROMICRO WORKSHOP P, P583, DOI 10.1109/PDP.2010.51
   [Anonymous], P EUR S PAR GRAPH VI
   [Anonymous], THESIS CALIFORNIA I
   [Anonymous], P HIGH PERF COMP C H
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], P 10 S HAPT INT VIRT
   [Anonymous], IEEE T HAPTICS
   Bathe K.J., 1996, Finite Element Procedures
   Bell N., 2008, Efficient sparse matrix-vector multiplication on CUDA
   Bro-Nielsen M, 1998, P IEEE, V86, P490, DOI 10.1109/5.662874
   Courtecuisse H, 2010, PROG BIOPHYS MOL BIO, V103, P159, DOI 10.1016/j.pbiomolbio.2010.09.016
   Delingette H., 1994, P SOC PHOTO-OPT INS, P607
   deLorimier M., 2005, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, FPGA'05, P75
   DiMaio SP, 2005, IEEE T BIO-MED ENG, V52, P1167, DOI 10.1109/TBME.2005.847548
   Ferrant M, 2002, MED IMAGE ANAL, V6, P337, DOI 10.1016/S1361-8415(02)00060-9
   Goumas G, 2008, EUROMICRO WORKSHOP P, P283
   Hinterseer P, 2006, SYMPOSIUM ON HAPTICS INTERFACES FOR VIRTUAL ENVIRONMENT AND TELEOPERATOR SYSTEMS 2006, PROCEEDINGS, P35
   Hu J, 2008, I C FIELD PROG LOGIC, P574
   Huebner KH., 2001, FINITE ELEMENT METHO
   Jerabkova L, 2005, ST HEAL T, V111, P219
   Kapre Nachiket, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P190, DOI 10.1109/FPT.2009.5377665
   KARNIADAKIS G., 2003, PARALLEL SCI COMPUTI
   Kinsman AB, 2011, IEEE T COMPUT AID D, V30, P1265, DOI 10.1109/TCAD.2011.2152840
   Li S., 2007, Meshfree Particle Methods
   Liu A, 2003, PRESENCE-VIRTUAL AUG, V12, P599, DOI 10.1162/105474603322955905
   Liu YQ, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P606, DOI 10.1109/APCCAS.2008.4746096
   Mandavikhah B, 2010, FPGA 10, P189
   Marami B, 2011, IEEE ENG MED BIO, P4880, DOI 10.1109/IEMBS.2011.6091209
   Meier U, 2005, COMPUT METH PROG BIO, V77, P183, DOI 10.1016/j.cmpb.2004.11.002
   MEIER U, 1991, SIGPLAN NOTICES, V26, P178, DOI 10.1145/109626.109644
   Moghimi S, 2008, SYMPOSIUM ON HAPTICS INTERFACES FOR VIRTUAL ENVIRONMENT AND TELEOPERATOR SYSTEMS 2008, PROCEEDINGS, P287
   Nealen A, 2006, COMPUT GRAPH FORUM, V25, P809, DOI 10.1111/j.1467-8659.2006.01000.x
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Shi HF, 2008, LECT NOTES COMPUT SC, V5024, P163, DOI 10.1007/978-3-540-69057-3_19
   Smith Barry, 2004, Domain decomposition: parallel multilevel methods for elliptic partial differential equations
   Smith G.D., 1986, NUMERICAL SOLUTION P, V3rd
   Stasa F.L., 1985, Applied finite element analysis for engineers
   Sun J, 2007, ANN IEEE SYM FIELD P, P349, DOI [10.1109/FCCM.2007.60, 10.1109/FCCM.2007.56]
   Taylor ZA, 2007, LECT NOTES COMPUT SC, V4791, P701
   Wiggers W., 2007, P INT S SYSTEM ON CH, P1
   Yan ZN, 2007, P ANN INT IEEE EMBS, P3642, DOI 10.1109/IEMBS.2007.4353120
   Zerbato D, 2007, 2007 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-9, P376
   Zhong Y, 2005, IEEE INT CONF ROBOT, P1902
   Zhuo L., 2005, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, FPGA'05, P63
NR 45
TC 3
Z9 3
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 81
DI 10.1145/2560031
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200008
DA 2024-07-18
ER

PT J
AU Kumar, P
   Thiele, L
AF Kumar, Pratyush
   Thiele, Lothar
TI Worst-Case Guarantees on a Processor with Temperature-Based Feedback
   Control of Speed
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Speed scaling; dynamic thermal
   management; real-time systems; peak temperature analysis; traffic
   shaping
AB On-chip temperatures continue to rise, in spite of design efforts towards more efficient cooling and novel low-power technologies. Run-time thermal management techniques, such as speed scaling and system throttling, constitute a standard component in today's processors. One such technique is the feedback control of the processing speed based on the on-chip temperature. If suitably designed, such a controller can ensure that the temperature of the processor does not exceed a given bound, independent of the application. Such isolation of needs is encouraging. However, from the application's stand-point, such a processor must provide performance guarantees; in particular, the guarantee that real-time jobs do not have worst-case delays larger than their relative deadlines. For applications which exhibit variability, such as bursty arrival patterns, computing such guarantees is not apparent. As key enablers in such a computation, for the specific setting of First-Come-First-Serve (FCFS) scheduling, we (a) define and prove a monotonicity principle satisfied by the processor with the said controller, and (b) propose a thermally clipped processor model. We identify the worst-case trace simulating which on a suitably chosen thermally clipped processor provides the tight upper-bound on the worst-case delay. These results hold for general models of (a) the power consumption of the processor, (b) its thermal model, (c) the speed scaling law, and (d) the task model. For this modelling scope, we show that the same worst-case trace also leads to the worst-case temperature of the processor. This is useful to characterise tasks which do not load the processor sufficiently to hit the given peak temperature bound. We demonstrate the utility of this calculation by designing a shaper to delay the arrival times of jobs and thereby restrict the observed worst-case temperature while still meeting the task's deadlines.
C1 [Kumar, Pratyush; Thiele, Lothar] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Kumar, P (corresponding author), ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
EM pratyush.kumar@tik.ee.ethz.ch; lothar.thiele@tik.ee.ethz.ch
FU EU [247846, 249776]
FX This work is supported by the EU FP7 projects EURETILE and PRO3D, under
   grant numbers 247846 and 249776, respectively.
CR Bansal Nikhil, 2004, P FOCS
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Brunschwiler T., 2010, IEEE Intersociety Thermal Conference (ITherm), P1
   Buttazzo G., 1997, HARD REAL TIME COMPU
   Chantem T, 2009, I SYMPOS LOW POWER E, P105
   Chen Jian-Jia, 2009, P RTAS
   Dell, 2007, MAN DAT CTR POW COOL
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Kim KH, 2007, CCGRID 2007: SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P541
   Kumar P, 2011, DES AUT CON, P468
   Kumar Pratyush, 2011, P ASP DAC
   Le Boudec J.-Y., 2001, NETWORK CALCULUS THE
   Naveh A., 2011, Power management architecture of the 2nd generation Intel  Core microarchitecture, formerly codenamed Sandy Bridge
   Pruhs K, 2008, THEOR COMPUT SYST, V43, P67, DOI [10.1007/s00224-007-9070-1, 10.1007/S00224-007-9070-1]
   Rao R, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P292, DOI 10.1109/LPE.2006.4271852
   Sharma RK, 2005, IEEE INTERNET COMPUT, V9, P42, DOI 10.1109/MIC.2005.10
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Srinivasan J., 2003, 17 ANN INT C SUPER C, P109, DOI [10.1145/782814.782831, DOI 10.1145/782814.782831]
   Tanenbaum Andrew S., 2003, COMPUTER NETWORKS, P400
   Thiele L., 2000, P ISCAS
   Tiwari V, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P732, DOI 10.1109/DAC.1998.724568
   Wang SQ, 2008, REAL-TIME SYST, V39, P73, DOI 10.1007/s11241-007-9046-x
   Wang SQ, 2010, REAL-TIME SYST, V46, P160, DOI 10.1007/s11241-010-9104-7
   Zhang S., 2007, P ICCAD
NR 25
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 122
DI 10.1145/2584611
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100005
DA 2024-07-18
ER

PT J
AU Mokhov, A
   Khomenko, V
AF Mokhov, Andrey
   Khomenko, Victor
TI Algebra of Parameterised Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Design; Parameterised graphs; conditional partial-order graphs;
   switching networks; transistor networks; microelectronics; instruction
   set architecture; synthesis
AB One of the difficulties in designing modern hardware systems is the necessity for comprehending and dealing with a very large number of system configurations, operational modes, and behavioural scenarios. It is often infeasible to consider and specify each individual mode explicitly, and one needs methodologies and tools to exploit similarities between the individual modes and work with groups of modes rather than individual ones. The modes and groups of modes have to be managed in a compositional way: the specification of the system should be composed from specifications of its blocks. This includes both structural and behavioural composition. Furthermore, one should be able to transform and optimise the specifications in a formal way.
   In this article, we propose a new formalism, called parameterised graphs. It extends the existing conditional partial order graphs (CPOGs) formalism in several ways. First, it deals with general graphs rather than just partial orders. Moreover, it is fully compositional. To achieve this, we introduce an algebra of parameterised graphs by specifying the equivalence relation by a set of axioms, which is proved to be sound, minimal, and complete. This allows one to manipulate the specifications as algebraic expressions using the rules of this algebra. We demonstrate the usefulness of the developed formalism on several case studies coming from the area of microelectronics design.
C1 [Mokhov, Andrey; Khomenko, Victor] Univ Newcastle, Callaghan, NSW 2308, Australia.
C3 University of Newcastle
RP Mokhov, A (corresponding author), Univ Newcastle, Callaghan, NSW 2308, Australia.
EM andrey.mokhov@newcastle.ac.uk
FU EPSRC [EP/I038357/1, EP/K001698/1]; EPSRC [EP/I038357/1, EP/K001698/1]
   Funding Source: UKRI
FX This research was supported by EPSRC grants EP/I038357/1 (eFuturesXD,
   project POWERPROP) and EP/K001698/1 (UNCOVER).
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   BAUDERON M, 1987, MATH SYST THEORY, V20, P83, DOI 10.1007/BF01692060
   Best E., 2001, MONO THEOR COMP SCI
   Bizjak Ales, 2011, ALG USER MANUAL
   Carre B. A., 1971, Journal of the Institute of Mathematics and Its Applications, V7, P273
   D'Alessandro C, 2006, INT SYMP ASYNCHRON C, P107, DOI 10.1109/ASYNC.2006.23
   EPPSTEIN D, 1992, INFORM COMPUT, V98, P41, DOI 10.1016/0890-5401(92)90041-D
   Gadducci F, 1998, LECT NOTES COMPUT SC, V1376, P223
   Gecseg F., 1974, LECTURE NOTES COMPUT, V14, P351
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Josephs M. B., 1993, Proceeding of the Twenty-Sixth Hawaii International Conference on System Sciences (Cat. No.93TH0501-7), P329, DOI 10.1109/HICSS.1993.270632
   McConnell RM, 2005, DISCRETE APPL MATH, V145, P198, DOI 10.1016/j.dam.2004.02.017
   MILNER R, 1992, INFORM COMPUT, V100, P1, DOI [10.1016/0890-5401(92)90008-4, 10.1016/0890-5401(92)90009-5]
   Milner R., 1982, LECT NOTES COMPUTER, V92
   Mokhov A, 2011, IET COMPUT DIGIT TEC, V5, P427, DOI 10.1049/iet-cdt.2010.0158
   Mokhov A., 2012, NCLEEEMSDTR2012178 N
   Mokhov A., 2011, CSTR1307 NEWC U SCH
   Mokhov A, 2010, IEEE T COMPUT, V59, P1480, DOI 10.1109/TC.2010.58
   Shannon C.E., 1938, A symbolic analysis of relay and switching circuits PhD Thesis, V57, P713, DOI 10.1109/EE.1938.6431064
   Texas Instruments, 2013, MSP430X4XX FAM US GU
NR 20
TC 15
Z9 17
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 143
DI 10.1145/2627351
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100026
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lhuillier, Y
   Ojail, M
   Guerre, A
   Philippe, JM
   Ben Chehida, K
   Thabet, F
   Andriamisaina, C
   Jaber, C
   David, R
AF Lhuillier, Yves
   Ojail, Maroun
   Guerre, Alexandre
   Philippe, Jean-Marc
   Ben Chehida, Karim
   Thabet, Farhat
   Andriamisaina, Caaliph
   Jaber, Chafic
   David, Raphael
TI HARS: A Hardware-Assisted Runtime Software for Embedded Many-Core
   Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Embedded runtime software; hardware acceleration;
   multicore architectures; many-core architectures
ID SYNCHRONIZATION; MULTIPROCESSORS
AB The current trend in embedded computing consists in increasing the number of processing resources on a chip. Following this paradigm, cluster-based many-core accelerators with a shared hierarchical memory have emerged. Handling synchronizations on these architectures is critical since parallel implementations speed-ups of embedded applications strongly depend on the ability to exploit the largest possible number of cores while limiting task management overhead. This article presents the combination of a low-overhead complete runtime software and a flexible hardware accelerator for synchronizations called HARS (Hardware-Assisted Runtime Software). Experiments on a multicore test chip showed that the hardware accelerator for synchronizations has less than 1% area overhead compared to a cluster of the chip while reducing synchronization latencies (up to 2.8 times compared to a test-and-set implementation) and contentions. The runtime software part offers basic features like memory management but also optimized execution engines to allow the easy and efficient extraction of the parallelism in applications with multiple programming models. By using the hardware acceleration as well as a very low overhead task scheduling software technique, we show that HARS outperforms an optimized state-of-the-art task scheduler by 13% for the execution of a parallel application.
EM jean-marc.philippe@cea.fr
RI Chehida, karim Ben/AAV-3906-2020; Andriamisaina, Caaliph/ABF-8621-2020
FU European cooperative CATRENE [CA104 COBRA]; CEA LIST
FX This work was partly supported by the European cooperative CATRENE
   project CA104 COBRA and CEA LIST.
CR Akgul B. E. S., 2002, Design Automation for Embedded Systems, V7, P139, DOI 10.1023/A:1019751632622
   [Anonymous], 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08
   [Anonymous], 2011, 2011 DESIGN AUTOMATI, DOI DOI 10.1109/DATE.2011.5763085
   Apple Inc, 2010, GRAND CENTR DISP GCD
   ARVIND, 1990, IEEE T COMPUT, V39, P300, DOI 10.1109/12.48862
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Bariani M., 2010, P 8 INT WORKSH STREA
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Boyd-Wickizer Silas., 2010, P 9 USENIX C OPERATI, P1
   Chiang M.-C., 1991, THESIS MADISON
   Gutierrez E. V., 2010, THESIS U CANTABRIA
   Herlihy M., 2008, ART MULTIPROCESSOR P
   Holt J, 2009, IEEE MICRO, V29, P40, DOI 10.1109/MM.2009.48
   Lhuillier Y., 2012, P WORKSH DYN COMP EV
   Lundstrom S. F., 1980, Proceedings of the 1980 International Conference on Parallel Processing, P19
   Mariani G., 2011, Proceedings 2011 IEEE 9th Symposium on Application Specific Processors (SASP 2011), P86, DOI 10.1109/SASP.2011.5941085
   Marongiu A, 2012, DES AUT TEST EUROPE, P105
   Mcllroy R, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P31
   MELLORCRUMMEY JM, 1991, ACM T COMPUT SYST, V9, P21, DOI 10.1145/103727.103729
   Melpignano D, 2012, DES AUT CON, P1137
   Monchiero M, 2006, IEEE T VLSI SYST, V14, P1049, DOI 10.1109/TVLSI.2006.884147
   Ojail M., 2013, P C EXH DES AUT TEST
   Ojail M., 2011, P 24 INT C ARCH COMP
   Plurality, 2012, HYP PROC
   Saez S., 1999, ISIE '99. Proceedings of the IEEE International Symposium on Industrial Electronics (Cat. No.99TH8465), P43, DOI 10.1109/ISIE.1999.801754
   Saha B., 2007, Operating Systems Review, V41, P73, DOI 10.1145/1272998.1273006
   STMicroelectronics and CEA, 2010, P RES WORKSH STMICRO
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Swanson S, 2007, ACM T COMPUT SYST, V25, P1, DOI 10.1145/1233307.1233308
   Thabet F., 2013, P RES WORKSH STMICRO
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Vallejo E., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P275, DOI 10.1109/MICRO.2010.12
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Yu CJ, 2010, IEEE T VLSI SYST, V18, P1257, DOI 10.1109/TVLSI.2009.2022361
   Zhu WR, 2007, CONF PROC INT SYMP C, P35, DOI 10.1145/1273440.1250668
NR 35
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 102
DI 10.1145/2517311
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400004
DA 2024-07-18
ER

PT J
AU Elewi, A
   Shalan, M
   Awadalla, M
   Saad, EM
AF Elewi, Abdullah
   Shalan, Mohamed
   Awadalla, Medhat
   Saad, Elsayed M.
TI Energy-Efficient Task Allocation Techniques for Asymmetric
   Multiprocessor Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Task partitioning; task mapping;
   energy-aware scheduling; asymmetric multiprocessors; uniform
   multiprocessors; bin packing; DVFS
ID HEURISTICS; POWER
AB Asymmetric multiprocessor systems are considered power-efficient multiprocessor architectures. Furthermore, efficient task allocation (partitioning) can achieve more energy efficiency at these asymmetric multiprocessor platforms. This article addresses the problem of energy-aware static partitioning of periodic real-time tasks on asymmetric multiprocessor (multicore) embedded systems. The article formulates the problem according to the Dynamic Voltage and Frequency Scaling (DVFS) model supported by the platform and shows that it is an NP-hard problem. Then, the article outlines optimal reference partitioning techniques for each case of DVFS model with suitable assumptions. Finally, the article proposes modifications to the traditional bin-packing techniques and designs novel techniques taking into account the DVFS model supported by the platform. All algorithms and techniques are simulated and compared. The simulation shows promising results, where the proposed techniques reduced the energy consumption by 75% compared to traditional methods when DVFS is not supported and by 50% when per-core DVFS is supported by the platform.
C1 [Elewi, Abdullah; Awadalla, Medhat; Saad, Elsayed M.] Helwan Univ, Cairo, Egypt.
   [Shalan, Mohamed] Amer Univ Cairo, Cairo, Egypt.
C3 Egyptian Knowledge Bank (EKB); Helwan University; Egyptian Knowledge
   Bank (EKB); American University Cairo
RP Elewi, A (corresponding author), Helwan Univ, Cairo, Egypt.
EM abdullahelewi@gmail.com
RI Elewi, Abdullah/AAC-6446-2022; Elewi, Abdullah/K-4670-2015
OI Elewi, Abdullah/0000-0001-9774-5292
CR Anderegg Barbara, 2007, 2007 37th Annual Frontiers in Education Conference - Global Engineering: Knowledge Without Borders, Opportunities Without Passports, DOI 10.1109/IPDPS.2007.370337
   [Anonymous], 2009, INT J OPEN PROBLEMS
   [Anonymous], 2012, INT J COMP SCI ISSUE
   [Anonymous], 2003, P IEEE PDPS APR
   ARM, 2012, ARM11 MPCORE MULT PR
   Baruah S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P536, DOI 10.1109/RTTAS.2004.1317301
   Baruah SK, 2004, PROC INT CONF PARAL, P467
   Baruah SK, 2003, IEEE T COMPUT, V52, P966, DOI 10.1109/TC.2003.1214344
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Calandrino JM, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P101
   Chen H., 2005, SIGBED REV, V2, P11
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   Funk S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P183, DOI 10.1109/REAL.2001.990609
   Funk S, 2005, EUROMICRO, P219, DOI 10.1109/ECRTS.2005.31
   Haouari M, 2009, COMPUT OPER RES, V36, P2877, DOI 10.1016/j.cor.2008.12.016
   Kong F., 2011, Proc. DATE11, P1
   Koufaty D, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P125
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Lakshminarayana N., 2008, WIOSCA 08, P1
   Lakshminarayana NB, 2008, PR IEEE COMP DESIGN, P471, DOI 10.1109/ICCD.2008.4751903
   Li T.M., 2007, Introduction: The will to improve, in: The will to improve: Governmentality, development, and the practice of politics, P1
   Li TH, 2008, CHEM PHYS LETT, V458, P19, DOI 10.1016/j.cplett.2008.04.057
   Omidi A, 2009, 2009 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 2, P369, DOI 10.1109/ICCSIT.2009.5234707
   Texas Instruments, 2013, OMAP APPL PROC
   Venkatachalam V, 2005, ACM COMPUT SURV, V37, P195, DOI 10.1145/1108956.1108957
   Zapata Oup, 2005, TR, P1, DOI 10.1145/3006385
   Zhuravlev S, 2013, IEEE T PARALL DISTR, V24, P1447, DOI 10.1109/TPDS.2012.20
NR 27
TC 20
Z9 22
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 71
DI 10.1145/2544375.2544391
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800016
DA 2024-07-18
ER

PT J
AU Singh, A
   Basu, A
   Ling, KV
   Mooney, VJ
AF Singh, Anshul
   Basu, Arindam
   Ling, Keck-Voon
   Mooney, Vincent J., III
TI Models for Characterizing Noise Based PCMOS Circuits
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Probabilistic CMOS (PCMOS) computing; characterization;
   error-rate prediction; noise filtering; three-stage model
ID THERMAL NOISE; ENERGY
AB Quick and accurate error-rate prediction of Probabilistic CMOS (PCMOS) circuits is crucial for their systematic design and performance evaluation. While still in the early stage of research, PCMOS has shown potential to drastically reduce energy consumption at a cost of increased errors. Recently, a methodology has been proposed which could predict the error rates of cascade structures of blocks in PCMOS. This methodology requires error rates of unique blocks to predict the error rates of multiblock cascade structures composed of these unique blocks. In this article we present a new model for characterization of probabilistic circuits/blocks and present a procedure to find and characterize unique circuits/blocks. Unlike prior approaches, our new model distinguishes distinct filtering effects per output, thereby improving prediction accuracy by an average of 95% over the prior art by Palem and coauthors. Furthermore, we show two models where our new model with three stages is 18% more accurate, on average, than our simpler two-stage model. We apply our proposed models to Ripple Carry Adders and Wallace Tree Multipliers and show that using our models, the methodology of cascade structures can predict error rates of PCMOS circuits with reasonable accuracy (within 9%) in PCMOS for uniform voltages as well as multiple voltages. Finally, our approach takes seconds of simulation time whereas using HSPICE would take days of simulation time.
C1 [Singh, Anshul] Int Inst Informat Technol Hyderabad, Hyderabad, Andhra Pradesh, India.
   [Basu, Arindam; Ling, Keck-Voon] Nanyang Technol Univ, Sch EEE, Singapore 639798, Singapore.
   [Mooney, Vincent J., III] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA.
C3 International Institute of Information Technology Hyderabad; Nanyang
   Technological University; University System of Georgia; Georgia
   Institute of Technology
RP Singh, A (corresponding author), Nvidia Graph Pvt Ltd, Hyderabad, Andhra Pradesh, India.
EM anshuls@nvidia.com
RI Basu, Arindam/A-5134-2011; LING, KV/A-5017-2011; basu,
   arindam/C-2499-2014; LING, KV/X-3451-2019
OI Basu, Arindam/0000-0003-1035-8770; LING, KV/0000-0002-9293-9394; LING,
   KV/0000-0002-9293-9394
FU Institute of Sustainable and Applied Infodynamics at Nanyang
   Technological University [M58B30001]
FX This work was supported by the Institute of Sustainable and Applied
   Infodynamics at Nanyang Technological University (Project Ref.:
   M58B30001).
CR Amusan OA, 2006, IEEE T NUCL SCI, V53, P3253, DOI 10.1109/TNS.2006.884788
   Bhanu Arun, 2010, Proceedings of the Fifth IEEE International Workshop on Electronic Design, Test and Application (DELTA 2010), P99, DOI 10.1109/DELTA.2010.18
   Borkar S, 2003, DES AUT CON, P338
   Burnett D, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P529, DOI 10.1109/IEDM.2002.1175896
   Chakrapani L.N. B., 2008, proc. of the IEEE/ACM International Conference on Compilers, Architectures, P187
   Elgamel M. A., 2003, IEEE Circuits and Systems Magazine, V3, P6, DOI 10.1109/MCAS.2003.1267064
   George J., 2006, PROC INT C COMPILERS, P158, DOI DOI 10.1145/1176760.1176781
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   ITRI, 2009, INT TECHNOLOGY ROADM, V5
   Kish LB, 2002, PHYS LETT A, V305, P144, DOI 10.1016/S0375-9601(02)01365-8
   Korkmaz P, 2008, IEEE T CIRCUITS-I, V55, P2249, DOI 10.1109/TCSI.2008.920139
   Korkmaz P, 2006, JPN J APPL PHYS 1, V45, P3307, DOI 10.1143/JJAP.45.3307
   Lau M., 2010, The 16th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI2010), P220
   Lau Mark S. K., 2010, Proceedings of the Fifth IEEE International Workshop on Electronic Design, Test and Application (DELTA 2010), P201, DOI 10.1109/DELTA.2010.14
   Lau MSK, 2010, DES AUT TEST EUROPE, P1100
   Lingamneni A., 2011, Design, Automation and Test in Europe (DATE), P1
   Natori K, 1998, J APPL PHYS, V83, P5019, DOI 10.1063/1.367317
   Palem KV, 2005, IEEE T COMPUT, V54, P1123, DOI 10.1109/TC.2005.145
   Sano N, 2000, IEICE T ELECTRON, VE83C, P1203
   Singh A, 2011, 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), P414
   STEIN KU, 1977, IEEE J SOLID-ST CIRC, V12, P527, DOI 10.1109/JSSC.1977.1050947
NR 21
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 39
DI 10.1145/2536747.2536761
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500014
DA 2024-07-18
ER

PT J
AU Kim, Y
   Shrivastava, A
AF Kim, Yooseong
   Shrivastava, Aviral
TI Memory Performance Estimation of CUDA Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Design; Experimentation; GPGPU; CUDA; memory performance;
   program optimization; performance estimation
AB CUDA has successfully popularized GPU computing, and GPGPU applications are now used in various embedded systems. The CUDA programming model provides a simple interface to program on GPUs, but tuning GPGPU applications for high performance is still quite challenging. Programmers need to consider numerous architectural details, and small changes in source code, especially on the memory access pattern, can affect performance significantly. This makes it very difficult to optimize CUDA programs. This article presents CuMAPz, which is a tool to analyze and compare the memory performance of CUDA programs. CuMAPz can help programmers explore different ways of using shared and global memories, and optimize their program for efficient memory behavior. CuMAPz models several memory-performance-related factors: data reuse, global memory access coalescing, global memory latency hiding, shared memory bank conflict, channel skew, and branch divergence. Experimental results show that CuMAPz can accurately estimate performance with correlation coefficient of 0.96. By using CuMAPz to explore the memory access design space, we could improve the performance of our benchmarks by 30% more than the previous approach [Hong and Kim 2010].
C1 [Kim, Yooseong; Shrivastava, Aviral] Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Kim, Y (corresponding author), Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85281 USA.
EM yooseong.kim@asu.edu
OI Shrivastava, Aviral/0000-0002-1075-897X
FU Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [0916652] Funding Source: National Science
   Foundation
CR [Anonymous], P INT S COD GEN OPT
   Arm, 2013, ARM MAL GPU
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Baskaran MM, 2010, LECT NOTES COMPUT SC, V6011, P244, DOI 10.1007/978-3-642-11970-5_14
   Baskaran MM, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P225
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Ge Intelligent Platforms, 2013, IPN250 SINGL BOARD C
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   Kolson DJ, 1996, IEEE T COMPUT AID D, V15, P1354, DOI 10.1109/43.543768
   Leung Allen, 2010, P 3 WORKSH GEN PURP, P51, DOI DOI 10.1145/1735688.1735698
   Nvidia, 2010, NVIDIA CUD PROGR GUI
   Nvidia, 2010, NVIDIA CUD BEST PRAC
   Nvidia, 2013, NVIDIA ION PROC
   Nvidia, 2013, BOARD SPEC TESL C106
   Ruetsch G., 2009, Optimizing Matrix Transpose in CUDA
   Ryoo S, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P73, DOI 10.1145/1345206.1345220
   TECHNISCAN, 2013, 3D BREAST CANC DET S
   Ueng SZ, 2008, LECT NOTES COMPUT SC, V5335, P1, DOI 10.1007/978-3-540-89740-8_1
   Volkov Vasily, 2010, GPU TECHN C
   Yang Y, 2010, ACM SIGPLAN NOTICES, V45, P86, DOI 10.1145/1809028.1806606
   Zhang Y, 2011, P 17 IEEE INT S HIGH
NR 22
TC 8
Z9 8
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 21
DI 10.1145/2514641.2514648
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300007
DA 2024-07-18
ER

PT J
AU Mark, C
   Chin, SYL
   Shannon, L
   Wilton, SJE
AF Mark, Cindy
   Chin, Scott Y. L.
   Shannon, Lesley
   Wilton, Steven J. E.
TI Hierarchical Benchmark Circuit Generation for FPGA Architecture
   Evaluation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Field-programmable gate arrays; benchmark circuits
AB We describe a stochastic circuit generator that can be used to automatically create benchmark circuits for use in FPGA architecture studies. The circuits consist of a hierarchy of interconnected modules, reflecting the structure of circuits designed using a system-on-chip design flow. Within each level of hierarchy, modules can be connected in a bus, star, or dataflow configuration. Our circuit generator is calibrated based on a careful study of existing system-on-chip circuits. We show that our benchmark circuits lead to more realistic architectural conclusions than circuits generated using previous generators.
C1 [Wilton, Steven J. E.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada.
   [Shannon, Lesley] Simon Fraser Univ, Burnaby, BC V5A 1S6, Canada.
C3 University of British Columbia; Simon Fraser University
RP Wilton, SJE (corresponding author), Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada.
EM stevew@ece.ubc.ca
FU Altera; Natural Sciences and Engineering Research Council of Canada
FX This work was funded by Altera and the Natural Sciences and Engineering
   Research Council of Canada.
CR Ahmed E, 2004, IEEE T VLSI SYST, V12, P288, DOI 10.1109/TVLSI.2004.824300
   ALTERA, 2008, AV INT SPEC MAN MNL
   ARM, 2001, AMB SPEC MAN ARM IHI
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Chin SYL, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P1
   Christie P, 2000, IEEE T VLSI SYST, V8, P639, DOI 10.1109/92.902258
   Das J, 2009, I C FIELD PROG LOGIC, P205, DOI 10.1109/FPL.2009.5272315
   EASIC, 2008, EPRIZE1
   FANG W, 2008, P INT S FIELD PROGR, P139
   Ghosh D, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P656, DOI 10.1109/DATE.1998.655928
   GLADSTON S., 2001, SXP SIMPLE EXTENSIBL
   Grant David, 2009, ACM T RECONFIG TECHN, V1, P1
   HARLOW J., 1997, 1997TRCBL07HARLOW N
   Hutton MD, 2002, IEEE T COMPUT AID D, V21, P928, DOI 10.1109/TCAD.2002.800456
   Hutton MD, 1998, IEEE T COMPUT AID D, V17, P985, DOI 10.1109/43.728919
   KARYPIS G, 1999, 98036 U MINN
   Kundarewich PD, 2004, IEEE T COMPUT AID D, V23, P869, DOI 10.1109/TCAD.2004.828132
   Kuon I, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P149
   LUPAS O., 2004, SERIAL UART
   MARINISSEN E. J., 2007, ITC 02 SOC TEST BENC
   MARK C., 2008, THESIS U BRIT COLUMB
   Mark C, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P25, DOI 10.1109/FPT.2008.4762362
   Pistorius J, 2000, IEEE T COMPUT AID D, V19, P1314, DOI 10.1109/43.892855
   Stroobandt D, 2000, IEEE T COMPUT AID D, V19, P1011, DOI 10.1109/43.863641
   TRIMBERGER S., 2007, P INT C FIELD PROGR
   Verplaetse P, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P213, DOI 10.1109/ISCAS.2000.858726
   Wilton Steven J. E., 1997, Ph.D. Dissertation
   XILINX, 2006, VIRT 5 FAM REV DAT S
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Zarkesh-Ha P, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P93, DOI 10.1109/CICC.1998.694914
NR 31
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 42
DI 10.1145/2331147.2331152
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300004
DA 2024-07-18
ER

PT J
AU Wu, L
   Zhang, W
AF Wu, Lan
   Zhang, Wei
TI A Model Checking Based Approach to Bounding Worst-Case Execution Time
   for Multicore Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Algorithms; Experimentation; WCET; multicore processors;
   model checking
ID SYSTEMS
AB As multicore processors are increasingly adopted in industry, it has become a great challenge to accurately bound the worst-case execution time (WCET) for real-time systems running on multicore chips. This is particularly true because of the inter-thread interferences in accessing shared resources on multicores, such as shared L2 caches, which can significantly affect the performance but are very difficult to be estimated statically.
   This article proposes an approach to analyzing WCET for multicore processors with shared L2 instruction caches by using a model checking based method. We model each concurrent real-time thread, including the inter-thread cache interferences with a PROMELA process, and derive the WCET by using a binary search algorithm. To reduce the state explosion problem, we propose several techniques for reducing the memory consumption by exploiting domain-specific information. Our experiments indicate that compared to the static analysis technique based on extended ILP (integer linear programming), our approach improves the tightness of WCET estimation by more than 31.1% for the benchmarks we studied. However, due to the inherent complexity of multicore timing analysis and the state explosion problem, the model checking based approach currently can only work with small real-time kernels for dual-core processors.
C1 [Wu, Lan; Zhang, Wei] Virginia Commonwealth Univ, Dept Elect & Comp Engn, Richmond, VA 23284 USA.
C3 Virginia Commonwealth University
RP Wu, L (corresponding author), Virginia Commonwealth Univ, Dept Elect & Comp Engn, Med Coll Virginia Campus, Richmond, VA 23284 USA.
EM wul3@vcu.edu; wzhang4@vcu.edu
FU NSF [CCF 0914543]; VCU startup fund; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [1063645]
   Funding Source: National Science Foundation
FX This work was funded in part by NSF grant CCF 0914543 and the VCU
   startup fund.
CR Akesson B., 2007, P 5 IEEEACM INT C HA, P251
   ALUR R, 1990, LECT NOTES COMPUT SC, V443, P322, DOI 10.1007/BFb0032042
   [Anonymous], P 2001 INT C COMP AR
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Clarke E. M., 2001, HDB AUTOMATED REASON
   CLARKE EM, 1994, ACM T PROGR LANG SYS, V16, P1512, DOI 10.1145/186025.186051
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Huber B., 2009, P 9 INT WORKSH WORST
   LI YTS, 1995, DES AUT CON, P456
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Liu C, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P176
   LV M, 2008, P IEEE IFIP INT C EM, P104, DOI DOI 10.1109/EUC.2009.178
   METZNER A., 2004, LECT NOTES COMPUTER, V3114
   Mohalik S, 2008, DES AUT CON, P296
   OTTOSSON GM, 1997, P ACM SIGPLAN WORKSH
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Pnueli Amir., 1977, P 18 ANN S FDN COMPU, P46, DOI DOI 10.1109/SFCS.1977.32
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   SCHLIECKER S, 2008, P 6 INT C HARDW SOFT, P161
   Stohr J, 2005, EUROMICRO, P189, DOI 10.1109/ECRTS.2005.10
   Wang F, 2004, P IEEE, V92, P1283, DOI 10.1109/JPROC.2004.831197
   WILHELM R., 2003, LECT NOTES COMPUTER, V2937
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yan J., 2009, Proc. IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), P455
   Yan J, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P80, DOI 10.1109/RTAS.2008.6
NR 27
TC 2
Z9 4
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 56
DI 10.1145/2331147.2331166
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300018
DA 2024-07-18
ER

PT J
AU Waluyo, AB
   Yeoh, WS
   Pek, I
   Yong, YH
   Chen, XA
AF Waluyo, Agustinus Borgy
   Yeoh, Wee-Soon
   Pek, Isaac
   Yong, Yihan
   Chen, Xiang
TI <i>MobiSense</i>: Mobile Body Sensor Network for Ambulatory Monitoring
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Wireless health system; ambulatory patient
   monitoring; pervasive healthcare; wireless body sensor network
AB This article introduces MobiSense, a novel mobile health monitoring system for ambulatory patients. MobiSense resides in a mobile device, communicates with a set of body sensor devices attached to the wearer, and processes data from these sensors. MobiSense is able to detect body postures such as lying, sitting, and standing, and walking speed, by utilizing our rule-based heuristic activity classification scheme based on the extended Kalman (EK) Filtering algorithm. Furthermore, the proposed system is capable of controlling each of the sensor devices, and performing resource reconfiguration and management schemes (sensor sleep/wake-up mode). The architecture of MobiSense is highlighted and discussed in depth. The system has been implemented, and its prototype is showcased. We have also carried out rigorous performance measurements of the system including real-time and query latency as well as the power consumption of the sensor nodes. The accuracy of our activity classifier scheme has been evaluated by involving several human subjects, and we found promising results.
C1 [Waluyo, Agustinus Borgy; Yeoh, Wee-Soon; Pek, Isaac; Yong, Yihan; Chen, Xiang] ASTAR, I2R, Singapore, Singapore.
C3 Agency for Science Technology & Research (A*STAR); A*STAR - Institute
   for Infocomm Research (I2R)
RP Waluyo, AB (corresponding author), Monash Univ, Clayton, Vic 3800, Australia.
EM agustinus.borgy.waluyo@manash.edu; wsyeoh@i2r.a-star.edu.sg;
   ipek@i2r.a-star.edu.sg; y.yihan@gmail.com; xchen@i2r.a-star.edu.sg
FU Science and Engineering Research Council (SERC) of the Singapore Agency
   for Science, Technology, and Research (A*Star) on Embedded and Hybrid
   Systems II (EHS-II) [052-118-0058, 052-118-0052]
FX The work for this article was supported by the Science and Engineering
   Research Council (SERC) of the Singapore Agency for Science, Technology,
   and Research (A*Star) on Embedded and Hybrid Systems II (EHS-II) under
   grants 052-118-0058 and 052-118-0052.
CR Burrell J, 2004, IEEE PERVAS COMPUT, V3, P38, DOI 10.1109/MPRV.2004.1269130
   Chen SH, 2008, PROCEEDINGS OF 2008 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, P3591, DOI 10.1109/ICMLC.2008.4621027
   DeVaul R, 2003, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P4, DOI 10.1109/ISWC.2003.1241386
   Dong LA, 2006, IEICE T INF SYST, VE89D, P2319, DOI 10.1093/ietisy/e89-d.7.2319
   Estrin D., 1999, P 5 ANN ACMIEEE INT, DOI DOI 10.1145/313451.313556
   Gay David., 2003, PLDI 03, P1
   GIANCOLI DC, 1998, PHYSICS, pCH5
   Jamison DT, 2006, DISEASE CONTROL PRIORITIES IN DEVELOPING COUNTRIES, 2ND EDITION, P1
   Jovanov E, 2003, IEEE ENG MED BIOL, V22, P49, DOI 10.1109/MEMB.2003.1213626
   Liszka KJ, 2004, IEEE PERVAS COMPUT, V3, P42, DOI 10.1109/MPRV.2004.10
   Lo Benny, 2005, Perspectives in Pervasive Computing, P23, DOI 10.1049/ic.2005.0783
   LO B, 2005, P 3 INT C PERV COMP, P77
   Lorincz K, 2004, IEEE PERVAS COMPUT, V3, P16, DOI 10.1109/MPRV.2004.18
   Malan D., 2004, Proc of the MobiSys 2004 Workshop on Applications of Mobile Embedded Systems (WAMES 2004), P12
   MARSH A, 2002, P INT C COMP SCI LON, P1012
   Martin T, 2000, FOURTH INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, DIGEST OF PAPERS, P43, DOI 10.1109/ISWC.2000.888463
   Mathie MJ, 2001, P ANN INT IEEE EMBS, V23, P3654, DOI 10.1109/IEMBS.2001.1019627
   Negi R, 2004, IEEE INFOCOM SER, P443
   Pentland A, 2004, COMPUTER, V37, P42, DOI 10.1109/MC.2004.1297238
   Ross PE, 2004, IEEE SPECTRUM, V41, P14, DOI 10.1109/MSPEC.2004.1265120
   SILVA BD, 2008, P 10 IEEE INT C E HL, P323
   Szewczyk R, 2004, COMMUN ACM, V47, P34, DOI 10.1145/990680.990704
   WALUYO AB, 2008, P 5 INT WORKSH WEAR, P141
   Wee-Soon Yeoh, 2008, 2008 5th International Summer School and Symposium on Medical Devices and Biosensors, P125, DOI 10.1109/ISSMDBS.2008.4575034
   Welch J, 2004, P ANN INT IEEE EMBS, V26, P3447
   YANG GZ, 2004, P IEE SEM INT BUILD
   ZHOU HY, 2004, CSM420
   2009, EMBEDDED HYBRID SYST
   2009, TINYOS COMMUNITY FOR
NR 29
TC 11
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 13
DI 10.1145/1814539.1814552
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900013
DA 2024-07-18
ER

PT J
AU Yu, Y
   Ren, SP
   Frieder, O
AF Yu, Yue
   Ren, Shangping
   Frieder, Ophir
TI Feasibility of Semiring-Based Timing Constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Verification; Timing constraints; timing constraint feasibility
   analysis
AB Real-time and embedded applications often involve different types of timing constraints, such as precedence constraints and real-time constraints. As real-time and embedded applications further advance, new timing constraint types are emerging as well. Recent research on interval-based timing constraints is an example. Thus, it is important to have a uniformed timing constraint representation so that a generalized approach can be developed to analyze the variant constraint types.
   A semiring-based timing constraint model is introduced to generalize the representations of different constraint types. Under this model, we develop an algorithm to check the satisfaction feasibility for a given set of semiring-based timing constraints. This algorithm provides better performance in the average case as compared to applying the Bellman-Ford algorithm directly on the constraint set.
   In addition, for a set of feasible semiring-based timing constraints, event occurrence points that satisfy the constraint set form a (hyperdimension) feasible region. For the given two sets of timing constraints, we develop a necessary and sufficient condition to testify whether the two constraint sets' feasible regions have an inclusion relation. If one feasible region is included in the other, we know that the real-time event occurrences that satisfy the included constraint set will necessarily satisfy the including set.
C1 [Yu, Yue; Ren, Shangping; Frieder, Ophir] IIT, Chicago, IL 60616 USA.
C3 Illinois Institute of Technology
RP Yu, Y (corresponding author), IIT, 3300 S Fed St, Chicago, IL 60616 USA.
EM yyu8@iit.edu
RI Ren, Shangping/B-5683-2019
OI Yu, Yue/0000-0002-3443-593X
FU NSF [CNS 0746643]
FX This research is supported in part by NSF CAREER Award CNS 0746643.
CR Aho AV., 1974, DESIGN ANAL COMPUTER
   Andrei S, 2006, REAL TIM SYST SYMP P, P67, DOI 10.1109/RTSS.2006.23
   [Anonymous], 1983, IEEE T COMPUTER AIDE
   [Anonymous], 1982, COMBINATORIAL OPTIMI
   [Anonymous], UIUCDCSR992079
   [Anonymous], P 8 ACM IEEE INT WOR
   Arbab F, 2003, LECT NOTES COMPUT SC, V2755, P34
   Bistarelli S, 1997, J ACM, V44, P201, DOI 10.1145/256303.256306
   CHODROW SE, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P74, DOI 10.1109/REAL.1991.160360
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dasdan A, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P127
   FLETCHER JG, 1980, COMMUN ACM, V23, P350, DOI 10.1145/358876.358884
   JAHANIAN F, 1987, IEEE T COMPUT, V36, P961, DOI 10.1109/TC.1987.5009519
   Kleinberg Jon, 2005, ALGORITHM DESIGN
   KOPETZ H, 2008, P 11 S OBJ OR REAL T, P3
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Lee CG, 2007, IEEE T COMPUT, V56, P977, DOI 10.1109/TC.2007.1026
   Liu J., 2000, Real-Time Systems
   Mok AK, 2002, REAL TIM SYST SYMP P, P191, DOI 10.1109/REAL.2002.1181574
   Mok AK, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P252, DOI 10.1109/RTTAS.1997.601363
   RAJU SCV, 1992, P 13 IEEE INT REAL T, V13, P57
   Woo H, 2006, REAL TIM SYST SYMP P, P435, DOI 10.1109/RTSS.2006.6
   YU Y, 2009, P 15 IEEE INT REAL T
   Yu Y, 2008, IEEE T COMPUT, V57, P418, DOI 10.1109/TC.2007.70807
   Zhao Y, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P259
   Zhou Y., 2006, P 6 ACM IEEE INT C E, P44
   Zhou Y, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347382
NR 27
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 33
DI 10.1145/1721695.1721699
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900004
DA 2024-07-18
ER

PT J
AU Jafari, R
   Ghasemzadeh, H
   Dabiri, F
   Nahapetian, A
   Sarrafzadeh, M
AF Jafari, Roozbeh
   Ghasemzadeh, Hassan
   Dabiri, Foad
   Nahapetian, Ani
   Sarrafzadeh, Majid
TI An Efficient Placement and Routing Technique for Fault-Tolerant
   Distributed Embedded Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Algorithms; Management; Performance; Design; Reliability; Distributed
   embedded system; fault tolerance; placement; routing; sensor networks
AB This article presents an efficient technique for placement and routing of sensors/actuators and processing units in a grid network. The driver application that we present is a medical jacket, which requires an extremely high level of robustness and fault tolerance. The power consumption of such jacket is another key technological constraint. Our proposed interconnection network is a mesh of wires. A jacket made of fabric and wires would be susceptible to accidental damage via tears. By modeling the tears, we evaluate the probability of having failures on every segment of wires in our mesh interconnection network. Then, we study two problems of placement and routing in the sensor networks such that the fault tolerance is maximized while the power consumption is minimized. We develop efficient integer linear programming (ILP) formulations to address these problems and perform both placement and routing, simultaneously. This ensures that the solution is a lower bound for both problems. We evaluate the effectiveness of our proposed techniques on a variety of benchmarks.
C1 [Jafari, Roozbeh; Ghasemzadeh, Hassan] Univ Texas Dallas, Erik Jonsson Sch Engn & Comp Sci, Dept Elect Engn, Richardson, TX 75083 USA.
   [Dabiri, Foad; Nahapetian, Ani; Sarrafzadeh, Majid] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 University of Texas System; University of Texas Dallas; University of
   California System; University of California Los Angeles
RP Jafari, R (corresponding author), Univ Texas Dallas, Erik Jonsson Sch Engn & Comp Sci, Dept Elect Engn, Richardson, TX 75083 USA.
EM rjafari@utdallas.edu
OI Jafari, Roozbeh/0000-0002-6358-0458
CR [Anonymous], 1996, An introduction to VLSI physical design
   Barrenechea G, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P186
   Bona M., 1994, Textile Quality
   Burstein M., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P223, DOI 10.1109/TCAD.1983.1270040
   Caldwell A. E., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P843, DOI 10.1109/DAC.1999.782157
   Chan TF, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P171, DOI 10.1109/ICCAD.2000.896469
   DUNLOP AE, 1985, IEEE T COMPUT AID D, V4, P92, DOI 10.1109/TCAD.1985.1270101
   HALL KM, 1970, MANAGE SCI, V17, P219, DOI 10.1287/mnsc.17.3.219
   Kao JC, 2005, DES AUT TEST EUROPE, P184
   Karypis G, 1997, DES AUT CON, P526, DOI 10.1145/266021.266273
   KLEINHANS JM, 1991, IEEE T COMPUT AID D, V10, P356, DOI 10.1109/43.67789
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   LEK RTN, 1992, IEEE T COMPUT AID DE, V11, P1479
   Moeli D., 2002, J Textile Apparel, Technol Manage, V2, P1
   NI LM, 1993, IEEE COMPUT, V26
   Primentas A., 2001, J Text Apparel Technol Manag, V1, P1
   QUINN NR, 1979, IEEE T CIRCUITS SYST, V26, P377, DOI 10.1109/TCS.1979.1084652
   SHAHOOKAR K, 1990, IEEE T COMPUT AID D, V9, P500, DOI 10.1109/43.55180
   SHERWANI N, 1995, ALGORITHMS VLSI PHYS
   SHRAGOWITZ E, 1987, INTEGRATION, V5, P3, DOI 10.1016/S0167-9260(87)80003-2
   Stanley-Marbell P, 2003, IEEE T COMPUT, V52, P996, DOI 10.1109/TC.2003.1223635
   SUN WJ, 1995, IEEE T COMPUT AID D, V14, P349, DOI 10.1109/43.365125
   Wang MG, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P260, DOI 10.1109/ICCAD.2000.896483
   Witkowska B, 2004, FIBRES TEXT EAST EUR, V12, P42
NR 24
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 28
DI 10.1145/1550987.1550991
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800004
DA 2024-07-18
ER

PT J
AU Hashemi, M
   Ghiasi, S
AF Hashemi, Matin
   Ghiasi, Soheil
TI Throughput-Driven Synthesis of Embedded Software for Pipelined Execution
   on Multicore Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Embedded software; graph partitioning;
   multi-core hardware; streaming applications; task assignment
AB We present a methodology for pipelined software synthesis of streaming applications. First, we develop a versatile task assignment algorithm capable of optimizing realistically-arbitrary cost functions for two cores. The algorithm is exact (i.e., theoretically optimal) contrary to existing heuristics. Second, our approximation technique provides an adjustable knob to trade solution quality with algorithm runtime and memory. Third, we develop a recursive heuristic for more cores. FPGA-based emulated experiments validate our theoretical results. The exact algorithm yields 1.7 x throughput improvement. The approximation method offers a range of tradeoff points (e. g., 3 x faster with 20 x less memory) while degrading the throughput only 1% to 5%.
C1 [Hashemi, Matin; Ghiasi, Soheil] Univ Calif Davis, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Hashemi, M (corresponding author), Univ Calif Davis, Davis, CA 95616 USA.
EM hashemi@ucdavis.edu
OI Hashemi, Matin/0000-0003-4090-6678
CR ALEKSANDROV L, 2007, J EXPER ALGOR, V11
   Alur R, 2003, LECT NOTES COMPUT SC, V2772, P42
   Angelini P, 2007, LECT NOTES COMPUT SC, V4619, P287
   [Anonymous], 1993, Hybrid Systems, DOI [DOI 10.1007/3-540-57318-6_30, DOI 10.1007/3-540, DOI 10.1007/3-540-57318-6, 10.1007/3-540-57318-6_30]
   [Anonymous], 1974, PROC IFIP C 74
   Atasu K, 2003, DES AUT CON, P256
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   BENVENISTE A, 2003, P INT C EMB SOFTW EM, P35
   BONIVENTO A, 2005, P 2 INT C EMB SOFTW, P183
   BUI TN, 1992, SIAM J COMPUT, V21, P203, DOI 10.1137/0221016
   CONG J, 2007, P 15 ACM SIGDA INT S, P99
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Feige U, 2002, SIAM J COMPUT, V31, P1090, DOI 10.1137/S0097539701387660
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Garg N, 1999, SIAM J COMPUT, V29, P159, DOI 10.1137/S0097539794271692
   GORDON MI, 2006, P 12 INT C ARCH SUPP, P151
   GORDON MI, 2002, P 10 INT C ARCH SUPP, P291
   HENZINGER TA, 1994, INFORM COMPUT, V111, P193, DOI 10.1006/inco.1994.1045
   Henzinger TA, 1998, LECT NOTES COMPUT SC, V1427, P440, DOI 10.1007/BFb0028765
   HENZINGER TA, 1992, P 5 INT C HYBR SYST, P60
   Henzinger TA, 2006, LECT NOTES COMPUT SC, V4085, P1
   HU J, 2005, IEEE T COMPUT AID D, V24, P4
   Karpinski M, 2002, LECT NOTES COMPUT SC, V2420, P59
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 2005, UCBEECS20055 EECS DE
   Lee E, 2006, COMPUTER, V39, P5
   LIPTON RJ, 1979, SIAM J APPL MATH, V36, P177, DOI 10.1137/0209046
   Ma Z, 2005, ASIA S PACIF DES AUT, P952
   Owens J.D., 2000, HWWS'00: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, P23
   Owens JD, 2002, PR IEEE COMP DESIGN, P295, DOI 10.1109/ICCD.2002.1106785
   Park J. K., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P766, DOI 10.1145/167088.167284
   Pimentel AD, 2001, COMPUTER, V34, P57, DOI 10.1109/2.963445
   PINO JL, 1995, J VLSI SIGNAL PROC, V9, P7, DOI 10.1007/BF02406468
   Pinto E, 2006, BLOOD PRESS MONIT, V11, P3, DOI 10.1097/01.mbp.0000184965.30220.10
   Rangan R, 2006, INT SYMP MICROARCH, P259
   RAO S, 2003, P ACM S THEOR COMP S, P90
   Rao S. B., 1992, Proceedings of the Twenty-Fourth Annual ACM Symposium on the Theory of Computing, P229, DOI 10.1145/129712.129735
   STANKOVIC JA, 2007, P 10 INT C HYBR SYST, P2
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   STUJIK S, 2008, J SYST ARCHITEC
   SZTIPANOVITS J, 2005, P 2 INT C EMB SOFTW, P333
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Thies W., 2003, PARTITIONING STRUCTU
   Thoen Filip, 2000, MODELING VERIFICATIO
   Yu J, 2007, DES AUT CON, P805, DOI 10.1109/DAC.2007.375275
   YU Z, 2006, P IEEE INT SOL STAT
   ZHOU G, 2007, P INT C EMB SOFTW SY, P786
   2006, JOINT US EUR UN TEKE
NR 52
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 11
DI 10.1145/1457255.1457258
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400003
DA 2024-07-18
ER

PT J
AU Koushanfar, F
   Davare, A
   Nguyen, DT
   Sangiovanni-Vincentelli, A
   Potkonjak, M
AF Koushanfar, Farinaz
   Davare, Abhijit
   Nguyen, David T.
   Sangiovanni-Vincentelli, Alberto
   Potkonjak, Miodrag
TI Techniques for maintaining connectivity in wireless ad-hoc networks
   under energy constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE performance; reliability; low power; sleeping coordination;
   connectivity; power management; energy management; ad-hoc networks
ID ALGORITHM
AB Distributed wireless systems (DWSs) are emerging as the enabler for next-generation wireless applications. There is a consensus that DWS-based applications, such as pervasive computing, sensor networks, wireless information networks, and speech and data communication networks, will form the backbone of the next technological revolution. Simultaneously, with great economic, industrial, consumer, and scientific potential, DWSs pose numerous technical challenges. Among them, two are widely considered as crucial: autonomous localized operation and minimization of energy consumption. We address the fundamental problem of how to maximize the lifetime of the network using only local information, while preserving network connectivity. We start by introducing the care-free sleep (CS) Theorem that provides provably optimal conditions for a node to go into sleep mode while ensuring that global connectivity is not affected. The CS theorem is the basis for an efficient localized algorithm that decides which nodes will go to into sleep mode and for how long. We have also developed mechanisms for collecting neighborhood information and for the coordination of distributed energy minimization protocols. The effectiveness of the approach is demonstrated using a comprehensive study of the performance of the algorithm over a wide range of network parameters. Another important highlight is the first mathematical and Monte Carlo analysis that establishes the importance of considering nodes within a small number of hops in order to preserve energy.
C1 [Koushanfar, Farinaz] Rice Univ, ECE Dept, Houston, TX 77005 USA.
   [Davare, Abhijit; Nguyen, David T.; Sangiovanni-Vincentelli, Alberto] Univ Calif Berkeley, EECS Dept, Berkeley, CA 94720 USA.
   [Potkonjak, Miodrag] Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
C3 Rice University; University of California System; University of
   California Berkeley; University of California System; University of
   California Los Angeles
RP Koushanfar, F (corresponding author), Rice Univ, ECE Dept, Houston, TX 77005 USA.
EM farinaz@rice.edu
RI Sangiovanni-Vincentelli, Alberto L/F-5742-2018; Sangiovanni-Vincentelli,
   Alberto/S-3822-2019
OI Koushanfar, Farinaz/0000-0003-0798-3794
CR [Anonymous], 2005, P 6 ACM INT S MOBILE, DOI [DOI 10.1145/1062689, 10.1145/1062689]
   Broch J., 1998, MobiCom'98. Proceedings of Fourth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P85, DOI 10.1145/288235.288256
   Cerpa A, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P81
   Cerpa A, 2002, IEEE INFOCOM SER, P1278, DOI 10.1109/INFCOM.2002.1019378
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chen BJ, 2002, WIREL NETW, V8, P481, DOI 10.1023/A:1016542229220
   DAI F, 2005, IEEE INT PAR DISTR P
   DIJKSTRA E, 1968, COMMUN ACM, V18, P453
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GHOSH A, 1992, ACM IEEE DES AUT C, P253
   HABER S, 1970, SIAM REV, V12, P481, DOI 10.1137/1012102
   HAN B, 2004, IEEE INT CMOB AD HOC, P570
   Hong I, 1999, IEEE T COMPUT AID D, V18, P1702, DOI 10.1109/43.811318
   KASTEN O, 2001, MEASUREMENTS ENERGY
   Koushanfar F, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P475
   LEIGHTON FT, 1979, J RES NAT BUR STAND, V84, P489, DOI 10.6028/jres.084.024
   Macii E, 1997, DES AUT CON, P504
   Mosteller F., 1965, Fifty challenging problems in probability with solutions
   RUBINSTEIN RY, 1981, SIMULATION M CARLO M
   SCHURGERS C, 2002, ACM MOBIHOC, P135
   Silberschatz A., 2003, OPERATING SYSTEM CON, V6th
   Simunic T, 2001, DES AUT CON, P524, DOI 10.1109/DAC.2001.935564
   Stojmenovic I, 2002, IEEE T PARALL DISTR, V13, P14, DOI 10.1109/71.980024
   *WOLFRAMRESEARCH, 2001, MATH 4 1 SYMB PROGR
   WU J, 1999, WORKSH DISCR ALG MET, P7
   Xu Ya, 2001, Proc. of International Conference on Mobile Computing and Networking, P70, DOI [10.1145/381677.381685, DOI 10.1145/381677.381685]
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   ZHENG R, 2005, AD HOC NETW, V3, P51
NR 28
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 3
AR 16
DI 10.1145/1275986.1275988
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LC
UT WOS:000256880500002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, S
   Lee, J
   Park, CY
   Min, SL
AF Lee, Sheayun
   Lee, Jaejin
   Park, Chang Yun
   Min, Sang Lyul
TI Selective code transformation for dual instruction set processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 8th International Workshop on Software and Compilers for Embedded
   Systems
CY SEP 02-03, 2004
CL Amsterdam, NETHERLANDS
SP Associated Compilers Experts, EDAA, Philips Res
DE dual instruction set processors; mixed-width instruction set
   architecture; reduced bid-width instruction set architecture
AB Embedded systems are often constrained in terms of both code size and execution time, because of a limited amount of available memory and real-time nature of applications. A dual instruction set processor, which supports a reduced instruction set (16 bits/instruction), in addition to a full instruction set (32 bits/instruction), allows an opportunity for a tradeoff between these two design criteria. Specifically, while the reduced instruction set can be used to reduce code size by providing smaller instructions, a program compiled into the reduced instruction set typically runs slower than the same program compiled into the full instruction set. Motivated by this observation, we propose a code generation technique that exploits this tradeoff relationship by selectively using the two instruction sets for different sections in the program. The proposed technique, called selective code transformation, not only provides a mechanism to enable a flexible tradeoff between a program's code size and its execution time, but also facilitates program optimization toward enhancing its worst case performance. The results from our experiments show that our proposed technique can be effectively used to fine-tune an application program on a spectrum of code size and execution performance, which, in turn, enables a system-wide optimization on memory space and execution speed involving multiple applications.
C1 [Lee, Sheayun] Samsung Elect, Seoul, South Korea.
   [Lee, Jaejin; Min, Sang Lyul] Seoul Natl Univ, Seoul 151, South Korea.
   [Park, Chang Yun] Chung Ang Univ, Seoul, South Korea.
C3 Samsung; Samsung Electronics; Seoul National University (SNU); Chung Ang
   University
RP Lee, S (corresponding author), Samsung Elect, Seoul, South Korea.
CR *ADV RISC MACH LTD, 1995, ARM7TDMI
   Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], THESIS VIENNA U TECH
   [Anonymous], P 8 INT WORKSH SOFTW
   *ARC COR, ARCTANGENT A5 PROC
   *ARM LTD, ARM DEV SUIT DEV GUI
   Ball T, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P46, DOI 10.1109/MICRO.1996.566449
   BENITEZ ME, 1994, CS9442 U VIRG DEP CO
   DAVIDSON JW, 1991, MICROPROCESS MICROSY, V15, P459, DOI 10.1016/0141-9331(91)90002-W
   DAVIDSON JW, 1984, ACM T PROGR LANG SYS, V6, P505, DOI 10.1145/1780.1783
   FURBER S, 1996, P COMPCON
   GUTHAUS MR, 2001, P 4 IEEE ANN WORKSH
   HALAMBI A, 2002, P DES AUT TEST EUR D
   KISSEL KD, 1997, MIPS16 HIGH DENSITY
   Krishnaswamy A, 2003, COMMUN ACM, V46, P47, DOI 10.1145/859670.859697
   KRISHNASWAMY A, 2002, P LCTES SCOPES BERL
   KRISHNASWAMY A, 2003, P ACM SIGPLAN C LANG, P254
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE S, 2003, P 7 INT WORKSH SOFTW, P33
   LIM SS, 1995, IEEE T SOFTWARE ENG, V21, P593, DOI 10.1109/32.392980
   Lim SS, 1998, FIFTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P151, DOI 10.1109/RTCSA.1998.726411
   PARK CY, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P72, DOI 10.1109/REAL.1990.128731
   Shin I, 2002, REAL TIM SYST SYMP P, P201, DOI 10.1109/REAL.2002.1181575
   Shrivastava A, 2004, ASIA S PACIF DES AUT, P475, DOI 10.1109/ASPDAC.2004.1337622
   Tamches A., 2001, P 3 WORKSH BIN TRANS P 3 WORKSH BIN TRANS
   Zhao WK, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P472
NR 26
TC 44
Z9 55
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 2
AR 10
DI 10.1145/1234675.1234677
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LB
UT WOS:000256880400002
DA 2024-07-18
ER

EF