INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/VGA_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module birb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module birb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/theWall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theWall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 7/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
