#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  4 11:22:20 2022
# Process ID: 33868
# Current directory: /home/users/komal.inayat/Downloads/mod_mult_exp/project_1/project_1.runs/synth_1
# Command line: vivado -log ModularMultiplierIterative.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ModularMultiplierIterative.tcl
# Log file: /home/users/komal.inayat/Downloads/mod_mult_exp/project_1/project_1.runs/synth_1/ModularMultiplierIterative.vds
# Journal file: /home/users/komal.inayat/Downloads/mod_mult_exp/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ModularMultiplierIterative.tcl -notrace
Command: synth_design -top ModularMultiplierIterative -part xc7a100tfgg676-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34379 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.578 ; gain = 86.848 ; free physical = 405511 ; free virtual = 469723
---------------------------------------------------------------------------------
WARNING: [Synth 8-2488] overwriting existing primary unit properties [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/commons/properties_32bit.vhd:48]
WARNING: [Synth 8-2488] overwriting existing primary unit properties [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/commons/properties_64bit.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ModularMultiplierIterative' [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd:80]
	Parameter word_size bound to: 64 - type: integer 
	Parameter word_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'MontMult4inMux' declared at '/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/commons/MontMult4inMux.vhd:56' bound to instance 'four_in_mux' of component 'MontMult4inMux' [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd:145]
INFO: [Synth 8-638] synthesizing module 'MontMult4inMux' [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/commons/MontMult4inMux.vhd:70]
	Parameter word_size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MontMult4inMux' (1#1) [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/commons/MontMult4inMux.vhd:70]
	Parameter word_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ModMultIter_SM' declared at '/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModMultIter_SM.vhd:61' bound to instance 'state_machine' of component 'ModMultIter_SM' [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd:156]
INFO: [Synth 8-638] synthesizing module 'ModMultIter_SM' [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModMultIter_SM.vhd:79]
	Parameter word_size bound to: 64 - type: integer 
	Parameter word_binary bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ModMultIter_SM' (2#1) [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModMultIter_SM.vhd:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'product_sig_reg' and it is trimmed from '65' to '64' bits. [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'ModularMultiplierIterative' (3#1) [/home/users/komal.inayat/Downloads/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd:80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.211 ; gain = 130.480 ; free physical = 405497 ; free virtual = 469724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.211 ; gain = 130.480 ; free physical = 405497 ; free virtual = 469724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1471.211 ; gain = 138.480 ; free physical = 405495 ; free virtual = 469722
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ModMultIter_SM'
INFO: [Synth 8-5544] ROM "position_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     nop |                              001 |                               00
         calculate_start |                              010 |                               01
                    stop |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ModMultIter_SM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1479.219 ; gain = 146.488 ; free physical = 405488 ; free virtual = 469715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ModularMultiplierIterative 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
Module MontMult4inMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module ModMultIter_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405335 ; free virtual = 469542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405339 ; free virtual = 469546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405339 ; free virtual = 469546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    59|
|3     |LUT1   |     4|
|4     |LUT2   |   130|
|5     |LUT3   |   131|
|6     |LUT4   |    67|
|7     |LUT5   |     2|
|8     |LUT6   |   132|
|9     |FDCE   |     2|
|10    |FDPE   |     1|
|11    |FDRE   |   137|
|12    |IBUF   |   194|
|13    |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |   925|
|2     |  state_machine |ModMultIter_SM |   301|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405341 ; free virtual = 469549
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405344 ; free virtual = 469552
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.809 ; gain = 305.078 ; free physical = 405344 ; free virtual = 469552
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.828 ; gain = 432.703 ; free physical = 405332 ; free virtual = 469534
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/komal.inayat/Downloads/mod_mult_exp/project_1/project_1.runs/synth_1/ModularMultiplierIterative.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ModularMultiplierIterative_utilization_synth.rpt -pb ModularMultiplierIterative_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1776.848 ; gain = 0.000 ; free physical = 405327 ; free virtual = 469529
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 11:23:20 2022...
