(PCB RELE
 (parser
  (host_cad ARES)
  (host_version 7.7 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -127.60160 -62.68160 -49.89840 -2.39840))
  (boundary (path signal 0.20320 -127.50000 -62.50000 -50.00000 -62.50000 -50.00000 -2.50000
   -127.50000 -2.50000 -127.50000 -62.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction off))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "TBLOCK-I3_J1" (place J1 -120.00000 -10.00000 front 0))
  (component "TBLOCK-I3_J2" (place J2 -85.00000 -10.00000 front 0))
  (component "TBLOCK-I3_J3" (place J3 -65.08000 -57.50000 front 0))
  (component "RLY-TEXTELL-A_RL1" (place RL1 -115.00000 -40.00000 front 90))
  (component "RLY-TEXTELL-A_RL2" (place RL2 -95.00000 -40.00000 front 90))
  (component "RLY-TEXTELL-A_RL3" (place RL3 -75.00000 -40.00000 front 90))
  (component ELINE_Q1 (place Q1 -115.00000 -50.00000 front 0))
  (component ELINE_Q2 (place Q2 -95.00000 -50.00000 front 0))
  (component ELINE_Q3 (place Q3 -75.00000 -50.00000 front 0))
  (component "TBLOCK-I3_J4" (place J4 -110.00000 -57.50000 front 0))
 )
 (library
  (image "TBLOCK-I3_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "TBLOCK-I3_J2" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "TBLOCK-I3_J3" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "RLY-TEXTELL-A_RL1" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL2" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL3" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image ELINE_Q1 (side front)
   (outline (rect TOP -3.27660 -1.37160 3.27660 1.37160))
   (pin PS2 (rotate 0) 0 -2.03200 0.00000)
   (pin PS2 (rotate 0) 1 0.00000 0.00000)
   (pin PS2 (rotate 0) 2 2.03200 0.00000)
  )
  (image ELINE_Q2 (side front)
   (outline (rect TOP -3.27660 -1.37160 3.27660 1.37160))
   (pin PS2 (rotate 0) 0 -2.03200 0.00000)
   (pin PS2 (rotate 0) 1 0.00000 0.00000)
   (pin PS2 (rotate 0) 2 2.03200 0.00000)
  )
  (image ELINE_Q3 (side front)
   (outline (rect TOP -3.27660 -1.37160 3.27660 1.37160))
   (pin PS2 (rotate 0) 0 -2.03200 0.00000)
   (pin PS2 (rotate 0) 1 0.00000 0.00000)
   (pin PS2 (rotate 0) 2 2.03200 0.00000)
  )
  (image "TBLOCK-I3_J4" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-1 RL1-2)
  )
  (net "#00001"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-0 RL1-4)
  )
  (net "#00002"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-0 Q1-0)
  )
  (net "#00007"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-2 RL2-4)
  )
  (net "#00008"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-0 RL2-2)
  )
  (net "#00009"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-1 RL3-4)
  )
  (net "#00010"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-2 RL3-2)
  )
  (net "#00017"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins RL2-0 Q2-0)
  )
  (net "#00022"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins RL3-0 Q3-0)
  )
  (net "1"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-1 J4-0)
  )
  (net "2"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins Q2-1 J4-1)
  )
  (net "3"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins Q3-1 J4-2)
  )
  (net "GND"
   (circuit
    (use_layer TOP)
    (use_via $VIA_POWER)
   )
   (pins J3-2 RL1-1 RL2-1 RL3-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP)
    (use_via $VIA_POWER)
   )
   (pins J3-1 Q1-2 Q2-2 Q3-2)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00007"
   "#00008"
   "#00009"
   "#00010"
   "#00017"
   "#00022"
   "1"
   "2"
   "3"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
