<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r25908 -	haiku/trunk/headers/private/graphics/nvidia_gpgpu
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-June/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r25908%20-%0A%09haiku/trunk/headers/private/graphics/nvidia_gpgpu&In-Reply-To=%3C200806101756.m5AHutfg017496%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="009516.html">
   <LINK REL="Next"  HREF="009518.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r25908 -	haiku/trunk/headers/private/graphics/nvidia_gpgpu</H1>
    <B>rudolfc at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r25908%20-%0A%09haiku/trunk/headers/private/graphics/nvidia_gpgpu&In-Reply-To=%3C200806101756.m5AHutfg017496%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r25908 -	haiku/trunk/headers/private/graphics/nvidia_gpgpu">rudolfc at mail.berlios.de
       </A><BR>
    <I>Tue Jun 10 19:56:55 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="009516.html">[Haiku-commits] r25907 - in haiku/trunk/src/add-ons:	accelerants/nvidia_gpgpu accelerants/nvidia_gpgpu/engine	kernel/drivers/graphics/nvidia_gpgpu
</A></li>
        <LI>Next message: <A HREF="009518.html">[Haiku-commits] r25909 - haiku/trunk/src/kits/interface
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9517">[ date ]</a>
              <a href="thread.html#9517">[ thread ]</a>
              <a href="subject.html#9517">[ subject ]</a>
              <a href="author.html#9517">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: rudolfc
Date: 2008-06-10 19:56:54 +0200 (Tue, 10 Jun 2008)
New Revision: 25908
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=25908&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=25908&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/graphics/nvidia_gpgpu/DriverInterface.h
   haiku/trunk/headers/private/graphics/nvidia_gpgpu/nv_acc.h
Log:
removed PIO mode acceleration completely.

Modified: haiku/trunk/headers/private/graphics/nvidia_gpgpu/DriverInterface.h
===================================================================
--- haiku/trunk/headers/private/graphics/nvidia_gpgpu/DriverInterface.h	2008-06-10 17:56:12 UTC (rev 25907)
+++ haiku/trunk/headers/private/graphics/nvidia_gpgpu/DriverInterface.h	2008-06-10 17:56:54 UTC (rev 25908)
@@ -5,7 +5,7 @@
 	Other authors:
 	Mark Watson;
 	Apsed;
-	Rudolf Cornelissen 10/2002-9/2007.
+	Rudolf Cornelissen 10/2002-6/2008.
 */
 
 #ifndef DRIVERINTERFACE_H
@@ -219,7 +219,6 @@
 	bool   hardcursor;
 	bool   switchhead;
 	bool   pgm_panel;
-	bool   dma_acc;
 	bool   vga_on_tv;
 	bool   force_sync;
 	bool   force_ws;

Modified: haiku/trunk/headers/private/graphics/nvidia_gpgpu/nv_acc.h
===================================================================
--- haiku/trunk/headers/private/graphics/nvidia_gpgpu/nv_acc.h	2008-06-10 17:56:12 UTC (rev 25907)
+++ haiku/trunk/headers/private/graphics/nvidia_gpgpu/nv_acc.h	2008-06-10 17:56:54 UTC (rev 25908)
@@ -1,272 +1,12 @@
 /* 
 	definitions for used nVidia acceleration engine commands.
 
-	Written by Rudolf Cornelissen 12/2004-12/2005
+	Written by Rudolf Cornelissen 12/2004-6/2008
 */
 
 #ifndef NV_ACC_H
 #define NV_ACC_H
 
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 SetRop5;				/* b0-7 is ROP5 */
-} cmd_nv_rop5_solid;
-
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 TopLeft;				/* b0-15 is left, b16-31 is top */
-	uint32 HeightWidth;			/* b0-15 is width, b16-31 is height */
-} cmd_nv_image_black_rectangle;
-
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 SetColorFormat;		/* colorspace */
-	uint32 reserved03[0x0001];
-	uint32 SetShape;			/* b0-1: %00 = 8X_8Y; %01 = 64X_1Y; %10 = 1X_64Y */
-	uint32 reserved04[0x0001];
-	uint32 SetColor0;			/* b0-31 is color */
-	uint32 SetColor1;			/* b0-31 is color */
-	uint32 SetPattern[0x0002];	/* b0-31 is bitmap */
-} cmd_nv_image_pattern;
-
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 SourceOrg;			/* b0-15 is X, b16-31 is Y */
-	uint32 DestOrg;				/* b0-15 is X, b16-31 is Y */
-	uint32 HeightWidth;			/* b0-15 is width, b16-31 is height */
-} cmd_nv_image_blit;
-
-//fixme: using nv4_gdi_rectangle_text for DMA acc. Differs slightly from this one!
-//WARNING: nv4_gdi_rectangle_text can only do 32 unclipped rects at once!
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 SetColorFormat;		/* colorspace */
-	uint32 reserved03[0x003e];
-	uint32 Color1A;				/* b0-31 is color */
-	struct {
-		uint32 LeftTop;			/* b0-15 is top, b16-31 is left */
-		uint32 WidthHeight;		/* b0-15 is height, b16-31 is width */
-	} UnclippedRectangle[0x40];	/* command can handle upto 64 unclipped rects */
-/* fixme: XFree also defines the registers below:
- * (used for the 2D 'ScanlineCPUToScreenColorExpandFill' and 'ColorExpandScanline'
- * functions.)
- * We don't use this currently. */
-/*
-    U032 reserved04[(0x080)-3];
-    struct
-    {
-        U032 TopLeft;
-        U032 BottomRight;
-    } ClipB;
-    U032 Color1B;
-    struct
-    {
-        U032 TopLeft;
-        U032 BottomRight;
-    } ClippedRectangle[64];
-    U032 reserved05[(0x080)-5];
-    struct
-    {
-        U032 TopLeft;
-        U032 BottomRight;
-    } ClipC;
-    U032 Color1C;
-    U032 WidthHeightC;
-    U032 PointC;
-    U032 MonochromeData1C;
-    U032 reserved06[(0x080)+121];
-    struct
-    {
-        U032 TopLeft;
-        U032 BottomRight;
-    } ClipD;
-    U032 Color1D;
-    U032 WidthHeightInD;
-    U032 WidthHeightOutD;
-    U032 PointD;
-    U032 MonochromeData1D;
-    U032 reserved07[(0x080)+120];
-    struct
-    {
-        U032 TopLeft;
-        U032 BottomRight;
-    } ClipE;
-    U032 Color0E;
-    U032 Color1E;
-    U032 WidthHeightInE;
-    U032 WidthHeightOutE;
-    U032 PointE;
-    U032 MonochromeData01E;
-*/
-} cmd_nv3_gdi_rectangle_text;
-
-/* This command could (at least) potentially speed-up our fill_span command... :-) */
-//fixme: test this 2D command!
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00af];
-	uint32 Color;				/* b0-31 is color */
-	uint32 reserved03[0x003e];
-	struct {
-		uint32 Point0;			/* b0-15 is X, b16-31 is Y: starting coordinate */
-		uint32 Point1;			/* b0-15 is X, b16-31 is Y: ending coordinate */
-	} Line[0x10];				/* command can handle upto 16 lines */
-	struct {
-		uint32 Point0X;			/* b0-31 is X: starting coordinate */
-		uint32 Point0Y;			/* b0-31 is Y: starting coordinate */
-		uint32 Point1X;			/* b0-31 is X: ending coordinate */
-		uint32 Point1Y;			/* b0-31 is Y: ending coordinate */
-	} Line32[0x08];				/* cmd can handle upto 8 lines with 32-bit coordinates */
-	struct {
-		uint32 Point;			/* b0-15 is X, b16-31 is Y */
-	} Polyline[0x20];			/* cmd can handle upto 32 points polylines */
-	struct {
-		uint32 PointX;			/* b0-31 is X */
-		uint32 PointY;			/* b0-31 is Y */
-	} Polyline32[0x10];			/* cmd can handle upto 16 point polylines with 32-bit coord's */
-	struct {
-		uint32 Color;			/* b0-31 is color */
-		uint32 Point;			/* b0-15 is X, b16-31 is Y */
-	} ColorPolyline[0x10];		/* cmd can handle upto 16 point polylines with individually
-								 * colored sections */
-} cmd_nv1_render_solid_lin;
-
-/* Someone defined this in XFree once (as 'RivaRectangle') but never used it:
- * a handle should also be defined in the engine's init code, which was never done AFAIK.
- * The command could be very interesting for us, as it could potentially speed-up our
- * rectangle_fills :-) */
-//fixme: test this 2D command!
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00af];
-	uint32 Color;				/* b0-31 is color */
-	uint32 reserved03[0x003e];
-	struct {
-		uint32 TopLeft;			/* b0-15 is left, b16-31 is top */
-		uint32 HeightWidth;		/* b0-15 is width, b16-31 is height */
-	} Rectangle[0x10];			/* command can handle upto 16 rectangles */
-} cmd_nv_render_solid_rectangle;/* nv1_render_solid_rectangle is identical */
-
-//fixme: (setup in progress for DMA) complete or remove (this cmd is not used currently)
-typedef struct {
-} cmd_nv1_image_from_cpu;		/* 'pixmap': used in XFree 4.2.0, but not beyond.
-								 * (Used for the 2D 'ImageWriteScanline' and
-								 *  'ScanlineImageWriteRect' functions.)
-								 * Is this command actually usefull? */
-
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 Format;				/* buffer colorspace */
-	uint32 Pitch;				/* b0-15 is source pitch, b16-31 is dest pitch */
-	uint32 OffsetSource;		/* b0-31 is source bufferadress offset */
-	uint32 OffsetDest;			/* b0-31 is dest bufferadress offset */
-} cmd_nv4_surface;				/* nv10_context_surfaces_2d is identical as far as used */
-
-/************************
- * 3D specific commands *
- ************************/
-
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00ae];
-	uint32 Colorkey;			/* texture colorkey */
-	uint32 Offset;				/* texture offset */
-	uint32 Format;				/* texture colorspace, size, and a lot more */
-	uint32 Filter;				/* texture filtering modes (used for scaling) */
-	uint32 Blend;				/* triangle blend: shade, perspective, specular.. */
-	uint32 Control;				/* triangle control: Z-enable, culling, dither.. */	
-	uint32 FogColor;			/* fog colorvalue */
-	uint32 reserved03[0x0039];
-	struct {
-		float ScreenX;			/* X */
-		float ScreenY;			/* Y */
-		float ScreenZ;			/* depth */
-		float RWH;				/* eyeM */
-		uint32 Color;			/* b24-31 Alpha, b16-23 Red, b8-15 Green, b0-7 Blue */
-		uint32 Specular;		/* b24-31 Fog, b16-23 Red, b8-15 Green, b0-7 Blue */
-		float TU;				/* texture S */
-		float TV;				/* texture T */
-	} TLVertex[0x10];			/* command can handle upto 16 textured, lit(?) vertexes */
-	uint32 TLVDrawPrim[0x40];	/* b20-31 is I5, b16-19 is I4, b12-15 is I3,
-								 * b8-11 is I2, 4-7 is I1, b0-3 is I0:
-								 * Ix is a TLVertex[Ix].
-								 * So: define your (single) texture, define your
-								 * vertexes, and then program TLVDrawPrim with the
-								 * order to draw them.
-								 * You can draw primitives consisting of sets of upto
-								 * 6 out of 16 defined vertexes this way; and you can
-								 * draw 64 sets maximum. */
-} cmd_nv4_dx5_texture_triangle;	/* nv10_dx5_texture_triangle is identical */
-
-typedef struct {
-	uint32 reserved00[0x0004];
-	uint16 FifoFree;			/* little endian (FIFO internal register) */
-	uint16 Nop;					/* little endian (FIFO internal register) */
-	uint32 reserved01[0x000b];
-	uint32 DMAPut;				/* b2-28 is DMA Put offset (FIFO internal register) */
-	uint32 DMAGet;				/* b2-28 is DMA Get offset (FIFO internal register) */
-	uint32 reserved02[0x00b0];	/* fixme? there's more here that's not used apparantly */
-	uint32 Pitch;				/* b16-31 is Z-buffer, b0-15 is colorbuffer pitch */
-	uint32 SetOffsetColor;		/* b0-31 is colorbuffer (renderbuffer) offset */
-	uint32 SetOffsetZeta;		/* b0-31 is Z-buffer (zeta buffer) offset */
-} cmd_nv4_context_surfaces_argb_zs; /* nv10_context_surfaces_argb_zs is identical */
-
-//fixme: fill this out...
-typedef struct {
-} cmd_nv4_dx6_multi_texture_triangle;/* nv10_dx6_multi_texture_triangle is identical? */
-
-
 /************ DMA command defines ***********/
 
 /* FIFO channels */


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="009516.html">[Haiku-commits] r25907 - in haiku/trunk/src/add-ons:	accelerants/nvidia_gpgpu accelerants/nvidia_gpgpu/engine	kernel/drivers/graphics/nvidia_gpgpu
</A></li>
	<LI>Next message: <A HREF="009518.html">[Haiku-commits] r25909 - haiku/trunk/src/kits/interface
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9517">[ date ]</a>
              <a href="thread.html#9517">[ thread ]</a>
              <a href="subject.html#9517">[ subject ]</a>
              <a href="author.html#9517">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
