{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424812217421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424812217424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 15:10:17 2015 " "Processing started: Tue Feb 24 15:10:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424812217424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424812217424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424812217424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1424812217669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buffer_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file tri_buffer_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buffer_16 " "Found entity 1: tri_buffer_16" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227824 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 SLC3.sv(3) " "Verilog HDL Declaration information at SLC3.sv(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424812227827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 SLC3.sv(4) " "Verilog HDL Declaration information at SLC3.sv(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424812227827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 SLC3.sv(5) " "Verilog HDL Declaration information at SLC3.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424812227827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 SLC3.sv(6) " "Verilog HDL Declaration information at SLC3.sv(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424812227828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC3 " "Found entity 1: SLC3" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1424812227837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227838 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(26) " "Verilog HDL warning at HexDriver.sv(26): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1424812227839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16 " "Found entity 1: carry_select_adder_16" {  } { { "carry_select_adder_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/carry_select_adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424812227841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424812227841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLC3 " "Elaborating entity \"SLC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424812227872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "SLC3.sv" "CPU" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU processor:CPU\|ISDU:control " "Elaborating entity \"ISDU\" for hierarchy \"processor:CPU\|ISDU:control\"" {  } { { "processor.sv" "control" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 processor:CPU\|reg_16:IR " "Elaborating entity \"reg_16\" for hierarchy \"processor:CPU\|reg_16:IR\"" {  } { { "processor.sv" "IR" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|mux_4x1:PC_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|mux_4x1:PC_mux\"" {  } { { "processor.sv" "PC_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buffer_16 processor:CPU\|tri_buffer_16:pc_gate " "Elaborating entity \"tri_buffer_16\" for hierarchy \"processor:CPU\|tri_buffer_16:pc_gate\"" {  } { { "processor.sv" "pc_gate" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_16 processor:CPU\|carry_select_adder_16:PC_adder " "Elaborating entity \"carry_select_adder_16\" for hierarchy \"processor:CPU\|carry_select_adder_16:PC_adder\"" {  } { { "processor.sv" "PC_adder" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:MEMTEST " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:MEMTEST\"" {  } { { "SLC3.sv" "MEMTEST" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:out0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:out0\"" {  } { { "SLC3.sv" "out0" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424812227908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[16\] GND " "Pin \"A\[16\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[17\] GND " "Pin \"A\[17\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[18\] GND " "Pin \"A\[18\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[19\] GND " "Pin \"A\[19\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE_out VCC " "Pin \"WE_out\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|WE_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE_out GND " "Pin \"CE_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|CE_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB_out GND " "Pin \"UB_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|UB_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_out GND " "Pin \"LB_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424812228767 "|SLC3|LB_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424812228767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1424812228881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424812229418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1424812229467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424812229761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229761 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424812229863 "|SLC3|S[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1424812229863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424812229865 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424812229865 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1424812229865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424812229865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424812229865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424812229920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 15:10:29 2015 " "Processing ended: Tue Feb 24 15:10:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424812229920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424812229920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424812229920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424812229920 ""}
