Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Feb 20 16:40:33 2015
| Host         : derek-pc2 running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   334 |
| Minimum Number of register sites lost to control set restrictions |  1088 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2520 |          813 |
| No           | No                    | Yes                    |             351 |           99 |
| No           | Yes                   | No                     |            1237 |          491 |
| Yes          | No                    | No                     |            1874 |          576 |
| Yes          | No                    | Yes                    |             124 |           38 |
| Yes          | Yes                   | No                     |            1494 |          529 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                      Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/n_0_gen_read.ar_start_i_1                                                                                                                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg                                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_tempmon_state[10]_i_1                                                                                                                                                                                                        | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_0_gen_read.ar_start_i_1                                                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/bus2ip_wrce[1]                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_0_gen_read.ar_start_i_1                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_potential_exception                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/wr_rst_asreg_d1                                                                                                                                  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                               |                                                                                                                                                                                                                            |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                           |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2                                                                                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                    | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/rd_rst_asreg_d1                                                                                                                                  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/load_stage2                                                                                                                                         |                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel0                                                                                               |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/r_push                                                                                                                                                                 |                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  |                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                   |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                                                               |                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         |                                                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                      |                1 |              3 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                   |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                   |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_Use_Uart.reset_RX_FIFO_i_1                                                                                                                                                                         |                2 |              3 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                   |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_2                                                                                                                                                                                                | design_1_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_1                                                                                                                                                                 |                1 |              3 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_3_out                                                                            |                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                                                                                                                                                                  |                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_calib_data_offset_0[5]_i_1                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/MDM_Core_I1/RX_Data_Present                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Data_Present                                                                                                                                                                                          | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                            | design_1_i/mig_7series_0/n_0_detect_rd_cnt[3]_i_1                                                                                                                                                                          |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg       |                3 |              4 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                                                                       |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/rst_mig_7series_0_81M/lpf_int                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/WB_Halted                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_EX_ALU_Op[0]_i_1                                                                                                                                                                                                           |                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/wr_data_en                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                     |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/wr_accepted                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_cnt_read[3]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                                    |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                             | design_1_i/mig_7series_0/n_0_num_refresh[3]_i_1                                                                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_cal2_state_r[3]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt0                                                                                                             | design_1_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                                                            |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_TDI_Shifter[3]_i_1                                                                                                                                                                                                                | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                 | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                                                                                               |                3 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt0                                                                                                            | design_1_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_sync_cntr[3]_i_2                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                                                                                                        | design_1_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/bus_struct_reset[0]                                                                                                                                                                          |                3 |              4 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_entry_cnt[4]_i_1                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_90_out                                                                                                                                              |                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out     | design_1_i/mig_7series_0/n_0_my_full[5]_i_1__0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | design_1_i/mig_7series_0/n_0_RD_PRI_REG.rd_wait_limit[4]_i_1                                                                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                3 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]  |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/sel                                                                                                                                                                                                                              | design_1_i/mig_7series_0/n_0_maint_prescaler.maint_prescaler_r[4]_i_1                                                                                                                                                      |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                                                                     |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out     | design_1_i/mig_7series_0/n_0_my_full[5]_i_1__2                                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_gen_single_slot_odt.tmp_mr2_r[0][1]_i_1                                                                                                                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                       |                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_entry_cnt[4]_i_1__0                                                                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_12_out                                                                                                                                              |                                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                 | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                       |                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_maint_controller.maint_wip_r_lcl_i_1                                                                                                                                                          |                4 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_129_out                                                                                                                                             |                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                                   |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_read_fifo.head_r[4]_i_1                                                                                                                                                                                                      | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_tap_cnt_dq_pb_r[4]_i_1                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_51_out                                                                                                                                              |                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                    | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | design_1_i/mig_7series_0/n_0_RD_PRI_REG.wr_wait_limit[4]_i_1                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/mig_7series_0/n_0_FSM_onehot_xadc_supplied_temperature.tempmon_state[4]_i_1                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/lpf_int                                                                                                                                                                                      |                4 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                            |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/rd_accepted                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                                                                                                                   |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_first_fail_taps[5]_i_1                                                                                                                                                                                                       | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | design_1_i/rst_mig_7series_0_81M/clear                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_cnt_read[5]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |                4 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_inc_cnt[5]_i_1                                                                                                                                                                                                               | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                               |                4 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_2                                                                                                                                                                                                | design_1_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_1                                                                                                                                                                 |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_stable_pass_cnt[5]_i_1                                                                                                                                                                                                       | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                      | design_1_i/mig_7series_0/n_0_po_delay_cnt_r[5]_i_1                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                         | design_1_i/mig_7series_0/n_0_delay_cnt_r[5]_i_1                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in24_out                                                                              | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                               |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_dec_cnt[5]_i_1                                                                                                                                                                                                               | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                               |                3 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_count[0]__0_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                      | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                            |                3 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out     | design_1_i/mig_7series_0/n_0_my_full[5]_i_1                                                                                                                                                                                |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_cnt_read[5]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/clear                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_init_state_r[5]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                               |                5 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                            |                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/rst_d2                                                                                                            |                5 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out     | design_1_i/mig_7series_0/n_0_my_full[5]_i_1__1                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0                                                                                                                         | design_1_i/mig_7series_0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |                4 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                           |                                                                                                                                                                                                                            |                5 |              6 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_my_empty[4]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                1 |              7 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_cnt_cmd_r[6]_i_1                                                                                                                                                                              |                3 |              7 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                                                                                                                                                                   |                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_0_gen_write.s_axi_awready_i_i_1                                                                                                                             |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_0_gen_write.s_axi_awready_i_i_1                                                                                                                             |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                              | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_int_addr[3]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_cas_n_ns[0]                                                                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_int_addr[3]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_14_out                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_my_empty[4]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_14_out                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                    |                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2                                                                                                                                                                                                      |                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_14_out                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/n_0_gen_write.s_axi_awready_i_i_1                                                                                                                             |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst            |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_14_out                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_14_out                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]  |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/n_0_gen_read.rdata_low[31]_i_1                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/n_0_gen_write.s_axi_awready_i_i_1                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_0_gen_read.rdata_low[31]_i_1                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_0_gen_write.s_axi_awready_i_i_1                                                                                                                             |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_tdi_shifter[0]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Shift_31                                                                                                                                                                                                                          |                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                               |                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_Use_UART.tdo_reg[0]_i_1                                                                                                                                                                                                           |                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En                                                                                                                                                  |                                                                                                                                                                                                                            |                7 |              8 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |                4 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                 |                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                  |                7 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/n_0_command[0]_i_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/p_0_in                                                                                                                                                        |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst            |                4 |              9 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                4 |              9 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                                    |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                     | design_1_i/mig_7series_0/n_0_RD_PRI_REG.rd_starve_cnt[8]_i_1                                                                                                                                                               |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                     |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_tempmon_state[10]_i_1                                                                                                                                                                                                        | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                               |                7 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/mig_7series_0/sample_timer_en                                                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                           |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                |                5 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                              |                3 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/mig_7series_0/n_0_xadc_supplied_temperature.temperature[11]_i_1                                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                  |                2 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                2 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                              |                3 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                3 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                    | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                               |                5 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_3_out                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] |                2 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_3_out                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/RST                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                                                             | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]  |                2 |             12 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_3_out                                                                             | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]  |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                  |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sys_rst_act_hi                                                                                                                               |                5 |             15 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                7 |             15 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_pointer_ram.rams[0].RAM32M0_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |                4 |             16 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                              |                5 |             16 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_wdf_rdy                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Write_Imm_Reg                                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                7 |             16 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                7 |             17 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                 |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/n_0_irq_gen_i_1                                                                                                                                                                        |                6 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]  |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]  |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] |                5 |             20 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/RD_RST                                                                                                            |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]  |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]  |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |               14 |             23 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                               |               14 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/M_AXI_AREADY_I                                                                                                          |                                                                                                                                                                                                                            |                9 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                            |               11 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_94_out                                                                                                                                              |                                                                                                                                                                                                                            |               12 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_55_out                                                                                                                                              |                                                                                                                                                                                                                            |               11 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/M_AXI_AREADY_I                                                                                                        |                                                                                                                                                                                                                            |                9 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_16_out                                                                                                                                              |                                                                                                                                                                                                                            |               10 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                      |                                                                                                                                                                                                                            |                7 |             25 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_133_out                                                                                                                                             |                                                                                                                                                                                                                            |               12 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                               |               14 |             26 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                                        |               10 |             27 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2                                                                                            |               22 |             28 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                               |               11 |             29 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_storage_data1[62]_i_1__0                                                                                                                                                                                                     |                                                                                                                                                                                                                            |                7 |             30 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_storage_data1[62]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                            |               13 |             30 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_Config_Reg[30]_i_1                                                                                                                                                                                 |                4 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/IF_PC_Write                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_0_gen_read.rdata_low[31]_i_1                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_0_gen_write.s_axi_awready_i_i_1                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                                       |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in                                                                                                                                                                                                       |                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_mem_pc_i[0]_i_1                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |               12 |             32 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                        |                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/s_axi_rvalid                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                      |               15 |             32 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               11 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                         |                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/R                                                                                                                                   |               17 |             32 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               11 |             32 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                               |               17 |             33 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2                                                                                            |               15 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                              |                                                                                                                                                                                                                            |                9 |             34 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                   |                                                                                                                                                                                                                            |                8 |             35 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[34]_i_1__0                                                                                                                   |                                                                                                                                                                                                                            |                8 |             35 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[34]_i_1                                                                                                                      |                                                                                                                                                                                                                            |               10 |             35 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  |                                                                                                                                                                                                                            |                7 |             35 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                               |               10 |             36 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                               |                9 |             36 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                               |                9 |             36 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                               |               17 |             46 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                               |               15 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                                                            |                                                                                                                                                                                                                            |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                                                             |                                                                                                                                                                                                                            |                6 |             48 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                              |               30 |             49 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                            |               16 |             61 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/n_0_ram_reg_0_15_0_0_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                            |                8 |             64 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                             |                                                                                                                                                                                                                            |               16 |             64 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                             |                                                                                                                                                                                                                            |               13 |             64 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                  |                                                                                                                                                                                                                            |               15 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/n_0_m_payload_i[66]_i_1                                                                                                                                                                                           |                                                                                                                                                                                                                            |               12 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                            |               25 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                   |                                                                                                                                                                                                                            |               19 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[65]_i_1                                                                                                                      |                                                                                                                                                                                                                            |               16 |             66 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                            |               24 |             66 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[71]_i_1                                                                                                                      |                                                                                                                                                                                                                            |               15 |             72 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  |                                                                                                                                                                                                                            |               13 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_PC_Buffer_reg[3][0]_srl4_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                            |               10 |             75 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                            |               11 |             88 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_3_out                                                                             |                                                                                                                                                                                                                            |               11 |             88 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0                                                                                            |               29 |             90 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep                                                                                               |               32 |             91 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                           |               28 |             91 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               39 |             93 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_3_out                                                                            |                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3                                                                                            |               32 |            100 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                            |               37 |            107 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                            |               49 |            112 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_Reg_Write                                                                                                                                                                                                                |                                                                                                                                                                                                                            |               16 |            128 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rd_data_valid                                                                                                                                                               |                                                                                                                                                                                                                            |               34 |            129 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                           |                                                                                                                                                                                                                            |               52 |            130 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                           |                                                                                                                                                                                                                            |               43 |            130 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               67 |            139 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/n_0_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1                                                                                                                                                                          |                                                                                                                                                                                                                            |               22 |            176 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                 |                                                                                                                                                                                                                            |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               79 |            203 |
|  design_1_i/mig_7series_0/ui_clk     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_wdf_rdy                                                                                                                                                                     |                                                                                                                                                                                                                            |               84 |            272 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                            |              117 |            321 |
|  design_1_i/mig_7series_0/ui_clk     |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                            |              671 |           2140 |
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


