[0m[[0m[0mdebug[0m] [0m[0mPackaging /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/mycpu-single-cycle_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	board[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/VerilogGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/VerilogGenerator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/VerilogGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	fibonacci.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/fibonacci.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BlockRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/BlockRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BlockRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/BlockRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/InstructionROM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/InstructionROM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Memory$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/Memory$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/RAMBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/RAMBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/ROMLoader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/ROMLoader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/ROMLoader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/ROMLoader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	quicksort.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/quicksort.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ImmediateKind$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ImmediateKind$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ImmediateKind.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ImmediateKind.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/CPUBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/CPUBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sb.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/sb.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
