INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/decode_uc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode_uc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/microcode_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microcode_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'execute'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fetch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_access'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'write_back'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/sciv_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sciv_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sim_1/new/tb_sciv_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sciv_core'
