;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-123
	MOV -1, <-29
	MOV -11, <-20
	DJN -1, @-20
	ADD 211, 60
	ADD 211, 60
	SUB @121, 106
	MOV -1, <-29
	SUB -17, <-130
	SUB -17, <-130
	SUB <-127, @100
	SUB <-127, @100
	SUB -17, <-130
	JMN 12, <10
	SUB @0, @2
	SUB @410, @1
	SUB @0, @2
	SUB @121, @105
	SPL <121, 106
	MOV -1, <-29
	ADD 1, @13
	ADD 30, 9
	SLT #12, @10
	SLT 30, 9
	SUB #12, @290
	ADD 30, 9
	JMN <121, 106
	SPL 0, <402
	DJN @271, 0
	SUB @0, @2
	CMP 12, @10
	SPL <121, 106
	JMN 0, <402
	JMZ -1, @-29
	DJN 0, -40
	MOV -1, <-29
	ADD 30, 9
	SUB @-197, -400
	MOV -1, <-29
	SLT 30, 9
	ADD 30, 9
	CMP 210, 4
	SLT 30, 9
	SPL <121, 106
	MOV -1, <-29
	SUB -17, <-130
	MOV -11, <-20
	SUB -17, <-130
	SUB @412, @101
	SPL 0, <402
	MOV -11, <-20
	CMP -207, <-123
