/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 384 184)
	(text "mcu_subsystem_xcvr_fpll_a10_0" (rect 94 -1 233 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 168 20 180)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "pll_refclk0" (rect 0 0 40 12)(font "Arial" (font_size 8)))
		(text "pll_refclk0" (rect 4 61 70 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 96 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "pll_powerdown" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "pll_powerdown" (rect 4 101 82 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 96 112)(line_width 1))
	)
	(port
		(pt 384 72)
		(output)
		(text "pll_locked" (rect 0 0 37 12)(font "Arial" (font_size 8)))
		(text "pll_locked" (rect 334 61 394 72)(font "Arial" (font_size 8)))
		(line (pt 384 72)(pt 240 72)(line_width 1))
	)
	(port
		(pt 384 112)
		(output)
		(text "hssi_pll_cascade_clk" (rect 0 0 83 12)(font "Arial" (font_size 8)))
		(text "hssi_pll_cascade_clk" (rect 276 101 396 112)(font "Arial" (font_size 8)))
		(line (pt 384 112)(pt 240 112)(line_width 1))
	)
	(port
		(pt 384 152)
		(output)
		(text "pll_cal_busy" (rect 0 0 49 12)(font "Arial" (font_size 8)))
		(text "pll_cal_busy" (rect 320 141 392 152)(font "Arial" (font_size 8)))
		(line (pt 384 152)(pt 240 152)(line_width 1))
	)
	(drawing
		(text "pll_refclk0" (rect 36 43 138 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 101 67 220 144)(font "Arial" (color 0 0 0)))
		(text "pll_powerdown" (rect 9 83 96 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "pll_powerdown" (rect 101 107 280 224)(font "Arial" (color 0 0 0)))
		(text "pll_locked" (rect 241 43 542 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "pll_locked" (rect 195 67 450 144)(font "Arial" (color 0 0 0)))
		(text "hssi_pll_cascade_clk" (rect 241 83 602 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 225 107 468 224)(font "Arial" (color 0 0 0)))
		(text "pll_cal_busy" (rect 241 123 554 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "pll_cal_busy" (rect 183 147 438 304)(font "Arial" (color 0 0 0)))
		(text " mcu_subsystem_xcvr_fpll_a10_0 " (rect 234 168 654 346)(font "Arial" ))
		(line (pt 96 32)(pt 240 32)(line_width 1))
		(line (pt 240 32)(pt 240 168)(line_width 1))
		(line (pt 96 168)(pt 240 168)(line_width 1))
		(line (pt 96 32)(pt 96 168)(line_width 1))
		(line (pt 97 52)(pt 97 76)(line_width 1))
		(line (pt 98 52)(pt 98 76)(line_width 1))
		(line (pt 97 92)(pt 97 116)(line_width 1))
		(line (pt 98 92)(pt 98 116)(line_width 1))
		(line (pt 239 52)(pt 239 76)(line_width 1))
		(line (pt 238 52)(pt 238 76)(line_width 1))
		(line (pt 239 92)(pt 239 116)(line_width 1))
		(line (pt 238 92)(pt 238 116)(line_width 1))
		(line (pt 239 132)(pt 239 156)(line_width 1))
		(line (pt 238 132)(pt 238 156)(line_width 1))
		(line (pt 0 0)(pt 384 0)(line_width 1))
		(line (pt 384 0)(pt 384 184)(line_width 1))
		(line (pt 0 184)(pt 384 184)(line_width 1))
		(line (pt 0 0)(pt 0 184)(line_width 1))
	)
)
