

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2'
================================================================
* Date:           Sat Oct 29 23:33:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_weight_VITIS_LOOP_54_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %weight_val" [test2/systolic.cpp:21]   --->   Operation 7 'read' 'weight_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bound_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %bound" [test2/systolic.cpp:21]   --->   Operation 8 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc86"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i34 %indvar_flatten6" [test2/systolic.cpp:51]   --->   Operation 11 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.00ns)   --->   "%icmp_ln51 = icmp_eq  i34 %indvar_flatten6_load, i34 %bound_read" [test2/systolic.cpp:51]   --->   Operation 13 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.94ns)   --->   "%add_ln51 = add i34 %indvar_flatten6_load, i34 1" [test2/systolic.cpp:51]   --->   Operation 14 'add' 'add_ln51' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc89, void %for.inc92.loopexit.exitStub" [test2/systolic.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln54 = store i34 %add_ln51, i34 %indvar_flatten6" [test2/systolic.cpp:54]   --->   Operation 16 'store' 'store_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.29>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @input_weight_VITIS_LOOP_54_2_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [test2/systolic.cpp:54]   --->   Operation 19 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %weight_input, i32 %weight_val_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc86" [test2/systolic.cpp:54]   --->   Operation 21 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten6      (alloca       ) [ 0110]
specinterface_ln0    (specinterface) [ 0000]
weight_val_read      (read         ) [ 0111]
bound_read           (read         ) [ 0110]
store_ln0            (store        ) [ 0000]
br_ln0               (br           ) [ 0000]
indvar_flatten6_load (load         ) [ 0000]
specpipeline_ln0     (specpipeline ) [ 0000]
icmp_ln51            (icmp         ) [ 0110]
add_ln51             (add          ) [ 0000]
br_ln51              (br           ) [ 0000]
store_ln54           (store        ) [ 0000]
specloopname_ln0     (specloopname ) [ 0000]
specpipeline_ln0     (specpipeline ) [ 0000]
specloopname_ln54    (specloopname ) [ 0000]
write_ln174          (write        ) [ 0000]
br_ln54              (br           ) [ 0000]
ret_ln0              (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_input">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_input"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i34"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_weight_VITIS_LOOP_54_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="indvar_flatten6_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="weight_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="bound_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="34" slack="0"/>
<pin id="50" dir="0" index="1" bw="34" slack="0"/>
<pin id="51" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln174_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="2"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln0_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="34" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten6_load_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="34" slack="1"/>
<pin id="68" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln51_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="34" slack="0"/>
<pin id="71" dir="0" index="1" bw="34" slack="1"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln51_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="34" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln54_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="34" slack="0"/>
<pin id="82" dir="0" index="1" bw="34" slack="1"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten6_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="34" slack="0"/>
<pin id="87" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="92" class="1005" name="weight_val_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2"/>
<pin id="94" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_val_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="bound_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="34" slack="1"/>
<pin id="99" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="66" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="38" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="95"><net_src comp="42" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="100"><net_src comp="48" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_input | {3 }
 - Input state : 
	Port: rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2 : bound | {1 }
	Port: rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2 : weight_val | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		store_ln54 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln51_fu_74       |    0    |    34   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln51_fu_69      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | weight_val_read_read_fu_42 |    0    |    0    |
|          |    bound_read_read_fu_48   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln174_write_fu_54  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    46   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   bound_read_reg_97  |   34   |
|indvar_flatten6_reg_85|   34   |
|weight_val_read_reg_92|   32   |
+----------------------+--------+
|         Total        |   100  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   46   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   100  |    -   |
+-----------+--------+--------+
|   Total   |   100  |   46   |
+-----------+--------+--------+
