# Loading project system test
# Compile of system_testbench.v was successful.
vsim work.system_testbench
# vsim work.system_testbench 
# Start time: 17:25:30 on Dec 05,2015
# Loading work.system_testbench
# Loading work.top_level
# Loading work.cda_top_level
# Loading work.shift_register
# Loading work.encoder
# Loading work.LUT_toplevel
# Loading work.LUT
# Loading work.ccd
# Loading work.up_down_counter
# ** Warning: Design size of 2431509 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/system_testbench/y2 \
sim:/system_testbench/y1 \
sim:/system_testbench/x2 \
sim:/system_testbench/x1 \
sim:/system_testbench/rst \
sim:/system_testbench/en \
sim:/system_testbench/clk \
sim:/system_testbench/angle
run
add wave -position insertpoint  \
sim:/system_testbench/derivative/LUT/thetaout_y2 \
sim:/system_testbench/derivative/LUT/thetaout_y1 \
sim:/system_testbench/derivative/LUT/thetaout_x2 \
sim:/system_testbench/derivative/LUT/thetaout_x1 \
sim:/system_testbench/derivative/LUT/theta_y2 \
sim:/system_testbench/derivative/LUT/theta_y1 \
sim:/system_testbench/derivative/LUT/theta_x2 \
sim:/system_testbench/derivative/LUT/theta_x1 \
sim:/system_testbench/derivative/LUT/theta \
sim:/system_testbench/derivative/LUT/inrange_y2 \
sim:/system_testbench/derivative/LUT/inrange_y1 \
sim:/system_testbench/derivative/LUT/inrange_x2 \
sim:/system_testbench/derivative/LUT/inrange_x1 \
sim:/system_testbench/derivative/LUT/code_y2 \
sim:/system_testbench/derivative/LUT/code_y1 \
sim:/system_testbench/derivative/LUT/code_x2 \
sim:/system_testbench/derivative/LUT/code_x1
restart
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431509 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint  \
sim:/system_testbench/derivative/LUT/temp_y22 \
sim:/system_testbench/derivative/LUT/temp_y2 \
sim:/system_testbench/derivative/LUT/temp_y12 \
sim:/system_testbench/derivative/LUT/temp_y1 \
sim:/system_testbench/derivative/LUT/temp_x22 \
sim:/system_testbench/derivative/LUT/temp_x2 \
sim:/system_testbench/derivative/LUT/temp_x12 \
sim:/system_testbench/derivative/LUT/temp_x1
restart
run
# Compile of LUT_toplevel.v was successful with warnings.
restart
# Loading work.LUT_toplevel
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
# Compile of LUT_toplevel.v was successful.
restart
# Loading work.system_testbench
# Loading work.LUT_toplevel
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of LUT_toplevel.v was successful.
restart
# Loading work.LUT_toplevel
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of system_testbench.v was successful.
restart
# Loading work.system_testbench
# ** Warning: Design size of 2431516 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run
# End time: 19:59:12 on Dec 05,2015, Elapsed time: 2:33:42
# Errors: 0, Warnings: 11
