<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/src/blink002.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/src/blink002.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.3.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 14 17:39:16 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>188</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>209</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.834</td>
<td></td>
<td></td>
<td>clock </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>24.000(MHz)</td>
<td>127.109(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>33.800</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[4]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.624</td>
</tr>
<tr>
<td>2</td>
<td>33.800</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[5]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.624</td>
</tr>
<tr>
<td>3</td>
<td>34.118</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[6]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.306</td>
</tr>
<tr>
<td>4</td>
<td>34.118</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[7]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.306</td>
</tr>
<tr>
<td>5</td>
<td>34.120</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[0]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.304</td>
</tr>
<tr>
<td>6</td>
<td>34.120</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.304</td>
</tr>
<tr>
<td>7</td>
<td>34.169</td>
<td>clockCounter_Z[12]/Q</td>
<td>digitalOutputPins_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.255</td>
</tr>
<tr>
<td>8</td>
<td>34.169</td>
<td>clockCounter_Z[12]/Q</td>
<td>digitalOutputPins_Z[3]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.255</td>
</tr>
<tr>
<td>9</td>
<td>34.280</td>
<td>clockCounter_Z[12]/Q</td>
<td>digitalOutputPins_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.787</td>
</tr>
<tr>
<td>10</td>
<td>34.533</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.891</td>
</tr>
<tr>
<td>11</td>
<td>34.533</td>
<td>clockCounter_Z[12]/Q</td>
<td>segmentOutputPins_Z[3]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.891</td>
</tr>
<tr>
<td>12</td>
<td>34.536</td>
<td>clockCounter_Z[12]/Q</td>
<td>digitalOutputPins_Z[0]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.887</td>
</tr>
<tr>
<td>13</td>
<td>34.536</td>
<td>clockCounter_Z[12]/Q</td>
<td>digitalOutputPins_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.887</td>
</tr>
<tr>
<td>14</td>
<td>34.798</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.269</td>
</tr>
<tr>
<td>15</td>
<td>34.866</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.201</td>
</tr>
<tr>
<td>16</td>
<td>34.895</td>
<td>chatteringCounter_Z[11]/Q</td>
<td>serialBuffer_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.528</td>
</tr>
<tr>
<td>17</td>
<td>35.098</td>
<td>clockCounter_Z[12]/Q</td>
<td>digitalOutputPins_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.969</td>
</tr>
<tr>
<td>18</td>
<td>35.312</td>
<td>chatteringCounter_Z[11]/Q</td>
<td>serialFiltered_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.111</td>
</tr>
<tr>
<td>19</td>
<td>35.439</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.628</td>
</tr>
<tr>
<td>20</td>
<td>35.542</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.525</td>
</tr>
<tr>
<td>21</td>
<td>35.616</td>
<td>clockCounter_Z[9]/Q</td>
<td>digitalOutputPins_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.451</td>
</tr>
<tr>
<td>22</td>
<td>35.697</td>
<td>clockCounter_Z[11]/Q</td>
<td>digitalOutputPins_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.370</td>
</tr>
<tr>
<td>23</td>
<td>35.738</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.329</td>
</tr>
<tr>
<td>24</td>
<td>35.822</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.245</td>
</tr>
<tr>
<td>25</td>
<td>35.856</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.211</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.566</td>
<td>serialBuffer_Z[1]/Q</td>
<td>serialFiltered_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.566</td>
</tr>
<tr>
<td>2</td>
<td>0.853</td>
<td>clockCounter_Z[5]/Q</td>
<td>clockCounter_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>3</td>
<td>0.853</td>
<td>clockCounter_Z[1]/Q</td>
<td>clockCounter_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>4</td>
<td>0.853</td>
<td>chatteringCounter_Z[13]/Q</td>
<td>chatteringCounter_Z[13]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>5</td>
<td>0.853</td>
<td>chatteringCounter_Z[11]/Q</td>
<td>chatteringCounter_Z[11]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>6</td>
<td>0.853</td>
<td>chatteringCounter_Z[1]/Q</td>
<td>chatteringCounter_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>7</td>
<td>0.853</td>
<td>chatteringCounter_Z[5]/Q</td>
<td>chatteringCounter_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>8</td>
<td>0.853</td>
<td>chatteringCounter_Z[7]/Q</td>
<td>chatteringCounter_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>9</td>
<td>0.854</td>
<td>clockCounter_Z[13]/Q</td>
<td>clockCounter_Z[13]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>10</td>
<td>0.855</td>
<td>clockCounter_Z[7]/Q</td>
<td>clockCounter_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>11</td>
<td>0.857</td>
<td>clockCounter_Z[11]/Q</td>
<td>clockCounter_Z[11]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.857</td>
</tr>
<tr>
<td>12</td>
<td>1.082</td>
<td>chatteringCounter_Z[14]/Q</td>
<td>chatteringCounter_Z[14]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.082</td>
</tr>
<tr>
<td>13</td>
<td>1.085</td>
<td>clockCounter_Z[3]/Q</td>
<td>clockCounter_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>14</td>
<td>1.085</td>
<td>chatteringCounter_Z[3]/Q</td>
<td>chatteringCounter_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>15</td>
<td>1.088</td>
<td>chatteringCounter_Z[0]/Q</td>
<td>chatteringCounter_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>16</td>
<td>1.088</td>
<td>chatteringCounter_Z[8]/Q</td>
<td>chatteringCounter_Z[8]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>17</td>
<td>1.088</td>
<td>chatteringCounter_Z[9]/Q</td>
<td>chatteringCounter_Z[9]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>18</td>
<td>1.088</td>
<td>clockCounter_Z[4]/Q</td>
<td>clockCounter_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>19</td>
<td>1.088</td>
<td>clockCounter_Z[0]/Q</td>
<td>clockCounter_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>20</td>
<td>1.088</td>
<td>chatteringCounter_Z[4]/Q</td>
<td>chatteringCounter_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>21</td>
<td>1.088</td>
<td>chatteringCounter_Z[15]/Q</td>
<td>chatteringCounter_Z[15]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>22</td>
<td>1.088</td>
<td>chatteringCounter_Z[2]/Q</td>
<td>chatteringCounter_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>23</td>
<td>1.088</td>
<td>chatteringCounter_Z[12]/Q</td>
<td>chatteringCounter_Z[12]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>24</td>
<td>1.089</td>
<td>clockCounter_Z[12]/Q</td>
<td>clockCounter_Z[12]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.089</td>
</tr>
<tr>
<td>25</td>
<td>1.089</td>
<td>clockCounter_Z[9]/Q</td>
<td>clockCounter_Z[9]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.089</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>serialBuffer_Z[1]</td>
</tr>
<tr>
<td>2</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td>3</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td>4</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[10]</td>
</tr>
<tr>
<td>5</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td>7</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td>8</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td>9</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td>10</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.517</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentOutputPins_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[4]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentOutputPins_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 46.236%; route: 3.641, 47.752%; tC2Q: 0.458, 6.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.517</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 46.236%; route: 3.641, 47.752%; tC2Q: 0.458, 6.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.199</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 48.248%; route: 3.323, 45.479%; tC2Q: 0.458, 6.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.199</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 48.248%; route: 3.323, 45.479%; tC2Q: 0.458, 6.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.197</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 48.260%; route: 3.321, 45.465%; tC2Q: 0.458, 6.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.197</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 48.260%; route: 3.321, 45.465%; tC2Q: 0.458, 6.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.148</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 48.589%; route: 3.271, 45.094%; tC2Q: 0.458, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.148</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 48.589%; route: 3.271, 45.094%; tC2Q: 0.458, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>digitalOutputPins12_i_i_a2_1/I0</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">digitalOutputPins12_i_i_a2_1/F</td>
</tr>
<tr>
<td>7.509</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>N_86_i_cZ/I0</td>
</tr>
<tr>
<td>8.541</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">N_86_i_cZ/F</td>
</tr>
<tr>
<td>9.680</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 39.131%; route: 3.673, 54.116%; tC2Q: 0.458, 6.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>9.783</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 51.157%; route: 2.907, 42.192%; tC2Q: 0.458, 6.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>9.783</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[3]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 51.157%; route: 2.907, 42.192%; tC2Q: 0.458, 6.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>9.780</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 51.182%; route: 2.904, 42.163%; tC2Q: 0.458, 6.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>un1_digitalOutputPins_i_a2_0_0/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_0_0/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>un1_digitalOutputPins_i_0_1_cZ/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_1_cZ/F</td>
</tr>
<tr>
<td>7.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>un1_digitalOutputPins_i_0_cZ/I3</td>
</tr>
<tr>
<td>8.606</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>9.780</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitalOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 51.182%; route: 2.904, 42.163%; tC2Q: 0.458, 6.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>5.009</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>segmentOutputPins_34_iv_0_0_cZ[0]/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0_0_cZ[0]/F</td>
</tr>
<tr>
<td>6.598</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>segmentOutputPins_34_iv_0[0]/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[0]/F</td>
</tr>
<tr>
<td>9.162</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 27.514%; route: 4.086, 65.175%; tC2Q: 0.458, 7.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.828</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>segmentOutputPins_34_iv_0_0_cZ[1]/I1</td>
</tr>
<tr>
<td>5.854</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0_0_cZ[1]/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>segmentOutputPins_34_iv_0[1]/I3</td>
</tr>
<tr>
<td>7.305</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[1]/F</td>
</tr>
<tr>
<td>9.093</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 33.190%; route: 3.684, 59.418%; tC2Q: 0.458, 7.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serialBuffer_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>serialBuffer4_10_cZ/I3</td>
</tr>
<tr>
<td>5.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">serialBuffer4_10_cZ/F</td>
</tr>
<tr>
<td>6.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>serialBuffer4_cZ/I2</td>
</tr>
<tr>
<td>7.089</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">serialBuffer4_cZ/F</td>
</tr>
<tr>
<td>9.421</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">serialBuffer_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serialBuffer_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[A]</td>
<td>serialBuffer_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 32.060%; route: 3.977, 60.919%; tC2Q: 0.458, 7.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>4.647</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>digitalOutputPins11_i_i_a2_0_4_cZ/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_4_cZ/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>digitalOutputPins12_i_i_a2_1/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">digitalOutputPins12_i_i_a2_1/F</td>
</tr>
<tr>
<td>7.096</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>N_84_i_cZ/I0</td>
</tr>
<tr>
<td>7.722</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">N_84_i_cZ/F</td>
</tr>
<tr>
<td>8.862</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.230, 37.361%; route: 3.280, 54.960%; tC2Q: 0.458, 7.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>serialBuffer4_10_cZ/I3</td>
</tr>
<tr>
<td>5.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">serialBuffer4_10_cZ/F</td>
</tr>
<tr>
<td>6.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>serialBuffer4_cZ/I2</td>
</tr>
<tr>
<td>7.089</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">serialBuffer4_cZ/F</td>
</tr>
<tr>
<td>9.004</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" font-weight:bold;">serialFiltered_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>serialFiltered_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>serialFiltered_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 34.248%; route: 3.560, 58.253%; tC2Q: 0.458, 7.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.693</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>segmentOutputPins_34_iv_0_0_cZ[2]/I0</td>
</tr>
<tr>
<td>5.792</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0_0_cZ[2]/F</td>
</tr>
<tr>
<td>5.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>segmentOutputPins_34_iv_0[2]/I3</td>
</tr>
<tr>
<td>6.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[2]/F</td>
</tr>
<tr>
<td>8.520</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 39.057%; route: 2.971, 52.798%; tC2Q: 0.458, 8.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.354</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>m3/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">m3/F</td>
</tr>
<tr>
<td>6.792</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>segmentOutputPins_34_iv_0[6]/I0</td>
</tr>
<tr>
<td>7.614</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[6]/F</td>
</tr>
<tr>
<td>8.418</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 34.766%; route: 3.146, 56.939%; tC2Q: 0.458, 8.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>clockCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[9]/Q</td>
</tr>
<tr>
<td>4.162</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>digitalOutputPins13_i_i_o2/I0</td>
</tr>
<tr>
<td>5.188</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">digitalOutputPins13_i_i_o2/F</td>
</tr>
<tr>
<td>5.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>N_85_4_i_cZ/I0</td>
</tr>
<tr>
<td>6.235</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">N_85_4_i_cZ/F</td>
</tr>
<tr>
<td>8.343</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 30.309%; route: 3.340, 61.282%; tC2Q: 0.458, 8.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.354</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>m3/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">m3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>N_87_i_cZ/I0</td>
</tr>
<tr>
<td>7.123</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">N_87_i_cZ/F</td>
</tr>
<tr>
<td>8.262</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitalOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 35.776%; route: 2.990, 55.689%; tC2Q: 0.458, 8.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.354</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>m3/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">m3/F</td>
</tr>
<tr>
<td>6.792</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>segmentOutputPins_34_iv_0[7]/I0</td>
</tr>
<tr>
<td>7.418</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[7]/F</td>
</tr>
<tr>
<td>8.222</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 32.367%; route: 3.146, 59.033%; tC2Q: 0.458, 8.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>4.354</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>m3/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">m3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>segmentOutputPins_34_iv_0[5]/I0</td>
</tr>
<tr>
<td>7.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[5]/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 40.631%; route: 2.655, 50.630%; tC2Q: 0.458, 8.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>m17_e/I0</td>
</tr>
<tr>
<td>5.546</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">m17_e/F</td>
</tr>
<tr>
<td>5.551</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>N_136_i_cZ/I0</td>
</tr>
<tr>
<td>6.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">N_136_i_cZ/F</td>
</tr>
<tr>
<td>8.104</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 40.894%; route: 2.622, 50.311%; tC2Q: 0.458, 8.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>serialBuffer_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">serialBuffer_Z[1]/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" font-weight:bold;">serialFiltered_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>serialFiltered_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>serialFiltered_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 41.080%; tC2Q: 0.333, 58.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>clockCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[5]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>clockCounter_2_cry_5_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>clockCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>clockCounter_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>clockCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[1]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td>clockCounter_2_cry_1_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>clockCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>clockCounter_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[13]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_1_cry_13_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_13_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[11]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_1_cry_11_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_11_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[1]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_1_cry_1_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[5]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_1_cry_5_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[7]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_1_cry_7_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_7_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C14[1][B]</td>
<td>clockCounter_2_cry_13_0/I0</td>
</tr>
<tr>
<td>3.134</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_13_0/SUM</td>
</tr>
<tr>
<td>3.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>clockCounter_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>clockCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[7]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C13[1][B]</td>
<td>clockCounter_2_cry_7_0/I0</td>
</tr>
<tr>
<td>3.135</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_7_0/SUM</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>clockCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>clockCounter_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>2.620</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C14[0][B]</td>
<td>clockCounter_2_cry_11_0/I0</td>
</tr>
<tr>
<td>3.137</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_11_0/SUM</td>
</tr>
<tr>
<td>3.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>clockCounter_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.297%; route: 0.007, 0.826%; tC2Q: 0.333, 38.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>chatteringCounter_Z[14]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[14]/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[2][A]</td>
<td>chatteringCounter_1_cry_14_0/I0</td>
</tr>
<tr>
<td>3.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_14_0/SUM</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>chatteringCounter_Z[14]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[14]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>chatteringCounter_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.800%; route: 0.231, 21.381%; tC2Q: 0.333, 30.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>clockCounter_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[3]/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td>clockCounter_2_cry_3_0/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_3_0/SUM</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>clockCounter_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>clockCounter_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.658%; route: 0.234, 21.615%; tC2Q: 0.333, 30.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[3]/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_1_cry_3_0/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_3_0/SUM</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.658%; route: 0.234, 21.615%; tC2Q: 0.333, 30.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[0]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_1_cry_0_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_Z[8]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[8]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_1_cry_8_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_8_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_Z[8]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[8]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>chatteringCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[9]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][B]</td>
<td>chatteringCounter_1_cry_9_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_9_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>chatteringCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[9]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>chatteringCounter_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>clockCounter_2_cry_4_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_4_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>clockCounter_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>clockCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[0]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>clockCounter_2_cry_0_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>clockCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>clockCounter_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[4]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_1_cry_4_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>chatteringCounter_Z[15]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[15]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td>chatteringCounter_1_s_15_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_s_15_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>chatteringCounter_Z[15]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[15]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>chatteringCounter_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[2]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_1_cry_2_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_2_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[12]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_1_cry_12_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_12_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C14[1][A]</td>
<td>clockCounter_2_cry_12_0/I0</td>
</tr>
<tr>
<td>3.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_12_0/SUM</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>clockCounter_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.471%; route: 0.239, 21.922%; tC2Q: 0.333, 30.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>clockCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[9]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C13[2][B]</td>
<td>clockCounter_2_cry_9_0/I0</td>
</tr>
<tr>
<td>3.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_9_0/SUM</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>clockCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>clockCounter_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.471%; route: 0.239, 21.922%; tC2Q: 0.333, 30.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serialBuffer_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digitalOutputPins_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digitalOutputPins_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>segmentOutputPins_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>segmentOutputPins_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[10]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[10]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[10]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockCounter_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>clockCounter_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>clockCounter_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[11]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[12]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>47</td>
<td>clock_c</td>
<td>33.800</td>
<td>1.958</td>
</tr>
<tr>
<td>22</td>
<td>clockCounter[11]</td>
<td>34.444</td>
<td>1.658</td>
</tr>
<tr>
<td>17</td>
<td>clockCounter9_i</td>
<td>36.121</td>
<td>1.679</td>
</tr>
<tr>
<td>15</td>
<td>clockCounter[10]</td>
<td>33.848</td>
<td>1.643</td>
</tr>
<tr>
<td>15</td>
<td>clockCounter[16]</td>
<td>34.866</td>
<td>1.477</td>
</tr>
<tr>
<td>12</td>
<td>un1_digitalOutputPins_i_0</td>
<td>33.800</td>
<td>2.183</td>
</tr>
<tr>
<td>8</td>
<td>N_22_mux</td>
<td>35.128</td>
<td>1.339</td>
</tr>
<tr>
<td>8</td>
<td>clockCounter[14]</td>
<td>34.733</td>
<td>0.827</td>
</tr>
<tr>
<td>8</td>
<td>clockCounter[15]</td>
<td>34.588</td>
<td>0.831</td>
</tr>
<tr>
<td>7</td>
<td>clockCounter[7]</td>
<td>35.442</td>
<td>1.151</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C14</td>
<td>0.431</td>
</tr>
<tr>
<td>R5C13</td>
<td>0.375</td>
</tr>
<tr>
<td>R4C9</td>
<td>0.333</td>
</tr>
<tr>
<td>R4C8</td>
<td>0.264</td>
</tr>
<tr>
<td>R5C12</td>
<td>0.236</td>
</tr>
<tr>
<td>R5C5</td>
<td>0.222</td>
</tr>
<tr>
<td>R4C13</td>
<td>0.222</td>
</tr>
<tr>
<td>R5C9</td>
<td>0.222</td>
</tr>
<tr>
<td>R4C14</td>
<td>0.208</td>
</tr>
<tr>
<td>R4C10</td>
<td>0.208</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock -period 41.667 -waveform {0 20.834} [get_ports {clock}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
