(module SOT23 (layer F.Cu) (tedit 0)
  (descr "<b>SMALL OUTLINE TRANSISTOR</b><p>\nreflow soldering")
  (fp_text reference Q1 (at 1.778 0 -270) (layer F.SilkS)
    (effects (font (size 0.9652 0.9652) (thickness 0.077216)) (justify left bottom))
  )
  (fp_text value DMN65D8L (at -1.905 3.175) (layer F.Fab) hide
    (effects (font (size 1.2065 1.2065) (thickness 0.1016)) (justify left bottom))
  )
  (fp_line (start -1.973 -1.983) (end 1.973 -1.983) (layer Dwgs.User) (width 0.0508))
  (fp_line (start 1.973 1.983) (end -1.973 1.983) (layer Dwgs.User) (width 0.0508))
  (fp_line (start -1.973 1.983) (end -1.973 -1.983) (layer Dwgs.User) (width 0.0508))
  (fp_line (start 1.973 -1.983) (end 1.973 1.983) (layer Dwgs.User) (width 0.0508))
  (fp_line (start 1.422 -0.66) (end 1.422 0.66) (layer F.Fab) (width 0.1524))
  (fp_line (start 1.422 0.66) (end -1.422 0.66) (layer F.Fab) (width 0.1524))
  (fp_line (start -1.422 0.66) (end -1.422 -0.66) (layer F.Fab) (width 0.1524))
  (fp_line (start -1.422 -0.66) (end 1.422 -0.66) (layer F.Fab) (width 0.1524))
  (fp_poly (pts (xy -0.2286 -0.7112) (xy 0.2286 -0.7112) (xy 0.2286 -1.2954) (xy -0.2286 -1.2954)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 0.7112 1.2954) (xy 1.1684 1.2954) (xy 1.1684 0.7112) (xy 0.7112 0.7112)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -1.1684 1.2954) (xy -0.7112 1.2954) (xy -0.7112 0.7112) (xy -1.1684 0.7112)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -0.5001 0.3) (xy 0.5001 0.3) (xy 0.5001 -0.3) (xy -0.5001 -0.3)) (layer F.Adhes) (width 0))
  (pad 3 smd rect (at 0 -1.1) (size 1 1.4) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
  (pad 2 smd rect (at 0.95 1.1) (size 1 1.4) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
  (pad 1 smd rect (at -0.95 1.1) (size 1 1.4) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
)
