v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
T {Bit Calculations with CRS} 30 -1950 0 0 0.8 0.8 {}
T {The Dff's for the split caps use RESET while the other caps use SET. 
Thus when a reset is performed the capacitance is cut in half} 620 -1940 0 0 0.4 0.4 {}
N 60 -1860 60 -1810 {
lab=sw_n_sp1}
N 270 -1860 270 -1810 {
lab=sw_n_sp2}
N 480 -1630 480 -1550 {
lab=#net1}
N 480 -1550 480 -1190 {
lab=#net1}
N 80 -1200 460 -1200 {
lab=#net2}
N 500 -880 500 -860 {
lab=#net3}
N 470 -860 500 -860 {
lab=#net3}
N 520 -460 520 -440 {
lab=raw_bit1}
N 560 -460 560 -440 {
lab=Vcmp}
N 670 -1630 670 -1550 {
lab=#net4}
N 670 -1860 670 -1810 {
lab=sw_n2}
N 670 -1550 670 -1190 {
lab=#net4}
N 710 -460 710 -440 {
lab=raw_bit1}
N 750 -460 750 -440 {
lab=Vcmp}
N 290 -1210 650 -1210 {
lab=#net5}
N 920 -1850 920 -1800 {
lab=sw_n_sp3}
N 1130 -1620 1130 -1600 {
lab=cycle4}
N 1130 -1850 1130 -1800 {
lab=sw_n_sp4}
N 1540 -1620 1540 -1550 {
lab=#net6}
N 1540 -1850 1540 -1800 {
lab=sw_n3}
N 1540 -1550 1540 -1180 {
lab=#net6}
N 1580 -610 1580 -590 {
lab=cycle5}
N 1580 -450 1580 -430 {
lab=raw_bit4}
N 1620 -450 1620 -430 {
lab=Vcmp}
N 1730 -1620 1730 -1550 {
lab=#net7}
N 1730 -1850 1730 -1800 {
lab=sw_n4}
N 1730 -1550 1730 -1180 {
lab=#net7}
N 1770 -610 1770 -590 {
lab=cycle6}
N 1740 -590 1770 -590 {
lab=cycle6}
N 1770 -450 1770 -430 {
lab=raw_bit4}
N 1810 -450 1810 -430 {
lab=Vcmp}
N 1340 -1620 1340 -1600 {
lab=cycle4}
N 1340 -1850 1340 -1800 {
lab=sw_n_sp5}
N 1920 -1620 1920 -1550 {
lab=#net8}
N 1920 -1850 1920 -1800 {
lab=sw_n5}
N 1920 -1550 1920 -1180 {
lab=#net8}
N 1960 -610 1960 -590 {
lab=cycle7}
N 1930 -590 1960 -590 {
lab=cycle7}
N 1960 -450 1960 -430 {
lab=raw_bit4}
N 2000 -450 2000 -430 {
lab=Vcmp}
N 1150 -1200 1710 -1200 {
lab=#net9}
N 1360 -1210 1900 -1210 {
lab=#net10}
N 2130 -1850 2130 -1800 {
lab=sw_n_sp6}
N 2340 -1850 2340 -1800 {
lab=sw_n_sp7}
N 2750 -1850 2750 -1800 {
lab=sw_n6}
N 2940 -1850 2940 -1800 {
lab=sw_n7}
N 2550 -1850 2550 -1800 {
lab=sw_n_sp8}
N 3130 -1850 3130 -1800 {
lab=sw_n8}
N 3340 -1850 3340 -1800 {
lab=sw_n_sp9}
N 180 -1630 180 -1580 {
lab=#net11}
N 80 -1630 80 -1500 {
lab=Vcmp}
N 80 -1500 180 -1500 {
lab=Vcmp}
N 140 -1500 140 -1470 {
lab=Vcmp}
N 160 -1860 160 -1810 {
lab=sw_p_sp1}
N 270 -1610 370 -1610 {
lab=cycle1}
N 370 -1630 370 -1610 {
lab=cycle1}
N 390 -1630 390 -1580 {
lab=#net12}
N 290 -1630 290 -1500 {
lab=Vcmp}
N 290 -1500 390 -1500 {
lab=Vcmp}
N 350 -1500 350 -1470 {
lab=Vcmp}
N 370 -1860 370 -1810 {
lab=sw_p_sp2}
N 480 -1860 490 -1860 {
lab=sw_n1}
N 480 -1860 480 -1810 {
lab=sw_n1}
N 570 -1860 580 -1860 {
lab=sw_p1}
N 570 -1860 570 -1810 {
lab=sw_p1}
N 480 -1550 570 -1550 {
lab=#net1}
N 570 -1630 570 -1550 {
lab=#net1}
N 500 -1630 500 -1490 {
lab=Vcmp}
N 500 -1490 590 -1490 {
lab=Vcmp}
N 540 -1490 540 -1460 {
lab=Vcmp}
N 590 -1630 590 -1570 {
lab=#net13}
N 670 -1550 770 -1550 {
lab=#net4}
N 770 -1630 770 -1550 {
lab=#net4}
N 790 -1630 790 -1570 {
lab=#net14}
N 690 -1630 690 -1490 {
lab=Vcmp}
N 690 -1490 790 -1490 {
lab=Vcmp}
N 740 -1490 740 -1460 {
lab=Vcmp}
N 670 -1860 680 -1860 {
lab=sw_n2}
N 770 -1860 780 -1860 {
lab=sw_p2}
N 770 -1860 770 -1810 {
lab=sw_p2}
N 1020 -1850 1020 -1800 {
lab=sw_p_sp3}
N 920 -1600 1020 -1600 {
lab=cycle4}
N 1020 -1620 1020 -1600 {
lab=cycle4}
N 1040 -1620 1040 -1570 {
lab=#net15}
N 940 -1620 940 -1490 {
lab=Vcmp}
N 940 -1490 1040 -1490 {
lab=Vcmp}
N 1000 -1490 1000 -1460 {
lab=Vcmp}
N 1130 -1600 1230 -1600 {
lab=cycle4}
N 1230 -1620 1230 -1600 {
lab=cycle4}
N 1250 -1620 1250 -1570 {
lab=#net16}
N 1150 -1620 1150 -1490 {
lab=Vcmp}
N 1150 -1490 1250 -1490 {
lab=Vcmp}
N 1210 -1490 1210 -1460 {
lab=Vcmp}
N 1230 -1850 1230 -1800 {
lab=sw_p_sp4}
N 1430 -1850 1430 -1800 {
lab=sw_p_sp5}
N 1340 -1600 1430 -1600 {
lab=cycle4}
N 1430 -1620 1430 -1600 {
lab=cycle4}
N 1450 -1620 1450 -1570 {
lab=#net17}
N 1360 -1620 1360 -1490 {
lab=Vcmp}
N 1360 -1490 1450 -1490 {
lab=Vcmp}
N 1420 -1490 1420 -1460 {
lab=Vcmp}
N 1540 -1550 1630 -1550 {
lab=#net6}
N 1630 -1620 1630 -1550 {
lab=#net6}
N 1650 -1620 1650 -1570 {
lab=#net18}
N 1560 -1620 1560 -1490 {
lab=Vcmp}
N 1560 -1490 1650 -1490 {
lab=Vcmp}
N 1610 -1490 1610 -1460 {
lab=Vcmp}
N 1540 -1850 1550 -1850 {
lab=sw_n3}
N 1630 -1850 1640 -1850 {
lab=sw_p3}
N 1630 -1850 1630 -1800 {
lab=sw_p3}
N 1730 -1850 1740 -1850 {
lab=sw_n4}
N 1820 -1850 1830 -1850 {
lab=sw_p4}
N 1820 -1850 1820 -1800 {
lab=sw_p4}
N 1840 -1620 1840 -1570 {
lab=#net19}
N 1730 -1550 1820 -1550 {
lab=#net7}
N 1820 -1620 1820 -1550 {
lab=#net7}
N 1750 -1620 1750 -1490 {
lab=Vcmp}
N 1750 -1490 1840 -1490 {
lab=Vcmp}
N 1800 -1490 1800 -1460 {
lab=Vcmp}
N 1920 -1850 1930 -1850 {
lab=sw_n5}
N 1920 -1550 2020 -1550 {
lab=#net8}
N 2020 -1620 2020 -1550 {
lab=#net8}
N 2040 -1620 2040 -1560 {
lab=#net20}
N 1940 -1620 1940 -1480 {
lab=Vcmp}
N 1940 -1480 2040 -1480 {
lab=Vcmp}
N 1980 -1480 1980 -1450 {
lab=Vcmp}
N 2020 -1850 2030 -1850 {
lab=sw_p5}
N 2020 -1850 2020 -1800 {
lab=sw_p5}
N 2230 -1850 2230 -1800 {
lab=sw_p_sp6}
N 2440 -1850 2440 -1800 {
lab=sw_p_sp7}
N 2750 -1850 2760 -1850 {
lab=sw_n6}
N 2840 -1850 2850 -1850 {
lab=sw_p6}
N 2840 -1850 2840 -1800 {
lab=sw_p6}
N 2940 -1850 2950 -1850 {
lab=sw_n7}
N 3030 -1850 3040 -1850 {
lab=sw_p7}
N 3030 -1850 3030 -1800 {
lab=sw_p7}
N 3130 -1850 3140 -1850 {
lab=sw_n8}
N 3220 -1850 3230 -1850 {
lab=sw_p8}
N 3440 -1850 3440 -1800 {
lab=sw_p_sp9}
N 3360 -1620 3360 -1480 {
lab=Vcmp}
N 3460 -1620 3460 -1560 {
lab=#net21}
N 3360 -1480 3460 -1480 {
lab=Vcmp}
N 3410 -1480 3410 -1460 {
lab=Vcmp}
N 3340 -1600 3440 -1600 {
lab=cycle12}
N 3440 -1620 3440 -1600 {
lab=cycle12}
N 480 -1190 480 -1180 {
lab=#net1}
N 460 -1200 460 -1180 {
lab=#net2}
N 650 -1210 650 -1180 {
lab=#net5}
N 670 -1190 670 -1180 {
lab=#net4}
N 500 -1220 500 -1180 {
lab=VSS}
N 520 -1220 520 -1180 {
lab=VDD}
N 690 -1220 690 -1180 {
lab=VSS}
N 710 -1220 710 -1180 {
lab=VDD}
N 1520 -1190 1520 -1170 {
lab=#net22}
N 1540 -1180 1540 -1170 {
lab=#net6}
N 1710 -1200 1710 -1170 {
lab=#net9}
N 1730 -1180 1730 -1170 {
lab=#net7}
N 1900 -1210 1900 -1170 {
lab=#net10}
N 1920 -1180 1920 -1170 {
lab=#net8}
N 1560 -1220 1560 -1170 {
lab=VSS}
N 1580 -1220 1580 -1170 {
lab=VDD}
N 1750 -1220 1750 -1170 {
lab=VSS}
N 1770 -1220 1770 -1170 {
lab=VDD}
N 1940 -1220 1940 -1170 {
lab=VSS}
N 1960 -1220 1960 -1170 {
lab=VDD}
N 920 -1620 920 -1600 {
lab=cycle4}
N 3340 -1620 3340 -1600 {
lab=cycle12}
N 100 -1630 100 -1470 {
lab=#net23}
N 100 -1470 100 -1460 {
lab=#net23}
N 160 -1630 160 -1610 {
lab=cycle1}
N 60 -1610 160 -1610 {
lab=cycle1}
N 60 -1630 60 -1610 {
lab=cycle1}
N 100 -1600 200 -1600 {
lab=#net23}
N 200 -1630 200 -1600 {
lab=#net23}
N 80 -1340 80 -1310 {
lab=#net24}
N 80 -1230 80 -1200 {
lab=#net2}
N 310 -1630 310 -1460 {
lab=#net25}
N 410 -1630 410 -1600 {
lab=#net25}
N 290 -1340 290 -1310 {
lab=#net26}
N 290 -1230 290 -1210 {
lab=#net5}
N 630 -120 630 -90 {
lab=cycle1}
N 600 -90 630 -90 {
lab=cycle1}
N 650 -120 650 -70 {
lab=Vcmp}
N 600 -70 650 -70 {
lab=Vcmp}
N 600 -50 670 -50 {
lab=RESET}
N 670 -120 670 -50 {
lab=RESET}
N 610 -320 630 -320 {
lab=raw_bit1}
N 630 -320 630 -300 {
lab=raw_bit1}
N 780 -120 780 -90 {
lab=cycle2}
N 750 -90 780 -90 {
lab=cycle2}
N 800 -120 800 -70 {
lab=Vcmp}
N 750 -70 800 -70 {
lab=Vcmp}
N 750 -50 820 -50 {
lab=RESET}
N 820 -120 820 -50 {
lab=RESET}
N 760 -320 780 -320 {
lab=raw_bit2}
N 780 -320 780 -300 {
lab=raw_bit2}
N 930 -120 930 -90 {
lab=cycle3}
N 900 -90 930 -90 {
lab=cycle3}
N 950 -120 950 -70 {
lab=Vcmp}
N 900 -70 950 -70 {
lab=Vcmp}
N 900 -50 970 -50 {
lab=RESET}
N 970 -120 970 -50 {
lab=RESET}
N 910 -320 930 -320 {
lab=raw_bit3}
N 930 -320 930 -300 {
lab=raw_bit3}
N 1080 -120 1080 -90 {
lab=cycle4}
N 1050 -90 1080 -90 {
lab=cycle4}
N 1100 -120 1100 -70 {
lab=Vcmp}
N 1050 -70 1100 -70 {
lab=Vcmp}
N 1050 -50 1120 -50 {
lab=RESET}
N 1120 -120 1120 -50 {
lab=RESET}
N 1060 -320 1080 -320 {
lab=raw_bit4}
N 1080 -320 1080 -300 {
lab=raw_bit4}
N 1230 -120 1230 -90 {
lab=cycle5}
N 1200 -90 1230 -90 {
lab=cycle5}
N 1250 -120 1250 -70 {
lab=Vcmp}
N 1200 -70 1250 -70 {
lab=Vcmp}
N 1200 -50 1270 -50 {
lab=RESET}
N 1270 -120 1270 -50 {
lab=RESET}
N 1210 -320 1230 -320 {
lab=raw_bit5}
N 1230 -320 1230 -300 {
lab=raw_bit5}
N 1380 -120 1380 -90 {
lab=cycle6}
N 1350 -90 1380 -90 {
lab=cycle6}
N 1400 -120 1400 -70 {
lab=Vcmp}
N 1350 -70 1400 -70 {
lab=Vcmp}
N 1350 -50 1420 -50 {
lab=RESET}
N 1420 -120 1420 -50 {
lab=RESET}
N 1360 -320 1380 -320 {
lab=raw_bit6}
N 1380 -320 1380 -300 {
lab=raw_bit6}
N 1530 -120 1530 -90 {
lab=cycle7}
N 1500 -90 1530 -90 {
lab=cycle7}
N 1550 -120 1550 -70 {
lab=Vcmp}
N 1500 -70 1550 -70 {
lab=Vcmp}
N 1500 -50 1570 -50 {
lab=RESET}
N 1570 -120 1570 -50 {
lab=RESET}
N 1510 -320 1530 -320 {
lab=raw_bit7}
N 1530 -320 1530 -300 {
lab=raw_bit7}
N 1680 -120 1680 -90 {
lab=cycle8}
N 1650 -90 1680 -90 {
lab=cycle8}
N 1700 -120 1700 -70 {
lab=Vcmp}
N 1650 -70 1700 -70 {
lab=Vcmp}
N 1650 -50 1720 -50 {
lab=RESET}
N 1720 -120 1720 -50 {
lab=RESET}
N 1660 -320 1680 -320 {
lab=raw_bit8}
N 1680 -320 1680 -300 {
lab=raw_bit8}
N 1830 -120 1830 -90 {
lab=cycle9}
N 1800 -90 1830 -90 {
lab=cycle9}
N 1850 -120 1850 -70 {
lab=Vcmp}
N 1800 -70 1850 -70 {
lab=Vcmp}
N 1800 -50 1870 -50 {
lab=RESET}
N 1870 -120 1870 -50 {
lab=RESET}
N 1810 -320 1830 -320 {
lab=raw_bit9}
N 1830 -320 1830 -300 {
lab=raw_bit9}
N 1980 -120 1980 -90 {
lab=cycle10}
N 1950 -90 1980 -90 {
lab=cycle10}
N 2000 -120 2000 -70 {
lab=Vcmp}
N 1950 -70 2000 -70 {
lab=Vcmp}
N 1950 -50 2020 -50 {
lab=RESET}
N 2020 -120 2020 -50 {
lab=RESET}
N 1960 -320 1980 -320 {
lab=raw_bit10}
N 1980 -320 1980 -300 {
lab=raw_bit10}
N 2130 -120 2130 -90 {
lab=cycle11}
N 2100 -90 2130 -90 {
lab=cycle11}
N 2150 -120 2150 -70 {
lab=Vcmp}
N 2100 -70 2150 -70 {
lab=Vcmp}
N 2100 -50 2170 -50 {
lab=RESET}
N 2170 -120 2170 -50 {
lab=RESET}
N 2110 -320 2130 -320 {
lab=raw_bit11}
N 2130 -320 2130 -300 {
lab=raw_bit11}
N 2280 -120 2280 -90 {
lab=cycle12}
N 2250 -90 2280 -90 {
lab=cycle12}
N 2300 -120 2300 -70 {
lab=Vcmp}
N 2250 -70 2300 -70 {
lab=Vcmp}
N 2250 -50 2320 -50 {
lab=RESET}
N 2320 -120 2320 -50 {
lab=RESET}
N 2260 -320 2280 -320 {
lab=raw_bit12}
N 2280 -320 2280 -300 {
lab=raw_bit12}
N 2430 -120 2430 -90 {
lab=cycle13}
N 2400 -90 2430 -90 {
lab=cycle13}
N 2450 -120 2450 -70 {
lab=Vcmp}
N 2400 -70 2450 -70 {
lab=Vcmp}
N 2400 -50 2470 -50 {
lab=RESET}
N 2470 -120 2470 -50 {
lab=RESET}
N 2410 -320 2430 -320 {
lab=raw_bit13}
N 2430 -320 2430 -300 {
lab=raw_bit13}
N 960 -1620 960 -1460 {
lab=#net27}
N 960 -1590 1060 -1590 {
lab=#net27}
N 1060 -1620 1060 -1590 {
lab=#net27}
N 1270 -1620 1270 -1590 {
lab=#net28}
N 1170 -1620 1170 -1450 {
lab=#net28}
N 1170 -1590 1270 -1590 {
lab=#net28}
N 1380 -1620 1380 -1450 {
lab=#net29}
N 1380 -1590 1470 -1590 {
lab=#net29}
N 1470 -1620 1470 -1590 {
lab=#net29}
N 940 -1190 1520 -1190 {
lab=#net22}
N 940 -1340 940 -1310 {
lab=#net30}
N 940 -1230 940 -1190 {
lab=#net22}
N 1150 -1330 1150 -1300 {
lab=#net31}
N 1150 -1220 1150 -1200 {
lab=#net9}
N 1360 -1330 1360 -1300 {
lab=#net32}
N 1360 -1220 1360 -1210 {
lab=#net10}
N 2340 -1620 2340 -1600 {
lab=cycle8}
N 2750 -1620 2750 -1550 {
lab=#net33}
N 2750 -1550 2750 -1180 {
lab=#net33}
N 2790 -610 2790 -590 {
lab=cycle9}
N 2760 -590 2790 -590 {
lab=cycle9}
N 2790 -450 2790 -430 {
lab=raw_bit8}
N 2830 -450 2830 -430 {
lab=Vcmp}
N 2940 -1620 2940 -1550 {
lab=#net34}
N 2940 -1550 2940 -1180 {
lab=#net34}
N 2980 -610 2980 -590 {
lab=cycle10}
N 2950 -590 2980 -590 {
lab=cycle10}
N 2980 -460 2980 -440 {
lab=raw_bit8}
N 3020 -460 3020 -440 {
lab=Vcmp}
N 2550 -1620 2550 -1600 {
lab=cycle8}
N 3130 -1620 3130 -1550 {
lab=#net35}
N 3130 -1550 3130 -1180 {
lab=#net35}
N 3170 -610 3170 -590 {
lab=cycle11}
N 3140 -590 3170 -590 {
lab=cycle11}
N 3170 -450 3170 -430 {
lab=raw_bit8}
N 3210 -450 3210 -430 {
lab=Vcmp}
N 2360 -1200 2920 -1200 {
lab=#net36}
N 2570 -1210 3110 -1210 {
lab=#net37}
N 2130 -1600 2230 -1600 {
lab=cycle8}
N 2230 -1620 2230 -1600 {
lab=cycle8}
N 2250 -1620 2250 -1570 {
lab=#net38}
N 2150 -1620 2150 -1490 {
lab=Vcmp}
N 2150 -1490 2250 -1490 {
lab=Vcmp}
N 2210 -1490 2210 -1460 {
lab=Vcmp}
N 2340 -1600 2440 -1600 {
lab=cycle8}
N 2440 -1620 2440 -1600 {
lab=cycle8}
N 2460 -1620 2460 -1570 {
lab=#net39}
N 2360 -1620 2360 -1490 {
lab=Vcmp}
N 2360 -1490 2460 -1490 {
lab=Vcmp}
N 2420 -1490 2420 -1460 {
lab=Vcmp}
N 2550 -1600 2650 -1600 {
lab=cycle8}
N 2650 -1620 2650 -1600 {
lab=cycle8}
N 2670 -1620 2670 -1570 {
lab=#net40}
N 2570 -1620 2570 -1490 {
lab=Vcmp}
N 2570 -1490 2670 -1490 {
lab=Vcmp}
N 2640 -1490 2640 -1460 {
lab=Vcmp}
N 2750 -1550 2840 -1550 {
lab=#net33}
N 2840 -1620 2840 -1550 {
lab=#net33}
N 2860 -1620 2860 -1570 {
lab=#net41}
N 2770 -1620 2770 -1490 {
lab=Vcmp}
N 2770 -1490 2860 -1490 {
lab=Vcmp}
N 2820 -1490 2820 -1460 {
lab=Vcmp}
N 3050 -1620 3050 -1570 {
lab=#net42}
N 2940 -1550 3030 -1550 {
lab=#net34}
N 3030 -1620 3030 -1550 {
lab=#net34}
N 2960 -1620 2960 -1490 {
lab=Vcmp}
N 2960 -1490 3050 -1490 {
lab=Vcmp}
N 3010 -1490 3010 -1460 {
lab=Vcmp}
N 3130 -1550 3220 -1550 {
lab=#net35}
N 3220 -1620 3220 -1550 {
lab=#net35}
N 3240 -1620 3240 -1560 {
lab=#net43}
N 3150 -1620 3150 -1480 {
lab=Vcmp}
N 3150 -1480 3240 -1480 {
lab=Vcmp}
N 3190 -1480 3190 -1450 {
lab=Vcmp}
N 2730 -1190 2730 -1170 {
lab=#net44}
N 2750 -1180 2750 -1170 {
lab=#net33}
N 2920 -1200 2920 -1170 {
lab=#net36}
N 2940 -1180 2940 -1170 {
lab=#net34}
N 3110 -1210 3110 -1170 {
lab=#net37}
N 3130 -1180 3130 -1170 {
lab=#net35}
N 2770 -1220 2770 -1170 {
lab=VSS}
N 2790 -1220 2790 -1170 {
lab=VDD}
N 2960 -1220 2960 -1170 {
lab=VSS}
N 2980 -1220 2980 -1170 {
lab=VDD}
N 3150 -1220 3150 -1170 {
lab=VSS}
N 3170 -1220 3170 -1170 {
lab=VDD}
N 2130 -1620 2130 -1600 {
lab=cycle8}
N 2170 -1620 2170 -1460 {
lab=#net45}
N 2170 -1590 2270 -1590 {
lab=#net45}
N 2270 -1620 2270 -1590 {
lab=#net45}
N 2480 -1620 2480 -1590 {
lab=#net46}
N 2380 -1620 2380 -1450 {
lab=#net46}
N 2380 -1590 2480 -1590 {
lab=#net46}
N 2590 -1620 2590 -1450 {
lab=#net47}
N 2590 -1590 2690 -1590 {
lab=#net47}
N 2690 -1620 2690 -1590 {
lab=#net47}
N 2150 -1190 2730 -1190 {
lab=#net44}
N 2150 -1340 2150 -1310 {
lab=#net48}
N 2150 -1230 2150 -1190 {
lab=#net44}
N 2360 -1330 2360 -1300 {
lab=#net49}
N 2360 -1220 2360 -1200 {
lab=#net36}
N 2570 -1330 2570 -1300 {
lab=#net50}
N 2570 -1220 2570 -1210 {
lab=#net37}
N 3220 -1850 3220 -1800 {
lab=sw_p8}
N 2650 -1850 2650 -1800 {
lab=sw_p_sp8}
N 520 -880 520 -840 {
lab=#net51}
N 1600 -610 1600 -570 {
lab=#net52}
N 1790 -610 1790 -570 {
lab=#net53}
N 1980 -610 1980 -570 {
lab=#net54}
N 2810 -610 2810 -570 {
lab=#net55}
N 3000 -610 3000 -570 {
lab=#net56}
N 3190 -610 3190 -570 {
lab=#net57}
N 1550 -590 1580 -590 {
lab=cycle5}
N 310 -1600 410 -1600 {
lab=#net25}
N 520 -840 520 -800 {
lab=#net51}
N 540 -620 540 -580 {
lab=#net58}
N 500 -600 510 -600 {
lab=cycle2}
N 510 -600 520 -600 {
lab=cycle2}
N 520 -620 520 -600 {
lab=cycle2}
N 460 -860 460 -850 {
lab=#net3}
N 460 -860 470 -860 {
lab=#net3}
N 460 -770 460 -750 {
lab=#net59}
N 440 -650 460 -650 {
lab=cycle2}
N 460 -670 460 -650 {
lab=cycle2}
N 690 -880 690 -860 {
lab=#net60}
N 660 -860 690 -860 {
lab=#net60}
N 710 -880 710 -840 {
lab=#net61}
N 710 -840 710 -800 {
lab=#net61}
N 730 -620 730 -580 {
lab=#net62}
N 690 -600 700 -600 {
lab=cycle3}
N 700 -600 710 -600 {
lab=cycle3}
N 710 -620 710 -600 {
lab=cycle3}
N 650 -860 650 -850 {
lab=#net60}
N 650 -860 660 -860 {
lab=#net60}
N 650 -770 650 -750 {
lab=#net63}
N 650 -670 650 -650 {
lab=cycle3}
N 640 -650 650 -650 {
lab=cycle3}
N 560 -620 560 -610 {
lab=RESET}
N 560 -610 580 -610 {
lab=RESET}
N 750 -620 750 -610 {
lab=RESET}
N 750 -610 770 -610 {
lab=RESET}
N 1560 -870 1560 -850 {
lab=#net64}
N 1530 -850 1560 -850 {
lab=#net64}
N 1580 -870 1580 -830 {
lab=#net65}
N 1580 -830 1580 -790 {
lab=#net65}
N 1520 -850 1520 -840 {
lab=#net64}
N 1520 -850 1530 -850 {
lab=#net64}
N 1520 -760 1520 -740 {
lab=#net66}
N 1500 -640 1520 -640 {
lab=cycle5}
N 1520 -660 1520 -640 {
lab=cycle5}
N 1750 -870 1750 -850 {
lab=#net67}
N 1720 -850 1750 -850 {
lab=#net67}
N 1770 -870 1770 -830 {
lab=#net68}
N 1770 -830 1770 -790 {
lab=#net68}
N 1710 -850 1710 -840 {
lab=#net67}
N 1710 -850 1720 -850 {
lab=#net67}
N 1710 -760 1710 -740 {
lab=#net69}
N 1710 -660 1710 -640 {
lab=cycle6}
N 1700 -640 1710 -640 {
lab=cycle6}
N 1620 -600 1640 -600 {
lab=RESET}
N 1810 -610 1810 -600 {
lab=RESET}
N 1810 -600 1830 -600 {
lab=RESET}
N 1940 -870 1940 -850 {
lab=#net70}
N 1910 -850 1940 -850 {
lab=#net70}
N 1960 -870 1960 -830 {
lab=#net71}
N 1960 -830 1960 -790 {
lab=#net71}
N 1900 -850 1900 -840 {
lab=#net70}
N 1900 -850 1910 -850 {
lab=#net70}
N 1900 -760 1900 -740 {
lab=#net72}
N 1900 -660 1900 -640 {
lab=cycle7}
N 1890 -640 1900 -640 {
lab=cycle7}
N 2000 -610 2000 -600 {
lab=RESET}
N 2000 -600 2020 -600 {
lab=RESET}
N 1620 -610 1620 -600 {
lab=RESET}
N 2770 -870 2770 -850 {
lab=#net73}
N 2740 -850 2770 -850 {
lab=#net73}
N 2790 -870 2790 -830 {
lab=#net74}
N 2790 -830 2790 -790 {
lab=#net74}
N 2730 -850 2730 -840 {
lab=#net73}
N 2730 -850 2740 -850 {
lab=#net73}
N 2730 -760 2730 -740 {
lab=#net75}
N 2710 -640 2730 -640 {
lab=cycle9}
N 2730 -660 2730 -640 {
lab=cycle9}
N 2960 -870 2960 -850 {
lab=#net76}
N 2930 -850 2960 -850 {
lab=#net76}
N 2980 -870 2980 -830 {
lab=#net77}
N 2980 -830 2980 -790 {
lab=#net77}
N 2920 -850 2920 -840 {
lab=#net76}
N 2920 -850 2930 -850 {
lab=#net76}
N 2920 -760 2920 -740 {
lab=#net78}
N 2920 -660 2920 -640 {
lab=cycle10}
N 2910 -640 2920 -640 {
lab=cycle10}
N 2830 -600 2850 -600 {
lab=RESET}
N 3020 -610 3020 -600 {
lab=RESET}
N 3020 -600 3040 -600 {
lab=RESET}
N 3150 -870 3150 -850 {
lab=#net79}
N 3120 -850 3150 -850 {
lab=#net79}
N 3170 -870 3170 -830 {
lab=#net80}
N 3170 -830 3170 -790 {
lab=#net80}
N 3110 -850 3110 -840 {
lab=#net79}
N 3110 -850 3120 -850 {
lab=#net79}
N 3110 -760 3110 -740 {
lab=#net81}
N 3110 -660 3110 -640 {
lab=cycle11}
N 3100 -640 3110 -640 {
lab=cycle11}
N 3210 -610 3210 -600 {
lab=RESET}
N 3210 -600 3230 -600 {
lab=RESET}
N 2830 -610 2830 -600 {
lab=RESET}
N 270 -1630 270 -1610 {
lab=cycle1}
C {devices/title.sym} 160 30 0 0 {name=l1 author="Dr. Aubrey Beal, Dr. Phillip Bailey, Micah Tseng"
}
C {devices/lab_pin.sym} 140 -1470 2 0 {name=l43 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 120 -1340 3 0 {name=l44 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 160 -1860 2 0 {name=l46 sig_type=std_logic lab=sw_p_sp1
}
C {devices/lab_pin.sym} 60 -1860 2 0 {name=l47 sig_type=std_logic lab=sw_n_sp1
}
C {devices/lab_pin.sym} 350 -1470 2 0 {name=l49 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 540 -1460 2 0 {name=l55 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 520 -1630 3 0 {name=l56 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 580 -1860 2 0 {name=l58 sig_type=std_logic lab=sw_p1
}
C {devices/lab_pin.sym} 490 -1860 2 0 {name=l59 sig_type=std_logic lab=sw_n1
}
C {sky130_stdcells/xor2_1.sym} 540 -520 3 0 {name=x29 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 740 -1460 2 0 {name=l63 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 710 -1630 3 0 {name=l64 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 780 -1860 2 0 {name=l66 sig_type=std_logic lab=sw_p2
}
C {devices/lab_pin.sym} 680 -1860 2 0 {name=l67 sig_type=std_logic lab=sw_n2
}
C {sky130_stdcells/xor2_1.sym} 730 -520 3 0 {name=x31 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1000 -1460 2 0 {name=l71 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 980 -1340 3 0 {name=l72 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1020 -1850 2 0 {name=l74 sig_type=std_logic lab=sw_p_sp3
}
C {devices/lab_pin.sym} 920 -1850 2 0 {name=l75 sig_type=std_logic lab=sw_n_sp3
}
C {devices/lab_pin.sym} 1210 -1460 2 0 {name=l77 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1230 -1850 2 0 {name=l80 sig_type=std_logic lab=sw_p_sp4
}
C {devices/lab_pin.sym} 1130 -1850 2 0 {name=l81 sig_type=std_logic lab=sw_n_sp4
}
C {devices/lab_pin.sym} 1610 -1460 2 0 {name=l83 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1580 -1620 3 0 {name=l84 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1640 -1850 2 0 {name=l86 sig_type=std_logic lab=sw_p3
}
C {devices/lab_pin.sym} 1550 -1850 2 0 {name=l87 sig_type=std_logic lab=sw_n3
}
C {sky130_stdcells/xor2_1.sym} 1600 -510 3 0 {name=x37 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1800 -1460 2 0 {name=l91 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1770 -1620 3 0 {name=l92 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1830 -1850 2 0 {name=l94 sig_type=std_logic lab=sw_p4
}
C {devices/lab_pin.sym} 1740 -1850 2 0 {name=l95 sig_type=std_logic lab=sw_n4
}
C {sky130_stdcells/xor2_1.sym} 1790 -510 3 0 {name=x40 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1420 -1460 2 0 {name=l99 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1430 -1850 2 0 {name=l102 sig_type=std_logic lab=sw_p_sp5
}
C {devices/lab_pin.sym} 1340 -1850 2 0 {name=l103 sig_type=std_logic lab=sw_n_sp5
}
C {devices/lab_pin.sym} 1980 -1450 2 0 {name=l105 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1960 -1620 3 0 {name=l106 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 2030 -1850 2 0 {name=l108 sig_type=std_logic lab=sw_p5
}
C {devices/lab_pin.sym} 1930 -1850 2 0 {name=l109 sig_type=std_logic lab=sw_n5
}
C {sky130_stdcells/xor2_1.sym} 1980 -510 3 0 {name=x45 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 2230 -1850 2 0 {name=l116 sig_type=std_logic lab=sw_p_sp6
}
C {devices/lab_pin.sym} 2130 -1850 2 0 {name=l117 sig_type=std_logic lab=sw_n_sp6
}
C {devices/lab_pin.sym} 2440 -1850 2 0 {name=l122 sig_type=std_logic lab=sw_p_sp7
}
C {devices/lab_pin.sym} 2340 -1850 2 0 {name=l123 sig_type=std_logic lab=sw_n_sp7
}
C {devices/lab_pin.sym} 2850 -1850 2 0 {name=l128 sig_type=std_logic lab=sw_p6
}
C {devices/lab_pin.sym} 2760 -1850 2 0 {name=l129 sig_type=std_logic lab=sw_n6
}
C {devices/lab_pin.sym} 3040 -1850 2 0 {name=l136 sig_type=std_logic lab=sw_p7
}
C {devices/lab_pin.sym} 2950 -1850 2 0 {name=l137 sig_type=std_logic lab=sw_n7
}
C {devices/lab_pin.sym} 2650 -1850 2 0 {name=l144 sig_type=std_logic lab=sw_p_sp8
}
C {devices/lab_pin.sym} 2550 -1850 2 0 {name=l145 sig_type=std_logic lab=sw_n_sp8
}
C {devices/lab_pin.sym} 3230 -1850 2 0 {name=l150 sig_type=std_logic lab=sw_p8
}
C {devices/lab_pin.sym} 3140 -1850 2 0 {name=l151 sig_type=std_logic lab=sw_n8
}
C {devices/lab_pin.sym} 3410 -1460 2 0 {name=l155 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3380 -1620 3 0 {name=l156 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 3440 -1850 2 0 {name=l158 sig_type=std_logic lab=sw_p_sp9
}
C {devices/lab_pin.sym} 3340 -1850 2 0 {name=l159 sig_type=std_logic lab=sw_n_sp9
}
C {sky130_stdcells/dfrtp_1.sym} 180 -1720 3 0 {name=x100 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 180 -1540 3 0 {name=x99 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 330 -1340 3 0 {name=l60 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/dfrtp_1.sym} 80 -1720 3 0 {name=x102 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 290 -1720 3 0 {name=x25 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 390 -1540 3 0 {name=x103 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 390 -1720 3 0 {name=x104 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 500 -1720 3 0 {name=x21 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 590 -1720 3 0 {name=x22 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 610 -1630 3 0 {name=l76 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 590 -1530 3 0 {name=x105 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 690 -1720 3 0 {name=x28 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 790 -1720 3 0 {name=x106 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 810 -1630 3 0 {name=l82 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 790 -1530 3 0 {name=x107 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1040 -1530 3 0 {name=x109 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1250 -1530 3 0 {name=x111 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 940 -1710 3 0 {name=x27 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1040 -1710 3 0 {name=x35 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1150 -1710 3 0 {name=x41 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1250 -1710 3 0 {name=x108 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1360 -1710 3 0 {name=x110 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1450 -1710 3 0 {name=x112 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1450 -1530 3 0 {name=x113 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1650 -1710 3 0 {name=x114 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1560 -1710 3 0 {name=x32 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1670 -1620 3 0 {name=l110 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 1650 -1530 3 0 {name=x115 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1750 -1710 3 0 {name=x38 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1840 -1710 3 0 {name=x116 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1860 -1620 3 0 {name=l118 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 1840 -1530 3 0 {name=x117 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1940 -1710 3 0 {name=x43 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2040 -1710 3 0 {name=x118 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2060 -1620 3 0 {name=l124 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 2040 -1520 3 0 {name=x119 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 3460 -1710 3 0 {name=x132 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3480 -1620 3 0 {name=l221 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 3460 -1520 3 0 {name=x133 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 3360 -1710 3 0 {name=x61 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 500 -1220 1 0 {name=l222 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 520 -1220 1 0 {name=l239 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 690 -1220 1 0 {name=l240 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 710 -1220 1 0 {name=l241 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 1560 -1220 1 0 {name=l242 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1580 -1220 1 0 {name=l243 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 1750 -1220 1 0 {name=l244 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1770 -1220 1 0 {name=l245 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 1940 -1220 1 0 {name=l246 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1960 -1220 1 0 {name=l247 sig_type=std_logic lab=VDD
}
C {src/demux2/demux2.sym} 490 -1030 1 1 {name=x24}
C {src/demux2/demux2.sym} 680 -1030 1 1 {name=x30}
C {src/demux2/demux2.sym} 1550 -1020 1 1 {name=x34}
C {src/demux2/demux2.sym} 1740 -1020 1 1 {name=x39}
C {src/demux2/demux2.sym} 1930 -1020 1 1 {name=x44}
C {devices/lab_pin.sym} 270 -1860 2 0 {name=l53 sig_type=std_logic lab=sw_n_sp2
}
C {devices/lab_pin.sym} 370 -1860 2 0 {name=l52 sig_type=std_logic lab=sw_p_sp2
}
C {devices/lab_pin.sym} 520 -440 3 0 {name=l255 sig_type=std_logic lab=raw_bit1
}
C {devices/lab_pin.sym} 710 -440 3 0 {name=l61 sig_type=std_logic lab=raw_bit1
}
C {devices/lab_pin.sym} 1580 -430 3 0 {name=l69 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 60 -1610 3 0 {name=l45 sig_type=std_logic lab=cycle1
}
C {devices/lab_pin.sym} 440 -650 0 0 {name=l65 sig_type=std_logic lab=cycle2
}
C {devices/lab_pin.sym} 920 -1600 3 0 {name=l79 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1130 -1600 3 0 {name=l85 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1340 -1600 3 0 {name=l93 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1550 -590 0 0 {name=l101 sig_type=std_logic lab=cycle5
}
C {devices/lab_pin.sym} 1740 -590 0 0 {name=l107 sig_type=std_logic lab=cycle6
}
C {devices/lab_pin.sym} 1930 -590 0 0 {name=l115 sig_type=std_logic lab=cycle7
}
C {devices/lab_pin.sym} 3340 -1600 3 0 {name=l269 sig_type=std_logic lab=cycle12
}
C {devices/lab_pin.sym} 560 -440 3 0 {name=l8 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 750 -440 3 0 {name=l57 sig_type=std_logic lab=Vcmp
}
C {devices/ipin.sym} 180 -270 0 0 {name=p1 lab=cycle[13..1]
}
C {devices/opin.sym} 250 -120 0 0 {name=p2 lab=sw_n_sp[9..1]
}
C {devices/iopin.sym} 250 -150 0 0 {name=p3 lab=VSS
}
C {devices/iopin.sym} 250 -180 0 0 {name=p4 lab=VDD
}
C {devices/opin.sym} 250 -90 0 0 {name=p5 lab=sw_n[8..1]
}
C {devices/opin.sym} 250 -60 0 0 {name=p6 lab=sw_p_sp[9..1]
}
C {devices/opin.sym} 250 -240 0 0 {name=p7 lab=sw_p[8..1]
}
C {devices/ipin.sym} 180 -240 0 0 {name=p8 lab=Vcmp
}
C {devices/ipin.sym} 180 -210 0 0 {name=p9 lab=RESET
}
C {sky130_stdcells/inv_1.sym} 80 -1270 3 0 {name=x1 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 290 -1270 3 0 {name=x2 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 650 -210 3 0 {name=x3 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 600 -90 0 0 {name=l2 sig_type=std_logic lab=cycle1
}
C {devices/lab_pin.sym} 600 -70 0 0 {name=l4 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 600 -50 0 0 {name=l5 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 610 -320 0 0 {name=l6 sig_type=std_logic lab=raw_bit1
}
C {devices/lab_pin.sym} 750 -90 0 0 {name=l7 sig_type=std_logic lab=cycle2
}
C {devices/lab_pin.sym} 750 -70 0 0 {name=l9 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 750 -50 0 0 {name=l10 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 760 -320 0 0 {name=l11 sig_type=std_logic lab=raw_bit2
}
C {devices/lab_pin.sym} 900 -90 0 0 {name=l12 sig_type=std_logic lab=cycle3
}
C {devices/lab_pin.sym} 900 -70 0 0 {name=l13 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 900 -50 0 0 {name=l14 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 910 -320 0 0 {name=l15 sig_type=std_logic lab=raw_bit3
}
C {devices/lab_pin.sym} 1050 -90 0 0 {name=l16 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1050 -70 0 0 {name=l17 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1050 -50 0 0 {name=l18 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1060 -320 0 0 {name=l19 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 1200 -90 0 0 {name=l20 sig_type=std_logic lab=cycle5
}
C {devices/lab_pin.sym} 1200 -70 0 0 {name=l21 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1200 -50 0 0 {name=l22 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1210 -320 0 0 {name=l23 sig_type=std_logic lab=raw_bit5
}
C {devices/lab_pin.sym} 1350 -90 0 0 {name=l24 sig_type=std_logic lab=cycle6
}
C {devices/lab_pin.sym} 1350 -70 0 0 {name=l25 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1350 -50 0 0 {name=l26 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1360 -320 0 0 {name=l27 sig_type=std_logic lab=raw_bit6
}
C {devices/lab_pin.sym} 1500 -90 0 0 {name=l28 sig_type=std_logic lab=cycle7
}
C {devices/lab_pin.sym} 1500 -70 0 0 {name=l29 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1500 -50 0 0 {name=l30 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1510 -320 0 0 {name=l31 sig_type=std_logic lab=raw_bit7
}
C {devices/lab_pin.sym} 1650 -90 0 0 {name=l32 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 1650 -70 0 0 {name=l33 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1650 -50 0 0 {name=l34 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1660 -320 0 0 {name=l35 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 1800 -90 0 0 {name=l36 sig_type=std_logic lab=cycle9
}
C {devices/lab_pin.sym} 1800 -70 0 0 {name=l37 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1800 -50 0 0 {name=l38 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1810 -320 0 0 {name=l39 sig_type=std_logic lab=raw_bit9
}
C {devices/lab_pin.sym} 1950 -90 0 0 {name=l40 sig_type=std_logic lab=cycle10
}
C {devices/lab_pin.sym} 1950 -70 0 0 {name=l41 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1950 -50 0 0 {name=l42 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1960 -320 0 0 {name=l48 sig_type=std_logic lab=raw_bit10
}
C {devices/lab_pin.sym} 2100 -90 0 0 {name=l50 sig_type=std_logic lab=cycle11
}
C {devices/lab_pin.sym} 2100 -70 0 0 {name=l54 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2100 -50 0 0 {name=l68 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 2110 -320 0 0 {name=l131 sig_type=std_logic lab=raw_bit11
}
C {devices/lab_pin.sym} 2250 -90 0 0 {name=l139 sig_type=std_logic lab=cycle12
}
C {devices/lab_pin.sym} 2250 -70 0 0 {name=l140 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2250 -50 0 0 {name=l153 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 2260 -320 0 0 {name=l154 sig_type=std_logic lab=raw_bit12
}
C {devices/lab_pin.sym} 2400 -90 0 0 {name=l163 sig_type=std_logic lab=cycle13
}
C {devices/lab_pin.sym} 2400 -70 0 0 {name=l164 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2400 -50 0 0 {name=l165 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 2410 -320 0 0 {name=l167 sig_type=std_logic lab=raw_bit13
}
C {sky130_stdcells/dfrtp_4.sym} 800 -210 3 0 {name=x4 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 950 -210 3 0 {name=x5 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1100 -210 3 0 {name=x6 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1250 -210 3 0 {name=x7 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1400 -210 3 0 {name=x8 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1550 -210 3 0 {name=x9 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1700 -210 3 0 {name=x10 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1850 -210 3 0 {name=x11 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2000 -210 3 0 {name=x12 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2150 -210 3 0 {name=x13 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2300 -210 3 0 {name=x14 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2450 -210 3 0 {name=x15 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/opin.sym} 250 -270 0 0 {name=p11 lab=raw_bit[13..1]
}
C {devices/lab_pin.sym} 1190 -1330 3 0 {name=l88 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1400 -1330 3 0 {name=l96 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 940 -1270 3 0 {name=x18 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1150 -1260 3 0 {name=x19 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1360 -1260 3 0 {name=x20 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1620 -430 3 0 {name=l62 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1770 -430 3 0 {name=l70 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 1810 -430 3 0 {name=l78 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1960 -430 3 0 {name=l89 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 2000 -430 3 0 {name=l90 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2210 -1460 2 0 {name=l100 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2190 -1340 3 0 {name=l104 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 2420 -1460 2 0 {name=l168 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2820 -1460 2 0 {name=l169 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2790 -1620 3 0 {name=l170 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/xor2_1.sym} 2810 -510 3 0 {name=x42 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 3010 -1460 2 0 {name=l171 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2980 -1620 3 0 {name=l172 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/xor2_1.sym} 3000 -520 3 0 {name=x62 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 2640 -1460 2 0 {name=l173 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3190 -1450 2 0 {name=l174 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3170 -1620 3 0 {name=l175 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/xor2_1.sym} 3190 -510 3 0 {name=x64 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 2250 -1530 3 0 {name=x65 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2460 -1530 3 0 {name=x66 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2150 -1710 3 0 {name=x67 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2250 -1710 3 0 {name=x68 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2360 -1710 3 0 {name=x69 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2460 -1710 3 0 {name=x70 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2570 -1710 3 0 {name=x71 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2670 -1710 3 0 {name=x72 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2670 -1530 3 0 {name=x73 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2860 -1710 3 0 {name=x74 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2770 -1710 3 0 {name=x75 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2880 -1620 3 0 {name=l176 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 2860 -1530 3 0 {name=x76 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2960 -1710 3 0 {name=x77 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3050 -1710 3 0 {name=x78 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3070 -1620 3 0 {name=l177 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 3050 -1530 3 0 {name=x79 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3150 -1710 3 0 {name=x80 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3240 -1710 3 0 {name=x81 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3260 -1620 3 0 {name=l178 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 3240 -1520 3 0 {name=x82 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2770 -1220 1 0 {name=l179 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 2790 -1220 1 0 {name=l180 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 2960 -1220 1 0 {name=l181 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 2980 -1220 1 0 {name=l182 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 3150 -1220 1 0 {name=l183 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 3170 -1220 1 0 {name=l184 sig_type=std_logic lab=VDD
}
C {src/demux2/demux2.sym} 2760 -1020 1 1 {name=x83}
C {src/demux2/demux2.sym} 2950 -1020 1 1 {name=x84}
C {src/demux2/demux2.sym} 3140 -1020 1 1 {name=x85}
C {devices/lab_pin.sym} 2790 -430 3 0 {name=l185 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 2130 -1600 3 0 {name=l186 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 2340 -1600 3 0 {name=l187 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 2550 -1600 3 0 {name=l188 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 2760 -590 0 0 {name=l189 sig_type=std_logic lab=cycle9
}
C {devices/lab_pin.sym} 2950 -590 0 0 {name=l190 sig_type=std_logic lab=cycle10
}
C {devices/lab_pin.sym} 3140 -590 0 0 {name=l191 sig_type=std_logic lab=cycle11
}
C {devices/lab_pin.sym} 2400 -1330 3 0 {name=l192 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 2610 -1330 3 0 {name=l193 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 2150 -1270 3 0 {name=x88 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2360 -1260 3 0 {name=x89 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2570 -1260 3 0 {name=x90 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2830 -430 3 0 {name=l194 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2980 -440 3 0 {name=l195 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 3020 -440 3 0 {name=l196 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3170 -430 3 0 {name=l197 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 3210 -430 3 0 {name=l198 sig_type=std_logic lab=Vcmp
}
C {sky130_stdcells/and2_0.sym} 100 -1400 3 0 {name=x46 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 310 -1400 3 0 {name=x23 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 960 -1400 3 0 {name=x26 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 1170 -1390 3 0 {name=x16 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 1380 -1390 3 0 {name=x17 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 2170 -1400 3 0 {name=x33 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 2380 -1390 3 0 {name=x36 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 2590 -1390 3 0 {name=x47 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 540 -710 3 0 {name=x48 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 500 -600 0 0 {name=l3 sig_type=std_logic lab=cycle2
}
C {devices/lab_pin.sym} 580 -610 2 0 {name=l97 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 460 -810 3 0 {name=x49 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 460 -710 3 0 {name=x50 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 640 -650 0 0 {name=l98 sig_type=std_logic lab=cycle3
}
C {sky130_stdcells/dfrtp_1.sym} 730 -710 3 0 {name=x51 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 690 -600 0 0 {name=l111 sig_type=std_logic lab=cycle3
}
C {devices/lab_pin.sym} 770 -610 2 0 {name=l112 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 650 -810 3 0 {name=x52 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 650 -710 3 0 {name=x53 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1500 -640 0 0 {name=l73 sig_type=std_logic lab=cycle5
}
C {sky130_stdcells/dfrtp_1.sym} 1600 -700 3 0 {name=x54 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1640 -600 2 0 {name=l114 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1520 -800 3 0 {name=x55 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1520 -700 3 0 {name=x56 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1700 -640 0 0 {name=l119 sig_type=std_logic lab=cycle6
}
C {sky130_stdcells/dfrtp_1.sym} 1790 -700 3 0 {name=x57 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1830 -600 2 0 {name=l121 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1710 -800 3 0 {name=x58 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1710 -700 3 0 {name=x59 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1890 -640 0 0 {name=l125 sig_type=std_logic lab=cycle7
}
C {sky130_stdcells/dfrtp_1.sym} 1980 -700 3 0 {name=x60 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2020 -600 2 0 {name=l127 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1900 -800 3 0 {name=x63 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1900 -700 3 0 {name=x86 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2710 -640 0 0 {name=l113 sig_type=std_logic lab=cycle9
}
C {sky130_stdcells/dfrtp_1.sym} 2810 -700 3 0 {name=x87 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2850 -600 2 0 {name=l120 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2730 -800 3 0 {name=x91 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2730 -700 3 0 {name=x92 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2910 -640 0 0 {name=l126 sig_type=std_logic lab=cycle10
}
C {sky130_stdcells/dfrtp_1.sym} 3000 -700 3 0 {name=x93 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3040 -600 2 0 {name=l130 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2920 -800 3 0 {name=x94 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2920 -700 3 0 {name=x95 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3100 -640 0 0 {name=l132 sig_type=std_logic lab=cycle11
}
C {sky130_stdcells/dfrtp_1.sym} 3190 -700 3 0 {name=x96 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3230 -600 2 0 {name=l133 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 3110 -800 3 0 {name=x97 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 3110 -700 3 0 {name=x98 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 270 -1610 3 0 {name=l134 sig_type=std_logic lab=cycle1
}
