// Seed: 1485145037
`timescale 1 ps / 1 ps
module module_0 (
    input reg id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    input id_13
    , id_20,
    output id_14,
    output logic id_15,
    input id_16,
    output logic id_17,
    input id_18,
    output logic id_19
);
  assign id_17 = 1;
  always @(negedge 1) begin
    id_20 <= #1 id_0;
  end
  assign id_2 = id_6;
  logic id_21;
  assign id_20 = id_5;
  logic id_22;
  type_0 id_23 (
      .id_0(""),
      .id_1(id_14)
  );
  logic id_24;
  assign id_15 = id_22;
endmodule
