
---------- Begin Simulation Statistics ----------
final_tick                                48124731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 965508                       # Number of bytes of host memory used
host_op_rate                                    94599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   210.55                       # Real time elapsed on the host
host_tick_rate                              228562357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      19918153                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048125                       # Number of seconds simulated
sim_ticks                                 48124731500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                   156                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1007706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2015591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         2106                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       943093                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5560887                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       696809                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3430792                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2733983                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6626112                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          417159                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       721745                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14777569                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8652094                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1053890                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2371468                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        917637                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     22750708                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19918132                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39397996                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.505562                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.543846                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33642586     85.39%     85.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1633589      4.15%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       947400      2.40%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1093405      2.78%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       555062      1.41%     96.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261392      0.66%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       187251      0.48%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       159674      0.41%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       917637      2.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39397996                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             201513                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       162933                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19687048                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2387785                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       103630      0.52%      0.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15775395     79.20%     79.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          311      0.00%     79.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         2239      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         8689      0.04%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          498      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         3932      0.02%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        26614      0.13%     79.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        34946      0.18%     80.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        67097      0.34%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           10      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         1062      0.01%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            3      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            9      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2360976     11.85%     92.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1491722      7.49%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        26809      0.13%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        14190      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19918132                       # Class of committed instruction
system.switch_cpus.commit.refs                3893697                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19918132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.624944                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.624944                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10818705                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       49822349                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         24326965                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6706447                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1057316                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        551466                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4138118                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 82077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2234226                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 11382                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6626112                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3405784                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15769484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        613870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        43754                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               26809672                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       138009                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           90                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       697502                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         2114632                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.068843                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     25754744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1113968                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.278544                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43460901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.259022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.782642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35222246     81.04%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           441940      1.02%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           376156      0.87%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           442885      1.02%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           347649      0.80%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           401411      0.92%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           360230      0.83%     86.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           310783      0.72%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5557601     12.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43460901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            441804                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           216350                       # number of floating regfile writes
system.switch_cpus.idleCycles                52788541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1320620                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3484416                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.354996                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6485558                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2233892                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5493516                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5434681                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        28002                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        84604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2994820                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     42665439                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4251666                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1610894                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34168149                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          47709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        316313                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1057316                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        381558                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        46028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       250603                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3991                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4200                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3677                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3046896                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1488908                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4200                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1295673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          35540091                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              33126202                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.661850                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          23522223                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.344170                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               33503037                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         43604120                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26899953                       # number of integer regfile writes
system.switch_cpus.ipc                       0.103897                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.103897                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       619270      1.73%      1.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      28007416     78.28%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          663      0.00%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2343      0.01%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        25506      0.07%     80.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        17858      0.05%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5568      0.02%     80.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        41185      0.12%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        47118      0.13%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        75987      0.21%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           25      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         2216      0.01%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            3      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           29      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4474891     12.51%     93.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2359191      6.59%     99.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        62084      0.17%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        37690      0.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35779043                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          347533                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       685187                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       307513                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       595133                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              531035                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014842                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          474798     89.41%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             3      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            498      0.09%     89.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           1333      0.25%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            21      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          29811      5.61%     95.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14789      2.78%     98.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4631      0.87%     99.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5151      0.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35343275                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    115078123                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     32818689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64821145                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           42580329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35779043                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        85110                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     22747307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       213288                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        83199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     29332805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43460901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.823247                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.767932                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32871924     75.64%     75.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2607445      6.00%     81.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1943319      4.47%     86.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1386878      3.19%     89.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1358899      3.13%     92.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1246055      2.87%     95.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1129929      2.60%     97.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       652735      1.50%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       263717      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43460901                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.371732                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3522994                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                129422                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       255186                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       244846                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5434681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2994820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15565218                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            292                       # number of misc regfile writes
system.switch_cpus.numCycles                 96249442                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9517667                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22211260                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         379603                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         24722842                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         137926                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        171317                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     112994360                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       47306963                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50856873                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6769634                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         693436                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1057316                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1377196                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28645613                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       577981                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     66110274                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        16245                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          560                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1901488                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          492                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             81145338                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            89445866                       # The number of ROB writes
system.switch_cpus.timesIdled                  709514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          349                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1706805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       336149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3413933                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         336498                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             956911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105202                       # Transaction distribution
system.membus.trans_dist::CleanEvict           902410                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51026                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        956911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3023528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3023528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3023528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71240896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71240896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71240896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1007979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1007979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1007979                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2682265000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5388565750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  48124731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1600902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       360055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1061494                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1516490                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           106122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          106121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1061695                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       539207                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3184687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1936223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5120910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    135871488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     57611584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              193483072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1231478                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6745536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2938456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.115232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.319674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2600200     88.49%     88.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 337907     11.50%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    349      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2938456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3023312000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         968618892                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1593209657                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       437903                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       260971                       # number of demand (read+write) hits
system.l2.demand_hits::total                   698874                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       437903                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       260971                       # number of overall hits
system.l2.overall_hits::total                  698874                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       623593                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       384357                       # number of demand (read+write) misses
system.l2.demand_misses::total                1007953                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       623593                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       384357                       # number of overall misses
system.l2.overall_misses::total               1007953                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  51476797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  32560585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84037382500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  51476797000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  32560585500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84037382500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      1061496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       645328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1706827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1061496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       645328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1706827                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.587466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.595599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.590542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.587466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.595599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.590542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82548.708853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84714.433456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83374.306639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82548.708853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84714.433456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83374.306639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105202                       # number of writebacks
system.l2.writebacks::total                    105202                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       623583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       384354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1007937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       623583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       384354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1007937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  45240477500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28716908500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73957386000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  45240477500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28716908500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73957386000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.587457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.595595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.590533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.587457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.595595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.590533                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72549.247654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74714.738236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73375.008557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72549.247654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74714.738236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73375.008557                       # average overall mshr miss latency
system.l2.replacements                        1231281                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       254853                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           254853                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       254853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       254853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1061316                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1061316                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1061316                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1061316                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       112019                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        112019                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       236500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       236500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.264901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.264901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  5912.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5912.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       786500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       786500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.264901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.264901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19662.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19662.500000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        55093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        51028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3797469000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3797469000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       106121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            106122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.480847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.480852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74419.318805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74417.860432                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        51028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3287199000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3287199000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.480847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.480843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64419.514776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64419.514776                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       437903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             437903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       623593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           623595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  51476797000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  51476797000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1061496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1061498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.587466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.587467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82548.708853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82548.444102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       623583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       623583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  45240477500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45240477500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.587457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.587456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72549.247654                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72549.247654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       205878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            205878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       333329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          333329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  28763116500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28763116500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       539207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        539207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.618184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.618184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86290.471276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86290.471276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       333326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       333326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  25429709500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25429709500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.618178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.618178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76290.806898                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76290.806898                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.974271                       # Cycle average of tags in use
system.l2.tags.total_refs                     3300343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1231281                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.680414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.035980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   138.433541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    74.503923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.168109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.540756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.291031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28535929                       # Number of tag accesses
system.l2.tags.data_accesses                 28535929                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     39909312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     24598464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64507968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     39909312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      39909440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6732928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6732928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       623583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       384351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1007937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       105202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    829289032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    511139766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1340432788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    829289032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        829291692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139905778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139905778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139905778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    829289032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    511139766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1480338566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     95836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    623563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    343569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000765109000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1970481                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1007934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105202                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1007934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105202                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  40802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9366                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             98481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             57842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2569                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14665060250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4835660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             32798785250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15163.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33913.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   646463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74054                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1007934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105202                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  516859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  305033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  107855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       342407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.669209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.537099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.198017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       151237     44.17%     44.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       100316     29.30%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37998     11.10%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19327      5.64%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11708      3.42%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7499      2.19%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5456      1.59%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3037      0.89%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5829      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       342407                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     165.658729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    140.471243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.087653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            705     12.08%     12.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1212     20.76%     32.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1810     31.01%     63.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1326     22.72%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          564      9.66%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          168      2.88%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           30      0.51%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           13      0.22%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.858920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4655     79.75%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      2.48%     82.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              861     14.75%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      2.74%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61896448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2611328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6131520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64507776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6732928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1286.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1340.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48124583500                       # Total gap between requests
system.mem_ctrls.avgGap                      43233.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     39908032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     21988416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6131520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 829262434.430413484573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 456904699.821546077728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127408918.634694099426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       623583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       384351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105202                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  19557896500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13240888750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1178310486750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31363.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34449.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11200457.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1102637340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            586039080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2782622220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          252668880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3798475200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21315844260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        529708320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30367995300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.026800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1197481250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1606800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45320439750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1342241460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            713395485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4122700260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          247433220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3798475200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21543532470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        337970880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32105748975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.136168                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    699584250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1606800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45818336750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2168631                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2168639                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2168631                       # number of overall hits
system.cpu.icache.overall_hits::total         2168639                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1236642                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1236644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1236642                       # number of overall misses
system.cpu.icache.overall_misses::total       1236644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  67800972921                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  67800972921                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  67800972921                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  67800972921                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3405273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3405283                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3405273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3405283                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.363155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.363155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.363155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.363155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54826.678150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54826.589480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54826.678150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54826.589480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       589701                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             16232                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.329534                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1061494                       # number of writebacks
system.cpu.icache.writebacks::total           1061494                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       174949                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       174949                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       174949                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       174949                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1061693                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1061693                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1061693                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1061693                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  57792466595                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  57792466595                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  57792466595                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  57792466595                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.311779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.311778                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.311779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.311778                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54434.254154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54434.254154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54434.254154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54434.254154                       # average overall mshr miss latency
system.cpu.icache.replacements                1061494                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2168631                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2168639                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1236642                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1236644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  67800972921                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  67800972921                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3405273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3405283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.363155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.363155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54826.678150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54826.589480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       174949                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       174949                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1061693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1061693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  57792466595                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  57792466595                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.311779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.311778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54434.254154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54434.254154                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.990242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3230187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1061631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.042665                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.990087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7872261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7872261                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4345451                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4345457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4345451                       # number of overall hits
system.cpu.dcache.overall_hits::total         4345457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       934696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         934697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       934696                       # number of overall misses
system.cpu.dcache.overall_misses::total        934697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51863518888                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51863518888                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51863518888                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51863518888                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5280147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5280154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5280147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5280154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.177021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.177021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.177021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.177021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55487.044866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55486.985502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55487.044866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55486.985502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2117678                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       241228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             60676                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1718                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.901411                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   140.412107                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       254853                       # number of writebacks
system.cpu.dcache.writebacks::total            254853                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       289217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       289217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       289217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       289217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       645479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       645479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       645479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       645479                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36444410422                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36444410422                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36444410422                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36444410422                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.122246                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122246                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.122246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122246                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56461.031919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56461.031919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56461.031919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56461.031919                       # average overall mshr miss latency
system.cpu.dcache.replacements                 645264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2947757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2947757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       826429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        826429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47106594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47106594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3774186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3774186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.218969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.218969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57000.171219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57000.171219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       286851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       286851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       539578                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       539578                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31877300000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31877300000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.142965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.142965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59078.205561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59078.205561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1397694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1397700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       108267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4756924388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4756924388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1505961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1505968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.071892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43936.974221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43936.568404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2366                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2366                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       105901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       105901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4567110422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4567110422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.070321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43126.225645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43126.225645                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.996826                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4990456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            645264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.733976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.996698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11205636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11205636                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48124731500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  48124721000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               101127356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87525                       # Simulator instruction rate (inst/s)
host_mem_usage                                1012612                       # Number of bytes of host memory used
host_op_rate                                   174218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.51                       # Real time elapsed on the host
host_tick_rate                              231951251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000012                       # Number of instructions simulated
sim_ops                                      39810110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053003                       # Number of seconds simulated
sim_ticks                                 53002624500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1150202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2300149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         3557                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1108758                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6318565                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       656611                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4078820                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3422209                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7547977                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          461318                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       851488                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15567677                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8950069                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1119117                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2389864                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        903395                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1286                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     27376615                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19891957                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     42423084                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.468895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.488925                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     36637765     86.36%     86.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1651576      3.89%     90.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       974007      2.30%     92.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1081578      2.55%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       579723      1.37%     96.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       235661      0.56%     97.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       192377      0.45%     97.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       167002      0.39%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       903395      2.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     42423084                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             127043                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       157763                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19709950                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2406566                       # Number of loads committed
system.switch_cpus.commit.membars                 800                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        97625      0.49%      0.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15796369     79.41%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          417      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          108      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3668      0.02%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           48      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6272      0.03%     79.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        21624      0.11%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        24740      0.12%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34812      0.18%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           12      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         1682      0.01%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            4      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           10      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2385213     11.99%     92.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1492453      7.50%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        21353      0.11%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         5523      0.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19891957                       # Class of committed instruction
system.switch_cpus.commit.refs                3904542                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19891957                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      10.600523                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                10.600523                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12998876                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       55864063                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         25111647                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7314918                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1123251                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        647691                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4560828                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                104203                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2407175                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 13675                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7547977                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3865514                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              18354279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        719081                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        60731                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               30314742                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        39202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        68343                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         2246502                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.071204                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     27550577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1117929                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.285974                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47196383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.314888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.832863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37906839     80.32%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           457007      0.97%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           416498      0.88%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           480045      1.02%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           406243      0.86%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           458056      0.97%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           393651      0.83%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           373700      0.79%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6304344     13.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47196383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            351550                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           175344                       # number of floating regfile writes
system.switch_cpus.idleCycles                58808866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1438927                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3782051                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.350814                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7102969                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2406861                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6689151                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6103989                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        31238                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        99027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3308846                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     47260086                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4696108                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1925035                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      37188077                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          54830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        224106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1123251                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        300832                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        54490                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       270007                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5316                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3794                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3697419                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1810867                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         5316                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1408547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        30380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          38407785                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36068542                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.667696                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          25644728                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.340252                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               36398753                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         46804094                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        29363026                       # number of integer regfile writes
system.switch_cpus.ipc                       0.094335                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.094335                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       589262      1.51%      1.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30708430     78.51%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          890      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           123      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        23436      0.06%     80.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        15579      0.04%     80.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         8556      0.02%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        39100      0.10%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        39019      0.10%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        44618      0.11%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          124      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           17      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         3413      0.01%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            5      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           10      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4977067     12.72%     93.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2564611      6.56%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        62471      0.16%     99.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        36388      0.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       39113119                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          298161                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       583081                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       251569                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       581371                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              571349                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014608                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          506440     88.64%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             4      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            569      0.10%     88.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     88.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           1907      0.33%     89.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            74      0.01%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34263      6.00%     95.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15659      2.74%     97.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5714      1.00%     98.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         6718      1.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38797045                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    125667959                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     35816973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     74051347                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           47164106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          39113119                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        95980                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     27368067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       257077                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        94694                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     34862847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47196383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.828731                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.781284                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35769515     75.79%     75.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2725373      5.77%     81.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2076773      4.40%     85.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1503311      3.19%     89.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1494812      3.17%     92.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1355406      2.87%     95.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1234847      2.62%     97.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       731861      1.55%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       304485      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47196383                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.368973                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3876853                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 25635                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       284213                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       234135                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6103989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3308846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17288837                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             27                       # number of misc regfile writes
system.switch_cpus.numCycles                106005249                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11932992                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21938464                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         424582                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         25582336                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         117446                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        193198                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     125976174                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52818354                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56425702                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7383220                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         408359                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1123251                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1171964                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         34487128                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       507522                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     73520115                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2620                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          102                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2214695                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             88786519                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            99364433                       # The number of ROB writes
system.switch_cpus.timesIdled                  765581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         6025                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1863                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1874206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       385769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3748870                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         387632                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1096015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       119460                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1030495                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               79                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54100                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1096015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3450264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3450264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3450264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81252800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81252800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81252800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1150194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1150194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1150194                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3057229000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6152455750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  53002624500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1767294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       392280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1144818                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1742007                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             396                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           107115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          107116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1145163                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       622131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3434696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2188532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5623228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    146530112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     64132288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210662400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1405488                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7674112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3279845                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327390                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2886191     88.00%     88.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 391791     11.95%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1863      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3279845                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3292075495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1094764605                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1718616752                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       443190                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       280639                       # number of demand (read+write) hits
system.l2.demand_hits::total                   723829                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       443190                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       280639                       # number of overall hits
system.l2.overall_hits::total                  723829                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       701525                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       448607                       # number of demand (read+write) misses
system.l2.demand_misses::total                1150132                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       701525                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       448607                       # number of overall misses
system.l2.overall_misses::total               1150132                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  58255816500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38161183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96417000000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  58255816500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38161183500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96417000000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      1144715                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       729246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1873961                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1144715                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       729246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1873961                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.612838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.615166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.613744                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.612838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.615166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.613744                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83041.682763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85065.956394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83831.247196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83041.682763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85065.956394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83831.247196                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              119460                       # number of writebacks
system.l2.writebacks::total                    119460                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       701513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       448602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1150115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       701513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       448602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1150115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  51240243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33674972503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84915215503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  51240243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33674972503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84915215503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.612828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.615159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.613735                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.612828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.615159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.613735                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73042.471059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75066.478756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73831.934635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73042.471059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75066.478756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73831.934635                       # average overall mshr miss latency
system.l2.replacements                        1405040                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       272820                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           272820                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       272820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       272820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1144448                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1144448                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1144448                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1144448                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       130522                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        130522                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  318                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      1088000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1088000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.196970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.196970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 13948.717949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13948.717949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      1524500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1524500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.196970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.196970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19544.871795                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19544.871795                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        53015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53015                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        54100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4030231000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4030231000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       107115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.505065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.505065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74495.951941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74495.951941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        54100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3489221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3489221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.505065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.505065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64495.767098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64495.767098                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       443190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             443190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       701525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           701525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  58255816500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  58255816500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1144715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1144715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.612838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.612838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83041.682763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83041.682763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       701513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       701513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  51240243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  51240243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.612828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.612828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73042.471059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73042.471059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       227624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       394507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          394507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  34130952500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34130952500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       622131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        622131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.634122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.634122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86515.454732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86515.454732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       394502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       394502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  30185751503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30185751503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.634114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.634114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76516.092448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76516.092448                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     3617352                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1405296                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.574085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.383641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   137.371655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    75.244704                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.169467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.536608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.293925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31383376                       # Number of tag accesses
system.l2.tags.data_accesses                 31383376                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst     44896832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     28710528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73607360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     44896832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      44896832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7645440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7645440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       701513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       448602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1150115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       119460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             119460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    847068092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    541681252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1388749344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    847068092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        847068092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144246442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144246442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144246442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    847068092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    541681252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1532995786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    107441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    701472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    401837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000476334500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6554                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6554                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2240961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1150115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     119460                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1150115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   119460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  46806                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12019                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             68587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            68525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4890                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17256408250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5516545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37943452000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15640.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34390.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   724579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80736                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1150115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               119460                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  579274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  352161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  128051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       405434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.122323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.836783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.114965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183315     45.21%     45.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119829     29.56%     74.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44218     10.91%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22095      5.45%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12684      3.13%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8450      2.08%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5663      1.40%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3030      0.75%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6150      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       405434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.331096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    141.450141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.111144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            822     12.54%     12.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1229     18.75%     31.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         2124     32.41%     63.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1477     22.54%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          632      9.64%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          177      2.70%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           47      0.72%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           22      0.34%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            7      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6554                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.393195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.373282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5254     80.16%     80.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              214      3.27%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              917     13.99%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      2.26%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6554                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               70611776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2995584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6876224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                73607360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7645440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1332.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1388.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53002266500                       # Total gap between requests
system.mem_ctrls.avgGap                      41748.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     44894208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25717568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6876224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 847018584.900451540947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 485213104.871816337109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129733651.208158567548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       701513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       448602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       119460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  22343677750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15599774250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1300223011500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31850.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34774.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10884170.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1285071480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            683031690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3085522440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285460920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4183854480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23636813010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        448322880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33608076900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.083259                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    965923750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1769820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50266880750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1609734420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            855590340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4792103820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          275381100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4183854480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23854292520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        265182240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35836138920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.120084                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    492134000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1769820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50740670500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  53002624500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4690452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4690460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4690452                       # number of overall hits
system.cpu.icache.overall_hits::total         4690460                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      2579687                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2579689                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      2579687                       # number of overall misses
system.cpu.icache.overall_misses::total       2579689                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 143849258145                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 143849258145                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 143849258145                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 143849258145                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7270139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7270149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7270139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7270149                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.354833                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.354833                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.354833                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.354833                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55762.291373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55762.248141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55762.291373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55762.248141                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1338267                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             36873                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.293955                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2206312                       # number of writebacks
system.cpu.icache.writebacks::total           2206312                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       372831                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       372831                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       372831                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       372831                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      2206856                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2206856                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      2206856                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2206856                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 122558539489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 122558539489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 122558539489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 122558539489                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.303551                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.303550                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.303551                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.303550                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55535.358668                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55535.358668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55535.358668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55535.358668                       # average overall mshr miss latency
system.cpu.icache.replacements                2206312                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4690452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4690460                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      2579687                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2579689                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 143849258145                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 143849258145                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7270139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7270149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.354833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.354833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55762.291373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55762.248141                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       372831                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       372831                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      2206856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2206856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 122558539489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 122558539489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.303551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.303550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55535.358668                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55535.358668                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.991086                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6897318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2206858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.125402                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.991013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16747156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16747156                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      8934736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8934742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      8934736                       # number of overall hits
system.cpu.dcache.overall_hits::total         8934742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1996844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1996845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1996844                       # number of overall misses
system.cpu.dcache.overall_misses::total       1996845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 113081332403                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113081332403                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 113081332403                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113081332403                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     10931580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10931587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     10931580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10931587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.182667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.182667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.182667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.182667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56630.028386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56630.000027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56630.028386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56630.000027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4636042                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       549413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            131720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3873                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.196189                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   141.857217                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       527673                       # number of writebacks
system.cpu.dcache.writebacks::total            527673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       621723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       621723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       621723                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       621723                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1375121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1375121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1375121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1375121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  78814748995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78814748995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  78814748995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78814748995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.125793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.125793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.125793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.125793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57314.773751                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57314.773751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57314.773751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57314.773751                       # average overall mshr miss latency
system.cpu.dcache.replacements                1374511                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6148188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6148188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1779355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1779355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 103349753000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 103349753000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7927543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7927543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.224452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.224452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58082.705812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58082.705812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       617124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       617124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1162231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1162231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  69475734500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  69475734500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.146607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.146607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59777.905167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59777.905167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2786548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2786554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       217489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       217490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9731579403                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9731579403                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3004037                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3004044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.072399                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072399                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44745.156780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44744.951046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         4599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       212890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       212890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9339014495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9339014495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.070868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43867.793203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43867.793203                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998489                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10309931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1374575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.500450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.998429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23237749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23237749                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101127356000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 101127345500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
