## Verilog Topics

- [Basics of Verilog](lessons/basics/readme.md)  
- [Data Types](lessons/datatypes/readme.md)  
- [Operators](lessons/operators/readme.md)  
- [Procedural Constructs](lessons/procedural_constructs/readme.md)  
- [Timing and Delays](lessons/timing_and_delays/readme.md)  
- [Procedural Blocks and Tasks](lessons/procedural_blocks_and_tasks/readme.md)  
- [Instantiation and Hierarchical Design](lessons/instantiation/readme.md)  
- [Dataflow Modelling](lessons/dataflow_modelling/readme.md)
- [Behavioral Modelling](lessons/behavioral_modelling/readme.md)
- [Gate-Level Modeling](lessons/gate_level_modeling/readme.md) 
- [Finite State Machines (FSMs)](lessons/fsms/readme.md)  
- [Testbenches and Simulation](lessons/testbenches/readme.md)  
- [Timing Analysis and Delays](lessons/timing_analysis/readme.md)  
- [Memory and Storage](lessons/memory/readme.md)   
- [Generate Constructs](lessons/generate_constructs/readme.md)  
- [SystemVerilog Enhancements](lessons/systemverilog_enhancements/readme.md)  


## Projects

