

================================================================
== Vitis HLS Report for 'node13'
================================================================
* Date:           Tue Sep 24 20:57:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      524|      524|  1.745 us|  1.745 us|  524|  524|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop60_loop61  |      522|      522|        12|          1|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      333|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|     2544|     1584|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      207|    -|
|Register             |        -|     -|     1319|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     3863|     2124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1234  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1235  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1236  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1237  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1238  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1239  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1240  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1241  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1242     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1243     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1244     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1245     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1246     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1247     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1248     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1249     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  16| 2544| 1584|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln444_fu_399_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln445_fu_434_p2                 |         +|   0|  0|  12|           5|           1|
    |ap_condition_545                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln444_fu_393_p2                |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln445_fu_408_p2                |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_00001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |select_ln444_fu_414_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln454_1_fu_528_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_2_fu_539_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_3_fu_550_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_4_fu_561_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_5_fu_572_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_6_fu_583_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_7_fu_594_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln454_fu_517_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 333|          45|         283|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v175_load            |   9|          2|    5|         10|
    |indvar_flatten_fu_96                  |   9|          2|   10|         20|
    |real_start                            |   9|          2|    1|          2|
    |v175_fu_92                            |   9|          2|    5|         10|
    |v276_0_blk_n                          |   9|          2|    1|          2|
    |v276_1_blk_n                          |   9|          2|    1|          2|
    |v276_2_blk_n                          |   9|          2|    1|          2|
    |v276_3_blk_n                          |   9|          2|    1|          2|
    |v276_4_blk_n                          |   9|          2|    1|          2|
    |v276_5_blk_n                          |   9|          2|    1|          2|
    |v276_6_blk_n                          |   9|          2|    1|          2|
    |v276_7_blk_n                          |   9|          2|    1|          2|
    |v277_0_blk_n                          |   9|          2|    1|          2|
    |v277_1_blk_n                          |   9|          2|    1|          2|
    |v277_2_blk_n                          |   9|          2|    1|          2|
    |v277_3_blk_n                          |   9|          2|    1|          2|
    |v277_4_blk_n                          |   9|          2|    1|          2|
    |v277_5_blk_n                          |   9|          2|    1|          2|
    |v277_6_blk_n                          |   9|          2|    1|          2|
    |v277_7_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 207|         46|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_96               |  10|   0|   10|          0|
    |select_ln454_1_reg_873             |  32|   0|   32|          0|
    |select_ln454_2_reg_878             |  32|   0|   32|          0|
    |select_ln454_3_reg_883             |  32|   0|   32|          0|
    |select_ln454_4_reg_888             |  32|   0|   32|          0|
    |select_ln454_5_reg_893             |  32|   0|   32|          0|
    |select_ln454_6_reg_898             |  32|   0|   32|          0|
    |select_ln454_7_reg_903             |  32|   0|   32|          0|
    |select_ln454_reg_868               |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v175_fu_92                         |   5|   0|    5|          0|
    |v180_1_reg_826                     |  32|   0|   32|          0|
    |v180_1_reg_826_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_2_reg_832                     |  32|   0|   32|          0|
    |v180_2_reg_832_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_3_reg_838                     |  32|   0|   32|          0|
    |v180_3_reg_838_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_4_reg_844                     |  32|   0|   32|          0|
    |v180_4_reg_844_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_5_reg_850                     |  32|   0|   32|          0|
    |v180_5_reg_850_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_6_reg_856                     |  32|   0|   32|          0|
    |v180_6_reg_856_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_7_reg_862                     |  32|   0|   32|          0|
    |v180_7_reg_862_pp0_iter9_reg       |  32|   0|   32|          0|
    |v180_reg_820                       |  32|   0|   32|          0|
    |v180_reg_820_pp0_iter9_reg         |  32|   0|   32|          0|
    |v253_0_load_reg_665                |  32|   0|   32|          0|
    |v253_1_load_reg_675                |  32|   0|   32|          0|
    |v253_2_load_reg_685                |  32|   0|   32|          0|
    |v253_3_load_reg_695                |  32|   0|   32|          0|
    |v253_4_load_reg_705                |  32|   0|   32|          0|
    |v253_5_load_reg_715                |  32|   0|   32|          0|
    |v253_6_load_reg_725                |  32|   0|   32|          0|
    |v253_7_load_reg_735                |  32|   0|   32|          0|
    |v277_0_read_reg_660                |  32|   0|   32|          0|
    |v277_1_read_reg_670                |  32|   0|   32|          0|
    |v277_2_read_reg_680                |  32|   0|   32|          0|
    |v277_3_read_reg_690                |  32|   0|   32|          0|
    |v277_4_read_reg_700                |  32|   0|   32|          0|
    |v277_5_read_reg_710                |  32|   0|   32|          0|
    |v277_6_read_reg_720                |  32|   0|   32|          0|
    |v277_7_read_reg_730                |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1319|   0| 1319|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        node13|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        node13|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        node13|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        node13|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|        node13|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|        node13|  return value|
|v277_0_dout            |   in|   32|     ap_fifo|        v277_0|       pointer|
|v277_0_num_data_valid  |   in|   10|     ap_fifo|        v277_0|       pointer|
|v277_0_fifo_cap        |   in|   10|     ap_fifo|        v277_0|       pointer|
|v277_0_empty_n         |   in|    1|     ap_fifo|        v277_0|       pointer|
|v277_0_read            |  out|    1|     ap_fifo|        v277_0|       pointer|
|v277_1_dout            |   in|   32|     ap_fifo|        v277_1|       pointer|
|v277_1_num_data_valid  |   in|   10|     ap_fifo|        v277_1|       pointer|
|v277_1_fifo_cap        |   in|   10|     ap_fifo|        v277_1|       pointer|
|v277_1_empty_n         |   in|    1|     ap_fifo|        v277_1|       pointer|
|v277_1_read            |  out|    1|     ap_fifo|        v277_1|       pointer|
|v277_2_dout            |   in|   32|     ap_fifo|        v277_2|       pointer|
|v277_2_num_data_valid  |   in|   10|     ap_fifo|        v277_2|       pointer|
|v277_2_fifo_cap        |   in|   10|     ap_fifo|        v277_2|       pointer|
|v277_2_empty_n         |   in|    1|     ap_fifo|        v277_2|       pointer|
|v277_2_read            |  out|    1|     ap_fifo|        v277_2|       pointer|
|v277_3_dout            |   in|   32|     ap_fifo|        v277_3|       pointer|
|v277_3_num_data_valid  |   in|   10|     ap_fifo|        v277_3|       pointer|
|v277_3_fifo_cap        |   in|   10|     ap_fifo|        v277_3|       pointer|
|v277_3_empty_n         |   in|    1|     ap_fifo|        v277_3|       pointer|
|v277_3_read            |  out|    1|     ap_fifo|        v277_3|       pointer|
|v277_4_dout            |   in|   32|     ap_fifo|        v277_4|       pointer|
|v277_4_num_data_valid  |   in|   10|     ap_fifo|        v277_4|       pointer|
|v277_4_fifo_cap        |   in|   10|     ap_fifo|        v277_4|       pointer|
|v277_4_empty_n         |   in|    1|     ap_fifo|        v277_4|       pointer|
|v277_4_read            |  out|    1|     ap_fifo|        v277_4|       pointer|
|v277_5_dout            |   in|   32|     ap_fifo|        v277_5|       pointer|
|v277_5_num_data_valid  |   in|   10|     ap_fifo|        v277_5|       pointer|
|v277_5_fifo_cap        |   in|   10|     ap_fifo|        v277_5|       pointer|
|v277_5_empty_n         |   in|    1|     ap_fifo|        v277_5|       pointer|
|v277_5_read            |  out|    1|     ap_fifo|        v277_5|       pointer|
|v277_6_dout            |   in|   32|     ap_fifo|        v277_6|       pointer|
|v277_6_num_data_valid  |   in|   10|     ap_fifo|        v277_6|       pointer|
|v277_6_fifo_cap        |   in|   10|     ap_fifo|        v277_6|       pointer|
|v277_6_empty_n         |   in|    1|     ap_fifo|        v277_6|       pointer|
|v277_6_read            |  out|    1|     ap_fifo|        v277_6|       pointer|
|v277_7_dout            |   in|   32|     ap_fifo|        v277_7|       pointer|
|v277_7_num_data_valid  |   in|   10|     ap_fifo|        v277_7|       pointer|
|v277_7_fifo_cap        |   in|   10|     ap_fifo|        v277_7|       pointer|
|v277_7_empty_n         |   in|    1|     ap_fifo|        v277_7|       pointer|
|v277_7_read            |  out|    1|     ap_fifo|        v277_7|       pointer|
|v276_0_din             |  out|   32|     ap_fifo|        v276_0|       pointer|
|v276_0_num_data_valid  |   in|   10|     ap_fifo|        v276_0|       pointer|
|v276_0_fifo_cap        |   in|   10|     ap_fifo|        v276_0|       pointer|
|v276_0_full_n          |   in|    1|     ap_fifo|        v276_0|       pointer|
|v276_0_write           |  out|    1|     ap_fifo|        v276_0|       pointer|
|v276_1_din             |  out|   32|     ap_fifo|        v276_1|       pointer|
|v276_1_num_data_valid  |   in|   10|     ap_fifo|        v276_1|       pointer|
|v276_1_fifo_cap        |   in|   10|     ap_fifo|        v276_1|       pointer|
|v276_1_full_n          |   in|    1|     ap_fifo|        v276_1|       pointer|
|v276_1_write           |  out|    1|     ap_fifo|        v276_1|       pointer|
|v276_2_din             |  out|   32|     ap_fifo|        v276_2|       pointer|
|v276_2_num_data_valid  |   in|   10|     ap_fifo|        v276_2|       pointer|
|v276_2_fifo_cap        |   in|   10|     ap_fifo|        v276_2|       pointer|
|v276_2_full_n          |   in|    1|     ap_fifo|        v276_2|       pointer|
|v276_2_write           |  out|    1|     ap_fifo|        v276_2|       pointer|
|v276_3_din             |  out|   32|     ap_fifo|        v276_3|       pointer|
|v276_3_num_data_valid  |   in|   10|     ap_fifo|        v276_3|       pointer|
|v276_3_fifo_cap        |   in|   10|     ap_fifo|        v276_3|       pointer|
|v276_3_full_n          |   in|    1|     ap_fifo|        v276_3|       pointer|
|v276_3_write           |  out|    1|     ap_fifo|        v276_3|       pointer|
|v276_4_din             |  out|   32|     ap_fifo|        v276_4|       pointer|
|v276_4_num_data_valid  |   in|   10|     ap_fifo|        v276_4|       pointer|
|v276_4_fifo_cap        |   in|   10|     ap_fifo|        v276_4|       pointer|
|v276_4_full_n          |   in|    1|     ap_fifo|        v276_4|       pointer|
|v276_4_write           |  out|    1|     ap_fifo|        v276_4|       pointer|
|v276_5_din             |  out|   32|     ap_fifo|        v276_5|       pointer|
|v276_5_num_data_valid  |   in|   10|     ap_fifo|        v276_5|       pointer|
|v276_5_fifo_cap        |   in|   10|     ap_fifo|        v276_5|       pointer|
|v276_5_full_n          |   in|    1|     ap_fifo|        v276_5|       pointer|
|v276_5_write           |  out|    1|     ap_fifo|        v276_5|       pointer|
|v276_6_din             |  out|   32|     ap_fifo|        v276_6|       pointer|
|v276_6_num_data_valid  |   in|   10|     ap_fifo|        v276_6|       pointer|
|v276_6_fifo_cap        |   in|   10|     ap_fifo|        v276_6|       pointer|
|v276_6_full_n          |   in|    1|     ap_fifo|        v276_6|       pointer|
|v276_6_write           |  out|    1|     ap_fifo|        v276_6|       pointer|
|v276_7_din             |  out|   32|     ap_fifo|        v276_7|       pointer|
|v276_7_num_data_valid  |   in|   10|     ap_fifo|        v276_7|       pointer|
|v276_7_fifo_cap        |   in|   10|     ap_fifo|        v276_7|       pointer|
|v276_7_full_n          |   in|    1|     ap_fifo|        v276_7|       pointer|
|v276_7_write           |  out|    1|     ap_fifo|        v276_7|       pointer|
|v253_0_address0        |  out|    4|   ap_memory|        v253_0|         array|
|v253_0_ce0             |  out|    1|   ap_memory|        v253_0|         array|
|v253_0_q0              |   in|   32|   ap_memory|        v253_0|         array|
|v253_1_address0        |  out|    4|   ap_memory|        v253_1|         array|
|v253_1_ce0             |  out|    1|   ap_memory|        v253_1|         array|
|v253_1_q0              |   in|   32|   ap_memory|        v253_1|         array|
|v253_2_address0        |  out|    4|   ap_memory|        v253_2|         array|
|v253_2_ce0             |  out|    1|   ap_memory|        v253_2|         array|
|v253_2_q0              |   in|   32|   ap_memory|        v253_2|         array|
|v253_3_address0        |  out|    4|   ap_memory|        v253_3|         array|
|v253_3_ce0             |  out|    1|   ap_memory|        v253_3|         array|
|v253_3_q0              |   in|   32|   ap_memory|        v253_3|         array|
|v253_4_address0        |  out|    4|   ap_memory|        v253_4|         array|
|v253_4_ce0             |  out|    1|   ap_memory|        v253_4|         array|
|v253_4_q0              |   in|   32|   ap_memory|        v253_4|         array|
|v253_5_address0        |  out|    4|   ap_memory|        v253_5|         array|
|v253_5_ce0             |  out|    1|   ap_memory|        v253_5|         array|
|v253_5_q0              |   in|   32|   ap_memory|        v253_5|         array|
|v253_6_address0        |  out|    4|   ap_memory|        v253_6|         array|
|v253_6_ce0             |  out|    1|   ap_memory|        v253_6|         array|
|v253_6_q0              |   in|   32|   ap_memory|        v253_6|         array|
|v253_7_address0        |  out|    4|   ap_memory|        v253_7|         array|
|v253_7_ce0             |  out|    1|   ap_memory|        v253_7|         array|
|v253_7_q0              |   in|   32|   ap_memory|        v253_7|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

