Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 203a2a8d5a464168adb4e0478d940e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Modem_tb_behav xil_defaultlib.Modem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/work/Izhevsk_project_2/FPGA/test/transmitter.v" Line 1. Module transmitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.Modem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modem_tb_behav
