Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Tue Jul 18 12:22:15 2023
| Host             : DESKTOP-6OVABTC running 64-bit major release  (build 9200)
| Command          : report_power -file tinyriscv_soc_top_power_routed.rpt -pb tinyriscv_soc_top_power_summary_routed.pb -rpx tinyriscv_soc_top_power_routed.rpx
| Design           : tinyriscv_soc_top
| Device           : xczu2cg-sfvc784-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 12.344       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.021       |
| Device Static (W)        | 0.324        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 70.9         |
| Junction Temperature (C) | 54.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     5.031 |     7789 |       --- |             --- |
|   LUT as Logic |     4.784 |     3704 |     47232 |            7.84 |
|   CARRY8       |     0.176 |       74 |      8820 |            0.84 |
|   Register     |     0.069 |     2916 |     94464 |            3.09 |
|   BUFG         |     0.001 |        2 |        24 |            8.33 |
|   Others       |     0.000 |       86 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |      256 |     70560 |            0.36 |
| Signals        |     4.862 |     6496 |       --- |             --- |
| Block RAM      |     0.640 |       12 |       150 |            8.00 |
| DSPs           |     0.534 |        4 |       240 |            1.67 |
| I/O            |     0.954 |       11 |       252 |            4.37 |
| Static Power   |     0.324 |          |           |                 |
| Total          |    12.344 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |    13.132 |      12.999 |      0.133 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.027 |       0.025 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.045 |       0.000 |      0.045 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.181 |       0.156 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.210 |       0.203 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
* The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| tinyriscv_soc_top                         |    12.021 |
|   clk_IBUF_inst                           |     0.148 |
|   gpio_0                                  |     0.003 |
|     u_vld_rdy                             |     0.002 |
|       vld_dff                             |     0.002 |
|   gpio_IOBUF[0]_inst                      |     0.007 |
|   jtag_TCK_IBUF_inst                      |     0.156 |
|   jtag_TDI_IBUF_inst                      |     0.152 |
|   jtag_TMS_IBUF_inst                      |     0.153 |
|   timer_0                                 |     0.014 |
|     u_vld_rdy                             |     0.001 |
|       vld_dff                             |     0.001 |
|   u_jtag_top                              |     0.662 |
|     u_jtag_dm                             |     0.568 |
|       rx                                  |     0.014 |
|       tx                                  |     0.053 |
|     u_jtag_driver                         |     0.094 |
|       rx                                  |     0.050 |
|   u_ram                                   |     0.506 |
|     u_gen_ram                             |     0.505 |
|     u_vld_rdy                             |     0.001 |
|       vld_dff                             |     0.001 |
|   u_rom                                   |     0.353 |
|     u_gen_ram                             |     0.350 |
|     u_vld_rdy                             |     0.003 |
|       vld_dff                             |     0.003 |
|   u_rst_ctrl                              |     0.016 |
|     ext_rst_sync                          |     0.015 |
|       ticks_sync[1].dp_is_not_0.rst_0_dff |     0.015 |
|   u_tinyriscv_core                        |     9.320 |
|     u_clint                               |     0.399 |
|       id_state_dff                        |     0.001 |
|       if_state_dff                        |     0.002 |
|       pc_state_dff                        |     0.001 |
|     u_csr_reg                             |     0.248 |
|     u_exu                                 |     1.983 |
|       u_exu_muldiv                        |     1.982 |
|     u_gpr_reg                             |     0.003 |
|       gpr_rw[11].not_x0.rf_dff            |     0.002 |
|     u_idu_exu                             |     6.409 |
|       info_bus_ff                         |     6.374 |
|       pc_ff                               |     0.001 |
|       rd_waddr_ff                         |     0.027 |
|       rd_we_ff                            |     0.006 |
|     u_ifu                                 |     0.091 |
|       pc_dff                              |     0.076 |
|     u_ifu_idu                             |     0.187 |
|       inst_addr_ff                        |     0.059 |
|       inst_ff                             |     0.128 |
|   uart_0                                  |     0.014 |
|     u_vld_rdy                             |     0.002 |
|       vld_dff                             |     0.002 |
|   uart_rx_pin_IBUF_inst                   |     0.156 |
+-------------------------------------------+-----------+


