0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/tasks/Micro_Circuits_Design/Task3/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task3/project_3/project_3.srcs/sim_1/new/tb_task3.sv,1732620234,systemVerilog,,,,tb_task3,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task3/project_3/project_3.srcs/sources_1/new/adder4bit.sv,1732619672,systemVerilog,,/home/it/Desktop/tasks/Micro_Circuits_Design/Task3/project_3/project_3.srcs/sources_1/new/task3.sv,,adder4bit,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task3/project_3/project_3.srcs/sources_1/new/task3.sv,1732619907,systemVerilog,,/home/it/Desktop/tasks/Micro_Circuits_Design/Task3/project_3/project_3.srcs/sim_1/new/tb_task3.sv,,task3,,,,,,,,
