/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_48z;
  reg [2:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  reg [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[112] ? in_data[185] : in_data[140];
  assign celloutsig_0_41z = ~(celloutsig_0_6z[1] & celloutsig_0_11z);
  assign celloutsig_0_48z = ~(celloutsig_0_13z[1] & celloutsig_0_41z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[1] & celloutsig_1_4z);
  assign celloutsig_0_19z = ~(celloutsig_0_5z & celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | in_data[78]) & celloutsig_0_4z[5]);
  assign celloutsig_0_16z = in_data[45] | celloutsig_0_10z;
  assign celloutsig_0_7z = celloutsig_0_4z[6:2] & { in_data[6:5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_4z[1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } === in_data[92:85];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z } === { in_data[85:74], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[93:80], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z } || { in_data[92:77], celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[61:51] < { in_data[44:38], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z[14:13], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[112:106], celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z } < { in_data[65:57], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z } < { celloutsig_0_21z[8:4], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[161:159] : in_data[169:167];
  assign celloutsig_1_19z = celloutsig_1_18z ? { celloutsig_1_2z[3], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, 1'h1 } : { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_0z, celloutsig_1_2z } != in_data[103:97];
  assign celloutsig_1_14z = { in_data[152:150], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_4z } != { celloutsig_1_10z[5:2], celloutsig_1_10z[2], celloutsig_1_10z[0] };
  assign celloutsig_1_18z = { celloutsig_1_16z[2:1], celloutsig_1_14z, celloutsig_1_15z } != { in_data[181:179], celloutsig_1_17z };
  assign celloutsig_0_4z = - { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_13z = - celloutsig_0_7z[3:1];
  assign celloutsig_0_21z = - { in_data[82:73], celloutsig_0_19z };
  assign celloutsig_0_9z = ~ { celloutsig_0_7z[3:1], celloutsig_0_12z };
  assign celloutsig_0_12z = & { in_data[55:46], celloutsig_0_0z };
  assign celloutsig_1_9z = | in_data[111:100];
  assign celloutsig_0_22z = | { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_1_0z = | in_data[146:131];
  assign celloutsig_0_17z = | { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_6z[2:1] };
  assign celloutsig_0_2z = | in_data[52:50];
  assign celloutsig_0_0z = ~^ in_data[79:56];
  assign celloutsig_1_17z = ~^ { celloutsig_1_8z[10:4], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_15z = ^ { in_data[189:185], celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_6z = { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_5z } ^ in_data[51:48];
  assign celloutsig_1_16z = { celloutsig_1_10z[3:2], celloutsig_1_9z } ^ { celloutsig_1_8z[9:8], celloutsig_1_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_49z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_49z = { celloutsig_0_23z, celloutsig_0_41z, celloutsig_0_20z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[175:173], celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 24'h000000;
    else if (clkin_data[0]) celloutsig_1_8z = in_data[176:153];
  assign celloutsig_1_13z = ~((celloutsig_1_4z & celloutsig_1_9z) | (celloutsig_1_10z[0] & celloutsig_1_8z[3]));
  assign { celloutsig_1_10z[5:2], celloutsig_1_10z[0] } = ~ { celloutsig_1_8z[18:16], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z[1] = celloutsig_1_10z[2];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
