{
    "designs": [
        {
            "path": "examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v",
            "module": "cv32e40p_fp_wrapper",
            "max_depth": 3,
            "is_raw": false
        },
        {
            "path": "examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v",
            "module": "soc_interconnect_wrap",
            "max_depth": 3,
            "is_raw": false
        },
        {
            "path": "examples/fixtures/larger_designs/json/hackatdac18/soc_peripherals_netlist.json",
            "module": "soc_peripherals",
            "max_depth": 2,
            "is_raw": true
        },
        {
            "path": "examples/fixtures/larger_designs/json/hackatdac18/udma_core_netlist.json",
            "module": "udma_core",
            "max_depth": 3,
            "is_raw": true
        },
        {
            "path": "examples/fixtures/larger_designs/json/hackatdac21/openpiton_tile.json",
            "module": "tile",
            "max_depth": 2,
            "is_raw": true
        },
        {
            "path": "examples/fixtures/larger_designs/json/hummingbirdv2/e203_soc_netlist.json",
            "module": "e203_soc_top",
            "max_depth": 3,
            "is_raw": true
        }
    ]
}