[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Cell/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/Cell/dut.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/Cell/cell.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/Cell/dut.sv".
AST_DEBUG_BEGIN
Count: 52
LIB: work
FILE: ${SURELOG_DIR}/tests/Cell/dut.sv
n<> u<51> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<51> s<50> l<1:1>
  n<> u<50> t<Source_text> p<51> c<49> l<1:1> el<4:10>
    n<> u<49> t<Description> p<50> c<48> l<1:1> el<4:10>
      n<> u<48> t<Module_declaration> p<49> c<6> l<1:1> el<4:10>
        n<> u<6> t<Module_nonansi_header> p<48> c<2> s<26> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<26> t<Module_item> p<48> c<25> s<46> l<2:4> el<2:35>
          n<> u<25> t<Non_port_module_item> p<26> c<24> l<2:4> el<2:35>
            n<> u<24> t<Module_or_generate_item> p<25> c<23> l<2:4> el<2:35>
              n<> u<23> t<Module_instantiation> p<24> c<7> l<2:4> el<2:35>
                n<middleman> u<7> t<STRING_CONST> p<23> s<17> l<2:4> el<2:13>
                n<> u<17> t<Parameter_value_assignment> p<23> c<16> s<22> l<2:14> el<2:27>
                  n<> u<16> t<Parameter_assignment_list> p<17> c<15> l<2:16> el<2:26>
                    n<> u<15> t<Named_parameter_assignment> p<16> c<8> l<2:16> el<2:26>
                      n<invert> u<8> t<STRING_CONST> p<15> s<14> l<2:17> el<2:23>
                      n<> u<14> t<Param_expression> p<15> c<13> l<2:24> el<2:25>
                        n<> u<13> t<Mintypmax_expression> p<14> c<12> l<2:24> el<2:25>
                          n<> u<12> t<Expression> p<13> c<11> l<2:24> el<2:25>
                            n<> u<11> t<Primary> p<12> c<10> l<2:24> el<2:25>
                              n<> u<10> t<Primary_literal> p<11> c<9> l<2:24> el<2:25>
                                n<1> u<9> t<INT_CONST> p<10> l<2:24> el<2:25>
                n<> u<22> t<Hierarchical_instance> p<23> c<19> l<2:28> el<2:34>
                  n<> u<19> t<Name_of_instance> p<22> c<18> s<21> l<2:28> el<2:32>
                    n<mdl1> u<18> t<STRING_CONST> p<19> l<2:28> el<2:32>
                  n<> u<21> t<Port_connection_list> p<22> c<20> l<2:33> el<2:33>
                    n<> u<20> t<Ordered_port_connection> p<21> l<2:33> el<2:33>
        n<> u<46> t<Module_item> p<48> c<45> s<47> l<3:4> el<3:35>
          n<> u<45> t<Non_port_module_item> p<46> c<44> l<3:4> el<3:35>
            n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:4> el<3:35>
              n<> u<43> t<Module_instantiation> p<44> c<27> l<3:4> el<3:35>
                n<middleman> u<27> t<STRING_CONST> p<43> s<37> l<3:4> el<3:13>
                n<> u<37> t<Parameter_value_assignment> p<43> c<36> s<42> l<3:14> el<3:27>
                  n<> u<36> t<Parameter_assignment_list> p<37> c<35> l<3:16> el<3:26>
                    n<> u<35> t<Named_parameter_assignment> p<36> c<28> l<3:16> el<3:26>
                      n<invert> u<28> t<STRING_CONST> p<35> s<34> l<3:17> el<3:23>
                      n<> u<34> t<Param_expression> p<35> c<33> l<3:24> el<3:25>
                        n<> u<33> t<Mintypmax_expression> p<34> c<32> l<3:24> el<3:25>
                          n<> u<32> t<Expression> p<33> c<31> l<3:24> el<3:25>
                            n<> u<31> t<Primary> p<32> c<30> l<3:24> el<3:25>
                              n<> u<30> t<Primary_literal> p<31> c<29> l<3:24> el<3:25>
                                n<0> u<29> t<INT_CONST> p<30> l<3:24> el<3:25>
                n<> u<42> t<Hierarchical_instance> p<43> c<39> l<3:28> el<3:34>
                  n<> u<39> t<Name_of_instance> p<42> c<38> s<41> l<3:28> el<3:32>
                    n<mdl0> u<38> t<STRING_CONST> p<39> l<3:28> el<3:32>
                  n<> u<41> t<Port_connection_list> p<42> c<40> l<3:33> el<3:33>
                    n<> u<40> t<Ordered_port_connection> p<41> l<3:33> el<3:33>
        n<> u<47> t<ENDMODULE> p<48> l<4:1> el<4:10>
AST_DEBUG_END
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/Cell/cell.v".
AST_DEBUG_BEGIN
Count: 121
LIB: work
FILE: ${SURELOG_DIR}/tests/Cell/cell.v
n<> u<120> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<120> s<119> l<1:1>
  n<> u<119> t<Source_text> p<120> c<77> l<1:1> el<10:10>
    n<> u<77> t<Description> p<119> c<76> s<118> l<1:1> el<6:10>
      n<> u<76> t<Module_declaration> p<77> c<19> l<1:1> el<6:10>
        n<> u<19> t<Module_nonansi_header> p<76> c<2> s<46> l<1:1> el<1:44>
          n<module> u<2> t<Module_keyword> p<19> s<3> l<1:1> el<1:7>
          n<assigner> u<3> t<STRING_CONST> p<19> s<4> l<1:8> el<1:16>
          n<> u<4> t<Package_import_declaration_list> p<19> s<17> l<1:17> el<1:17>
          n<> u<17> t<Parameter_port_list> p<19> c<16> s<18> l<1:17> el<1:40>
            n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<1:19> el<1:39>
              n<> u<15> t<Parameter_declaration> p<16> c<5> l<1:19> el<1:39>
                n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<1:29> el<1:29>
                n<> u<14> t<Param_assignment_list> p<15> c<13> l<1:29> el<1:39>
                  n<> u<13> t<Param_assignment> p<14> c<6> l<1:29> el<1:39>
                    n<invert> u<6> t<STRING_CONST> p<13> s<12> l<1:29> el<1:35>
                    n<> u<12> t<Constant_param_expression> p<13> c<11> l<1:38> el<1:39>
                      n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<1:38> el<1:39>
                        n<> u<10> t<Constant_expression> p<11> c<9> l<1:38> el<1:39>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<1:38> el<1:39>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<1:38> el<1:39>
                              n<0> u<7> t<INT_CONST> p<8> l<1:38> el<1:39>
          n<> u<18> t<Port_list> p<19> l<1:41> el<1:43>
        n<> u<46> t<Module_item> p<76> c<45> s<74> l<2:3> el<3:22>
          n<> u<45> t<Non_port_module_item> p<46> c<44> l<2:3> el<3:22>
            n<> u<44> t<Module_or_generate_item> p<45> c<43> l<2:3> el<3:22>
              n<> u<43> t<Module_common_item> p<44> c<42> l<2:3> el<3:22>
                n<> u<42> t<Conditional_generate_construct> p<43> c<41> l<2:3> el<3:22>
                  n<> u<41> t<If_generate_construct> p<42> c<40> l<2:3> el<3:22>
                    n<> u<40> t<IF> p<41> s<24> l<2:3> el<2:5>
                    n<> u<24> t<Constant_expression> p<41> c<23> s<39> l<2:7> el<2:14>
                      n<> u<23> t<Unary_Not> p<24> s<22> l<2:7> el<2:8>
                      n<> u<22> t<Constant_primary> p<24> c<21> l<2:8> el<2:14>
                        n<> u<21> t<Primary_literal> p<22> c<20> l<2:8> el<2:14>
                          n<invert> u<20> t<STRING_CONST> p<21> l<2:8> el<2:14>
                    n<> u<39> t<Generate_item> p<41> c<38> l<3:5> el<3:22>
                      n<> u<38> t<Module_or_generate_item> p<39> c<37> l<3:5> el<3:22>
                        n<> u<37> t<Module_common_item> p<38> c<36> l<3:5> el<3:22>
                          n<> u<36> t<Continuous_assign> p<37> c<35> l<3:5> el<3:22>
                            n<> u<35> t<Net_assignment_list> p<36> c<34> l<3:12> el<3:21>
                              n<> u<34> t<Net_assignment> p<35> c<29> l<3:12> el<3:21>
                                n<> u<29> t<Net_lvalue> p<34> c<26> s<33> l<3:12> el<3:15>
                                  n<> u<26> t<Ps_or_hierarchical_identifier> p<29> c<25> s<28> l<3:12> el<3:15>
                                    n<out> u<25> t<STRING_CONST> p<26> l<3:12> el<3:15>
                                  n<> u<28> t<Constant_select> p<29> c<27> l<3:16> el<3:16>
                                    n<> u<27> t<Constant_bit_select> p<28> l<3:16> el<3:16>
                                n<> u<33> t<Expression> p<34> c<32> l<3:18> el<3:21>
                                  n<> u<32> t<Primary> p<33> c<31> l<3:18> el<3:21>
                                    n<> u<31> t<Primary_literal> p<32> c<30> l<3:18> el<3:21>
                                      n<inp> u<30> t<STRING_CONST> p<31> l<3:18> el<3:21>
        n<> u<74> t<Module_item> p<76> c<73> s<75> l<4:3> el<5:23>
          n<> u<73> t<Non_port_module_item> p<74> c<72> l<4:3> el<5:23>
            n<> u<72> t<Module_or_generate_item> p<73> c<71> l<4:3> el<5:23>
              n<> u<71> t<Module_common_item> p<72> c<70> l<4:3> el<5:23>
                n<> u<70> t<Conditional_generate_construct> p<71> c<69> l<4:3> el<5:23>
                  n<> u<69> t<If_generate_construct> p<70> c<68> l<4:3> el<5:23>
                    n<> u<68> t<IF> p<69> s<50> l<4:3> el<4:5>
                    n<> u<50> t<Constant_expression> p<69> c<49> s<67> l<4:7> el<4:13>
                      n<> u<49> t<Constant_primary> p<50> c<48> l<4:7> el<4:13>
                        n<> u<48> t<Primary_literal> p<49> c<47> l<4:7> el<4:13>
                          n<invert> u<47> t<STRING_CONST> p<48> l<4:7> el<4:13>
                    n<> u<67> t<Generate_item> p<69> c<66> l<5:5> el<5:23>
                      n<> u<66> t<Module_or_generate_item> p<67> c<65> l<5:5> el<5:23>
                        n<> u<65> t<Module_common_item> p<66> c<64> l<5:5> el<5:23>
                          n<> u<64> t<Continuous_assign> p<65> c<63> l<5:5> el<5:23>
                            n<> u<63> t<Net_assignment_list> p<64> c<62> l<5:12> el<5:22>
                              n<> u<62> t<Net_assignment> p<63> c<55> l<5:12> el<5:22>
                                n<> u<55> t<Net_lvalue> p<62> c<52> s<61> l<5:12> el<5:15>
                                  n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<5:12> el<5:15>
                                    n<out> u<51> t<STRING_CONST> p<52> l<5:12> el<5:15>
                                  n<> u<54> t<Constant_select> p<55> c<53> l<5:16> el<5:16>
                                    n<> u<53> t<Constant_bit_select> p<54> l<5:16> el<5:16>
                                n<> u<61> t<Expression> p<62> c<60> l<5:18> el<5:22>
                                  n<> u<60> t<Unary_Tilda> p<61> s<59> l<5:18> el<5:19>
                                  n<> u<59> t<Expression> p<61> c<58> l<5:19> el<5:22>
                                    n<> u<58> t<Primary> p<59> c<57> l<5:19> el<5:22>
                                      n<> u<57> t<Primary_literal> p<58> c<56> l<5:19> el<5:22>
                                        n<inp> u<56> t<STRING_CONST> p<57> l<5:19> el<5:22>
        n<> u<75> t<ENDMODULE> p<76> l<6:1> el<6:10>
    n<> u<118> t<Description> p<119> c<117> l<8:1> el<10:10>
      n<> u<117> t<Module_declaration> p<118> c<95> l<8:1> el<10:10>
        n<> u<95> t<Module_nonansi_header> p<117> c<78> s<115> l<8:1> el<8:45>
          n<module> u<78> t<Module_keyword> p<95> s<79> l<8:1> el<8:7>
          n<middleman> u<79> t<STRING_CONST> p<95> s<80> l<8:8> el<8:17>
          n<> u<80> t<Package_import_declaration_list> p<95> s<93> l<8:18> el<8:18>
          n<> u<93> t<Parameter_port_list> p<95> c<92> s<94> l<8:18> el<8:41>
            n<> u<92> t<Parameter_port_declaration> p<93> c<91> l<8:20> el<8:40>
              n<> u<91> t<Parameter_declaration> p<92> c<81> l<8:20> el<8:40>
                n<> u<81> t<Data_type_or_implicit> p<91> s<90> l<8:30> el<8:30>
                n<> u<90> t<Param_assignment_list> p<91> c<89> l<8:30> el<8:40>
                  n<> u<89> t<Param_assignment> p<90> c<82> l<8:30> el<8:40>
                    n<invert> u<82> t<STRING_CONST> p<89> s<88> l<8:30> el<8:36>
                    n<> u<88> t<Constant_param_expression> p<89> c<87> l<8:39> el<8:40>
                      n<> u<87> t<Constant_mintypmax_expression> p<88> c<86> l<8:39> el<8:40>
                        n<> u<86> t<Constant_expression> p<87> c<85> l<8:39> el<8:40>
                          n<> u<85> t<Constant_primary> p<86> c<84> l<8:39> el<8:40>
                            n<> u<84> t<Primary_literal> p<85> c<83> l<8:39> el<8:40>
                              n<0> u<83> t<INT_CONST> p<84> l<8:39> el<8:40>
          n<> u<94> t<Port_list> p<95> l<8:42> el<8:44>
        n<> u<115> t<Module_item> p<117> c<114> s<116> l<9:4> el<9:39>
          n<> u<114> t<Non_port_module_item> p<115> c<113> l<9:4> el<9:39>
            n<> u<113> t<Module_or_generate_item> p<114> c<112> l<9:4> el<9:39>
              n<> u<112> t<Module_instantiation> p<113> c<96> l<9:4> el<9:39>
                n<assigner> u<96> t<STRING_CONST> p<112> s<106> l<9:4> el<9:12>
                n<> u<106> t<Parameter_value_assignment> p<112> c<105> s<111> l<9:13> el<9:31>
                  n<> u<105> t<Parameter_assignment_list> p<106> c<104> l<9:15> el<9:30>
                    n<> u<104> t<Named_parameter_assignment> p<105> c<97> l<9:15> el<9:30>
                      n<invert> u<97> t<STRING_CONST> p<104> s<103> l<9:16> el<9:22>
                      n<> u<103> t<Param_expression> p<104> c<102> l<9:23> el<9:29>
                        n<> u<102> t<Mintypmax_expression> p<103> c<101> l<9:23> el<9:29>
                          n<> u<101> t<Expression> p<102> c<100> l<9:23> el<9:29>
                            n<> u<100> t<Primary> p<101> c<99> l<9:23> el<9:29>
                              n<> u<99> t<Primary_literal> p<100> c<98> l<9:23> el<9:29>
                                n<invert> u<98> t<STRING_CONST> p<99> l<9:23> el<9:29>
                n<> u<111> t<Hierarchical_instance> p<112> c<108> l<9:32> el<9:38>
                  n<> u<108> t<Name_of_instance> p<111> c<107> s<110> l<9:32> el<9:36>
                    n<asgn> u<107> t<STRING_CONST> p<108> l<9:32> el<9:36>
                  n<> u<110> t<Port_connection_list> p<111> c<109> l<9:37> el<9:37>
                    n<> u<109> t<Ordered_port_connection> p<110> l<9:37> el<9:37>
        n<> u<116> t<ENDMODULE> p<117> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Cell/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/Cell/cell.v:1:1: No timescale set for "assigner".
[WRN:PA0205] ${SURELOG_DIR}/tests/Cell/cell.v:8:1: No timescale set for "middleman".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Cell/cell.v:1:1: Compile module "work@assigner".
[INF:CP0303] ${SURELOG_DIR}/tests/Cell/cell.v:8:1: Compile module "work@middleman".
[INF:CP0303] ${SURELOG_DIR}/tests/Cell/dut.sv:1:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
ClassDefn                                              8
ClassTypespec                                          1
Constant                                               7
ContAssign                                             2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
GenIf                                                  2
IODecl                                                11
IntTypespec                                            9
LogicTypespec                                          1
Module                                                 3
ModuleTypespec                                         2
Operation                                              2
Package                                                1
ParamAssign                                            2
Parameter                                              2
RefModule                                              3
RefObj                                                 6
RefTypespec                                           13
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Cell/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
      |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Cell/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@assigner
  |vpiParameter:
  \_Parameter: (work@assigner.invert), line:1:29, endln:1:39
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
    |UINT:0
    |vpiName:invert
    |vpiFullName:work@assigner.invert
  |vpiParamAssign:
  \_ParamAssign: , line:1:29, endln:1:39
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:1:38, endln:1:39
      |vpiParent:
      \_ParamAssign: , line:1:29, endln:1:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@assigner.invert), line:1:29, endln:1:39
  |vpiInternalScope:
  \_Begin: (work@assigner), line:3:5, endln:3:22
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
    |vpiFullName:work@assigner
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.inp), line:3:18, endln:3:21
      |vpiParent:
      \_Begin: (work@assigner), line:3:5, endln:3:22
      |vpiName:inp
      |vpiFullName:work@assigner.inp
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.out), line:3:12, endln:3:15
      |vpiParent:
      \_Begin: (work@assigner), line:3:5, endln:3:22
      |vpiName:out
      |vpiFullName:work@assigner.out
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:3:12, endln:3:21
      |vpiParent:
      \_Begin: (work@assigner), line:3:5, endln:3:22
      |vpiRhs:
      \_RefObj: (work@assigner.inp), line:3:18, endln:3:21
        |vpiParent:
        \_ContAssign: , line:3:12, endln:3:21
        |vpiName:inp
        |vpiFullName:work@assigner.inp
        |vpiActual:
        \_LogicNet: (work@assigner.inp), line:3:18, endln:3:21
      |vpiLhs:
      \_RefObj: (work@assigner.out), line:3:12, endln:3:15
        |vpiParent:
        \_ContAssign: , line:3:12, endln:3:21
        |vpiName:out
        |vpiFullName:work@assigner.out
        |vpiActual:
        \_LogicNet: (work@assigner.out), line:3:12, endln:3:15
  |vpiInternalScope:
  \_Begin: (work@assigner), line:5:5, endln:5:23
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
    |vpiFullName:work@assigner
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.inp), line:5:19, endln:5:22
      |vpiParent:
      \_Begin: (work@assigner), line:5:5, endln:5:23
      |vpiName:inp
      |vpiFullName:work@assigner.inp
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.out), line:5:12, endln:5:15
      |vpiParent:
      \_Begin: (work@assigner), line:5:5, endln:5:23
      |vpiName:out
      |vpiFullName:work@assigner.out
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:5:12, endln:5:22
      |vpiParent:
      \_Begin: (work@assigner), line:5:5, endln:5:23
      |vpiRhs:
      \_Operation: , line:5:18, endln:5:22
        |vpiParent:
        \_ContAssign: , line:5:12, endln:5:22
        |vpiOpType:4
        |vpiOperand:
        \_RefObj: (work@assigner.inp), line:5:19, endln:5:22
          |vpiParent:
          \_Operation: , line:5:18, endln:5:22
          |vpiName:inp
          |vpiFullName:work@assigner.inp
          |vpiActual:
          \_LogicNet: (work@assigner.inp), line:5:19, endln:5:22
      |vpiLhs:
      \_RefObj: (work@assigner.out), line:5:12, endln:5:15
        |vpiParent:
        \_ContAssign: , line:5:12, endln:5:22
        |vpiName:out
        |vpiFullName:work@assigner.out
        |vpiActual:
        \_LogicNet: (work@assigner.out), line:5:12, endln:5:15
  |vpiDefName:work@assigner
  |vpiGenStmt:
  \_GenIf: , line:2:3, endln:3:22
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
    |vpiCondition:
    \_Operation: , line:2:7, endln:2:14
      |vpiParent:
      \_GenIf: , line:2:3, endln:3:22
      |vpiOpType:3
      |vpiOperand:
      \_RefObj: (work@assigner.invert), line:2:8, endln:2:14
        |vpiParent:
        \_Operation: , line:2:7, endln:2:14
        |vpiName:invert
        |vpiFullName:work@assigner.invert
        |vpiActual:
        \_Parameter: (work@assigner.invert), line:1:29, endln:1:39
    |vpiStmt:
    \_Begin: (work@assigner), line:3:5, endln:3:22
  |vpiGenStmt:
  \_GenIf: , line:4:3, endln:5:23
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
    |vpiCondition:
    \_RefObj: (work@assigner.invert), line:4:7, endln:4:13
      |vpiParent:
      \_GenIf: , line:4:3, endln:5:23
      |vpiName:invert
      |vpiFullName:work@assigner.invert
      |vpiActual:
      \_Parameter: (work@assigner.invert), line:1:29, endln:1:39
    |vpiStmt:
    \_Begin: (work@assigner), line:5:5, endln:5:23
|vpiAllModules:
\_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@middleman
  |vpiParameter:
  \_Parameter: (work@middleman.invert), line:8:30, endln:8:40
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
    |UINT:0
    |vpiName:invert
    |vpiFullName:work@middleman.invert
  |vpiParamAssign:
  \_ParamAssign: , line:8:30, endln:8:40
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:8:39, endln:8:40
      |vpiParent:
      \_ParamAssign: , line:8:30, endln:8:40
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@middleman.invert), line:8:30, endln:8:40
  |vpiTypedef:
  \_ModuleTypespec: (assigner), line:9:4, endln:9:12
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
    |vpiName:assigner
  |vpiImportTypespec:
  \_ModuleTypespec: (assigner), line:9:4, endln:9:12
  |vpiDefName:work@middleman
  |vpiRefModule:
  \_RefModule: work@assigner (asgn), line:9:4, endln:9:12
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
    |vpiName:asgn
    |vpiDefName:work@assigner
    |vpiActual:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/Cell/cell.v, line:1:1, endln:6:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Cell/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (middleman), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Cell/dut.sv, line:1:1, endln:4:10
    |vpiName:middleman
  |vpiImportTypespec:
  \_ModuleTypespec: (middleman), line:2:4, endln:2:13
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@middleman (mdl1), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Cell/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl1
    |vpiDefName:work@middleman
    |vpiActual:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
  |vpiRefModule:
  \_RefModule: work@middleman (mdl0), line:3:4, endln:3:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Cell/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl0
    |vpiDefName:work@middleman
    |vpiActual:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/Cell/cell.v, line:8:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
