// Seed: 2442638920
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd58,
    parameter id_7 = 32'd98
) (
    input  tri1 id_0,
    output tri  id_1,
    input  tri1 id_2
);
  wire id_4;
  wire id_5 = id_5;
  defparam id_6.id_7 = id_7;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input wor id_3,
    output wire id_4,
    inout wire id_5,
    output uwire id_6,
    output supply1 id_7,
    output wor id_8,
    output wand id_9
);
  wire id_11;
  wire id_12;
  assign id_7 = 1 ? 1 : (1);
  wire id_13;
  xor primCall (id_5, id_12, id_11, id_0, id_13, id_3, id_1);
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.type_1 = 0;
  assign id_2 = id_5;
endmodule
