chip soc/intel/pantherlake

	device domain 0 on
	end
end
