{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684333386737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684333386738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 16:23:06 2023 " "Processing started: Wed May 17 16:23:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684333386738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333386738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333386738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684333387540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_baud_tick-rtl " "Found design unit 1: EQ_baud_tick-rtl" {  } { { "../source/EQ/EQ_baud_tick.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403008 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_baud_tick " "Found entity 1: EQ_baud_tick" {  } { { "../source/EQ/EQ_baud_tick.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_uart_top-bdf_type " "Found design unit 1: EQ_uart_top-bdf_type" {  } { { "../source/EQ/EQ_uart_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403013 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_uart_top " "Found entity 1: EQ_uart_top" {  } { { "../source/EQ/EQ_uart_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_top-str " "Found design unit 1: EQ_top-str" {  } { { "../source/EQ/EQ_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403017 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_top " "Found entity 1: EQ_top" {  } { { "../source/EQ/EQ_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_ctrl-str " "Found design unit 1: EQ_ctrl-str" {  } { { "../source/EQ/EQ_ctrl.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403022 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_ctrl " "Found entity 1: EQ_ctrl" {  } { { "../source/EQ/EQ_ctrl.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/eq/eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ-str " "Found design unit 1: EQ-str" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403026 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/i2c/reg_table_pkg.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403036 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403041 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403045 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/dds/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/dds/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403048 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/dds/tone_gen_pkg.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/dds/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/dds/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-rtl " "Found design unit 1: dds-rtl" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/dds.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403056 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/dds.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_shiftreg-str " "Found design unit 1: uni_shiftreg-str" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403058 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_shiftreg " "Found entity 1: uni_shiftreg" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_ctrl-str " "Found design unit 1: path_ctrl-str" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403061 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_ctrl " "Found entity 1: path_ctrl" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-str " "Found design unit 1: mux_2_1-str" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403063 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-str " "Found design unit 1: i2s_master-str" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403066 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-str " "Found design unit 1: i2s_frame_generator-str" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403068 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/midi/midi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/midi/midi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDI-rtl " "Found design unit 1: MIDI-rtl" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403072 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDI " "Found entity 1: MIDI" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/others/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/vhdl_hex2sevseg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403076 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/others/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/vhdl_hex2sevseg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/others/uart_controller_fsm.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403080 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/others/uart_controller_fsm.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/others/signal_checker.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403084 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/others/signal_checker.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/others/shiftreg_uart.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/shiftreg_uart.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403087 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/others/shiftreg_uart.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/shiftreg_uart.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/others/output_register.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/output_register.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403091 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/others/output_register.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/output_register.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403093 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/others/infrastructure.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403096 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/others/infrastructure.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/others/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403098 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/others/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/others/clock_sync.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403101 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/others/clock_sync.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/others/bit_counter.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403103 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/others/bit_counter.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/others/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/others/baud_tick.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403106 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/others/baud_tick.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/top_files/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/top_files/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/Top_files/uart_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403109 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/Top_files/uart_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/top_files/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mine8/onedrive/dokumente/github/synthi_t1/synthi_project/source/top_files/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403112 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684333403112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684333403225 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_1 synthi_top.vhd(63) " "VHDL Signal Declaration warning at synthi_top.vhd(63): used implicit default value for signal \"LEDR_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403229 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_2 synthi_top.vhd(64) " "VHDL Signal Declaration warning at synthi_top.vhd(64): used implicit default value for signal \"LEDR_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403229 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_3 synthi_top.vhd(65) " "VHDL Signal Declaration warning at synthi_top.vhd(65): used implicit default value for signal \"LEDR_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403229 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_4 synthi_top.vhd(66) " "VHDL Signal Declaration warning at synthi_top.vhd(66): used implicit default value for signal \"LEDR_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403229 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_5 synthi_top.vhd(67) " "VHDL Signal Declaration warning at synthi_top.vhd(67): used implicit default value for signal \"LEDR_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403229 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_6 synthi_top.vhd(68) " "VHDL Signal Declaration warning at synthi_top.vhd(68): used implicit default value for signal \"LEDR_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403230 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_7 synthi_top.vhd(69) " "VHDL Signal Declaration warning at synthi_top.vhd(69): used implicit default value for signal \"LEDR_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403230 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_8 synthi_top.vhd(70) " "VHDL Signal Declaration warning at synthi_top.vhd(70): used implicit default value for signal \"LEDR_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403230 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_9 synthi_top.vhd(71) " "VHDL Signal Declaration warning at synthi_top.vhd(71): used implicit default value for signal \"LEDR_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684333403230 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/others/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/others/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/others/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403243 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width6 modulo_divider.vhd(32) " "VHDL Signal Declaration warning at modulo_divider.vhd(32): used explicit default value for signal \"width6\" because signal was never assigned a value" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684333403244 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width12 modulo_divider.vhd(33) " "VHDL Signal Declaration warning at modulo_divider.vhd(33): used explicit default value for signal \"width12\" because signal was never assigned a value" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684333403244 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "uart_top_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:b2v_inst " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:b2v_inst\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:b2v_inst1 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:b2v_inst1\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_hex2sevseg uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst16 " "Elaborating entity \"vhdl_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst16\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst16" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst18 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst18\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst18" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:b2v_inst6 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:b2v_inst6\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst6" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:b2v_inst7 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:b2v_inst7\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst7" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:b2v_inst8 " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:b2v_inst8\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst8" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "codec_controller_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "i2c_master_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:inst_i2s_master " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:inst_i2s_master\"" {  } { { "../source/Top_files/synthi_top.vhd" "inst_i2s_master" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy3 i2s_master.vhd(101) " "Verilog HDL or VHDL warning at i2s_master.vhd(101): object \"dummy3\" assigned a value but never read" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684333403287 "|synthi_top|i2s_master:inst_i2s_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy4 i2s_master.vhd(102) " "Verilog HDL or VHDL warning at i2s_master.vhd(102): object \"dummy4\" assigned a value but never read" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684333403287 "|synthi_top|i2s_master:inst_i2s_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_frame_generator i2s_master:inst_i2s_master\|i2s_frame_generator:i2s_frame_generator_1 " "Elaborating entity \"i2s_frame_generator\" for hierarchy \"i2s_master:inst_i2s_master\|i2s_frame_generator:i2s_frame_generator_1\"" {  } { { "../source/i2s/i2s_master.vhd" "i2s_frame_generator_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uni_shiftreg i2s_master:inst_i2s_master\|uni_shiftreg:uni_shiftreg_1 " "Elaborating entity \"uni_shiftreg\" for hierarchy \"i2s_master:inst_i2s_master\|uni_shiftreg:uni_shiftreg_1\"" {  } { { "../source/i2s/i2s_master.vhd" "uni_shiftreg_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 i2s_master:inst_i2s_master\|mux_2_1:mux_2_1_1 " "Elaborating entity \"mux_2_1\" for hierarchy \"i2s_master:inst_i2s_master\|mux_2_1:mux_2_1_1\"" {  } { { "../source/i2s/i2s_master.vhd" "mux_2_1_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_ctrl path_ctrl:inst_path_ctrl " "Elaborating entity \"path_ctrl\" for hierarchy \"path_ctrl:inst_path_ctrl\"" {  } { { "../source/Top_files/synthi_top.vhd" "inst_path_ctrl" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIDI MIDI:MIDI_2 " "Elaborating entity \"MIDI\" for hierarchy \"MIDI:MIDI_2\"" {  } { { "../source/Top_files/synthi_top.vhd" "MIDI_2" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403319 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE MIDI.vhd(190) " "VHDL warning at MIDI.vhd(190): comparison between unequal length operands always returns FALSE" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 190 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403326 "|synthi_top|MIDI:MIDI_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_generator tone_generator:tone_generator_1 " "Elaborating entity \"tone_generator\" for hierarchy \"tone_generator:tone_generator_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "tone_generator_1" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds tone_generator:tone_generator_1\|dds:\\dds_inst_gen:0:inst_dds " "Elaborating entity \"dds\" for hierarchy \"tone_generator:tone_generator_1\|dds:\\dds_inst_gen:0:inst_dds\"" {  } { { "../source/dds/tone_generator.vhd" "\\dds_inst_gen:0:inst_dds" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ " "Elaborating entity \"EQ\" for hierarchy \"tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ\"" {  } { { "../source/dds/tone_generator.vhd" "\\eq_inst_gen:0:inst_EQ" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403599 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_bass_deep EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_bass_deep\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403605 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_bass_low EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_bass_low\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403606 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_bass_mid EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_bass_mid\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403606 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_bass_high EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_bass_high\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403606 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_mid_low EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_mid_low\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403606 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_mid_mid EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_mid_mid\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403607 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_mid_high EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_mid_high\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403607 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_mid_vhigh EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_mid_vhigh\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403607 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_high_hend EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_high_hend\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403607 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_high_vhend EQ.vhd(147) " "VHDL Process Statement warning at EQ.vhd(147): inferring latch(es) for signal or variable \"next_high_vhend\", which holds its previous value in one or more paths through the process" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684333403607 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_high_vhend\[0\] EQ.vhd(147) " "Inferred latch for \"next_high_vhend\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403611 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_high_vhend\[1\] EQ.vhd(147) " "Inferred latch for \"next_high_vhend\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403611 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_high_vhend\[2\] EQ.vhd(147) " "Inferred latch for \"next_high_vhend\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403612 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_high_hend\[0\] EQ.vhd(147) " "Inferred latch for \"next_high_hend\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403612 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_high_hend\[1\] EQ.vhd(147) " "Inferred latch for \"next_high_hend\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403612 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_high_hend\[2\] EQ.vhd(147) " "Inferred latch for \"next_high_hend\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403612 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_vhigh\[0\] EQ.vhd(147) " "Inferred latch for \"next_mid_vhigh\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403612 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_vhigh\[1\] EQ.vhd(147) " "Inferred latch for \"next_mid_vhigh\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403612 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_vhigh\[2\] EQ.vhd(147) " "Inferred latch for \"next_mid_vhigh\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_high\[0\] EQ.vhd(147) " "Inferred latch for \"next_mid_high\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_high\[1\] EQ.vhd(147) " "Inferred latch for \"next_mid_high\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_high\[2\] EQ.vhd(147) " "Inferred latch for \"next_mid_high\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_mid\[0\] EQ.vhd(147) " "Inferred latch for \"next_mid_mid\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_mid\[1\] EQ.vhd(147) " "Inferred latch for \"next_mid_mid\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_mid\[2\] EQ.vhd(147) " "Inferred latch for \"next_mid_mid\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403613 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_low\[0\] EQ.vhd(147) " "Inferred latch for \"next_mid_low\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_low\[1\] EQ.vhd(147) " "Inferred latch for \"next_mid_low\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_mid_low\[2\] EQ.vhd(147) " "Inferred latch for \"next_mid_low\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_high\[0\] EQ.vhd(147) " "Inferred latch for \"next_bass_high\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_high\[1\] EQ.vhd(147) " "Inferred latch for \"next_bass_high\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_high\[2\] EQ.vhd(147) " "Inferred latch for \"next_bass_high\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_mid\[0\] EQ.vhd(147) " "Inferred latch for \"next_bass_mid\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403614 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_mid\[1\] EQ.vhd(147) " "Inferred latch for \"next_bass_mid\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_mid\[2\] EQ.vhd(147) " "Inferred latch for \"next_bass_mid\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_low\[0\] EQ.vhd(147) " "Inferred latch for \"next_bass_low\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_low\[1\] EQ.vhd(147) " "Inferred latch for \"next_bass_low\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_low\[2\] EQ.vhd(147) " "Inferred latch for \"next_bass_low\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_deep\[0\] EQ.vhd(147) " "Inferred latch for \"next_bass_deep\[0\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_deep\[1\] EQ.vhd(147) " "Inferred latch for \"next_bass_deep\[1\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_bass_deep\[2\] EQ.vhd(147) " "Inferred latch for \"next_bass_deep\[2\]\" at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403615 "|synthi_top|tone_generator:tone_generator_1|EQ:eq_inst_gen:0:inst_EQ"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_deep\[2\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_deep\[2\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "EQ.vhd(147) " "Constant driver at EQ.vhd(147)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 147 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_deep\[1\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_deep\[1\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_deep\[0\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_deep\[0\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_low\[2\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_low\[2\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_low\[1\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_low\[1\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_low\[0\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_low\[0\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_mid\[2\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_mid\[2\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_mid\[1\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_mid\[1\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403617 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_mid\[0\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_mid\[0\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_high\[2\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_high\[2\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_high\[1\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_high\[1\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_bass_high\[0\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_bass_high\[0\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_mid_low\[2\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_mid_low\[2\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_mid_low\[1\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_mid_low\[1\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_mid_low\[0\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_mid_low\[0\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_mid_mid\[2\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_mid_mid\[2\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_mid_mid\[1\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_mid_mid\[1\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_mid_mid\[0\] EQ.vhd(101) " "Can't resolve multiple constant drivers for net \"next_mid_mid\[0\]\" at EQ.vhd(101)" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 101 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403618 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ " "Can't elaborate user hierarchy \"tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ\"" {  } { { "../source/dds/tone_generator.vhd" "\\eq_inst_gen:0:inst_EQ" { Text "C:/Users/mine8/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 117 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684333403619 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684333403884 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 17 16:23:23 2023 " "Processing ended: Wed May 17 16:23:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684333403884 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684333403884 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684333403884 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684333403884 ""}
