============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:56:06 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    7030                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/Q                 -       C->Q   R     DFRQX2        12  88.9   385   441     441 
  neo430_cpu_inst_neo430_alu_inst_g8543/Q                            -       B->Q   F     NA2X1          1   9.9   127    83     524 
  neo430_cpu_inst_neo430_alu_inst_g8539/Q                            -       A->Q   R     NA2X1          3  29.2   288   183     707 
  neo430_cpu_inst_neo430_alu_inst_g8582/Q                            -       A->Q   F     INX2          15 100.1   239   188     894 
  neo430_cpu_inst_neo430_alu_inst_g8508/Q                            -       A->Q   R     EN2X0          3  29.0  1092   678    1572 
  neo430_cpu_inst_neo430_alu_inst_g8498/Q                            -       A->Q   F     INX1           1  11.2   216   108    1680 
  neo430_cpu_inst_neo430_alu_inst_g8388/Q                            -       C->Q   R     ON22X1         2  19.4   359   237    1917 
  neo430_cpu_inst_neo430_alu_inst_g8383/Q                            -       A->Q   F     NA2X1          1   9.9   134    91    2008 
  neo430_cpu_inst_neo430_alu_inst_g8382/Q                            -       A->Q   R     NA2X1          2  19.5   210   144    2152 
  neo430_cpu_inst_neo430_alu_inst_g8378/Q                            -       A->Q   F     NA2X1          1   9.9   106    77    2229 
  neo430_cpu_inst_neo430_alu_inst_g8374/Q                            -       A->Q   R     NA2X1          2  19.5   209   136    2365 
  neo430_cpu_inst_neo430_alu_inst_g8370/Q                            -       A->Q   F     NA2X1          1   9.9   105    77    2442 
  neo430_cpu_inst_neo430_alu_inst_g8366/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2578 
  neo430_cpu_inst_neo430_alu_inst_g8364/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2656 
  neo430_cpu_inst_neo430_alu_inst_g8361/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2793 
  neo430_cpu_inst_neo430_alu_inst_g8359/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2871 
  neo430_cpu_inst_neo430_alu_inst_g8355/Q                            -       A->Q   R     NA2X1          3  26.4   273   166    3036 
  neo430_cpu_inst_neo430_alu_inst_g8354/Q                            -       C->Q   F     ON21X1         1  10.6   203   112    3148 
  neo430_cpu_inst_neo430_alu_inst_g8353/Q                            -       B->Q   R     NA2I1X1        1  20.0   223   177    3325 
  neo430_cpu_inst_neo430_alu_inst_g8345/CO                           -       CI->CO R     FAX1           2  20.2   204   231    3556 
  neo430_cpu_inst_neo430_alu_inst_g8344/Q                            -       A->Q   F     AN22X1         2  18.6   318   160    3716 
  neo430_cpu_inst_neo430_alu_inst_g8342/Q                            -       A->Q   R     INX1           1  10.7   116   106    3822 
  neo430_cpu_inst_neo430_alu_inst_g8338/Q                            -       A->Q   F     AN22X1         1  20.0   306   147    3969 
  neo430_cpu_inst_neo430_alu_inst_g8329/CO                           -       CI->CO F     FAX1           1  20.0   147   308    4277 
  neo430_cpu_inst_neo430_alu_inst_g8326/CO                           -       CI->CO F     FAX1           1  20.0   146   267    4544 
  neo430_cpu_inst_neo430_alu_inst_g8324/CO                           -       CI->CO F     FAX1           2  20.7   149   269    4812 
  neo430_cpu_inst_neo430_alu_inst_g8321/Q                            -       A->Q   F     EN2X1          2  18.6   166   212    5024 
  neo430_cpu_inst_neo430_alu_inst_g8320/Q                            -       B->Q   F     AO221X1        5  32.2   213   395    5419 
  g12881/Q                                                           -       IN0->Q F     MU2X1         13  98.0   420   458    5877 
  g12847/Q                                                           -       A->Q   R     INX1           2  14.8   154   143    6020 
  g12352/Q                                                           -       A->Q   R     AND3X1        19 136.8  1124   711    6732 
  g12314/Q                                                           -       A->Q   R     OR2X1          1   8.7   121   160    6892 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   137    7030 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D -       -      R     DLLQX1         1     -     -     0    7030 
#------------------------------------------------------------------------------------------------------------------------------------

