

================================================================
== Vitis HLS Report for 'node21'
================================================================
* Date:           Wed Oct  2 17:42:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  1.715 us|  1.715 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop116_loop117  |      513|      513|         3|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      122|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       53|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       53|      194|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln804_1_fu_1042_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln804_fu_1054_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln805_fu_1126_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln810_fu_1114_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln811_fu_1120_p2       |         +|   0|  0|  16|           9|           9|
    |ap_condition_595           |       and|   0|  0|   2|           1|           1|
    |icmp_ln804_fu_1036_p2      |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln805_fu_1060_p2      |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln804_1_fu_1078_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln804_fu_1066_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 122|          59|          49|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v275_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v276_load            |   9|          2|    5|         10|
    |indvar_flatten_fu_182                 |   9|          2|   10|         20|
    |v275_fu_178                           |   9|          2|    6|         12|
    |v276_fu_174                           |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   44|         88|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln810_reg_1402                |   9|   0|    9|          0|
    |add_ln811_reg_1407                |   9|   0|    9|          0|
    |add_ln811_reg_1407_pp0_iter1_reg  |   9|   0|    9|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_182             |  10|   0|   10|          0|
    |v275_fu_178                       |   6|   0|    6|          0|
    |v276_fu_174                       |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  53|   0|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        node21|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        node21|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        node21|  return value|
|v331_0_0_address0  |  out|    9|   ap_memory|      v331_0_0|         array|
|v331_0_0_ce0       |  out|    1|   ap_memory|      v331_0_0|         array|
|v331_0_0_q0        |   in|   32|   ap_memory|      v331_0_0|         array|
|v331_0_1_address0  |  out|    9|   ap_memory|      v331_0_1|         array|
|v331_0_1_ce0       |  out|    1|   ap_memory|      v331_0_1|         array|
|v331_0_1_q0        |   in|   32|   ap_memory|      v331_0_1|         array|
|v331_0_2_address0  |  out|    9|   ap_memory|      v331_0_2|         array|
|v331_0_2_ce0       |  out|    1|   ap_memory|      v331_0_2|         array|
|v331_0_2_q0        |   in|   32|   ap_memory|      v331_0_2|         array|
|v331_0_3_address0  |  out|    9|   ap_memory|      v331_0_3|         array|
|v331_0_3_ce0       |  out|    1|   ap_memory|      v331_0_3|         array|
|v331_0_3_q0        |   in|   32|   ap_memory|      v331_0_3|         array|
|v331_1_0_address0  |  out|    9|   ap_memory|      v331_1_0|         array|
|v331_1_0_ce0       |  out|    1|   ap_memory|      v331_1_0|         array|
|v331_1_0_q0        |   in|   32|   ap_memory|      v331_1_0|         array|
|v331_1_1_address0  |  out|    9|   ap_memory|      v331_1_1|         array|
|v331_1_1_ce0       |  out|    1|   ap_memory|      v331_1_1|         array|
|v331_1_1_q0        |   in|   32|   ap_memory|      v331_1_1|         array|
|v331_1_2_address0  |  out|    9|   ap_memory|      v331_1_2|         array|
|v331_1_2_ce0       |  out|    1|   ap_memory|      v331_1_2|         array|
|v331_1_2_q0        |   in|   32|   ap_memory|      v331_1_2|         array|
|v331_1_3_address0  |  out|    9|   ap_memory|      v331_1_3|         array|
|v331_1_3_ce0       |  out|    1|   ap_memory|      v331_1_3|         array|
|v331_1_3_q0        |   in|   32|   ap_memory|      v331_1_3|         array|
|v331_2_0_address0  |  out|    9|   ap_memory|      v331_2_0|         array|
|v331_2_0_ce0       |  out|    1|   ap_memory|      v331_2_0|         array|
|v331_2_0_q0        |   in|   32|   ap_memory|      v331_2_0|         array|
|v331_2_1_address0  |  out|    9|   ap_memory|      v331_2_1|         array|
|v331_2_1_ce0       |  out|    1|   ap_memory|      v331_2_1|         array|
|v331_2_1_q0        |   in|   32|   ap_memory|      v331_2_1|         array|
|v331_2_2_address0  |  out|    9|   ap_memory|      v331_2_2|         array|
|v331_2_2_ce0       |  out|    1|   ap_memory|      v331_2_2|         array|
|v331_2_2_q0        |   in|   32|   ap_memory|      v331_2_2|         array|
|v331_2_3_address0  |  out|    9|   ap_memory|      v331_2_3|         array|
|v331_2_3_ce0       |  out|    1|   ap_memory|      v331_2_3|         array|
|v331_2_3_q0        |   in|   32|   ap_memory|      v331_2_3|         array|
|v331_3_0_address0  |  out|    9|   ap_memory|      v331_3_0|         array|
|v331_3_0_ce0       |  out|    1|   ap_memory|      v331_3_0|         array|
|v331_3_0_q0        |   in|   32|   ap_memory|      v331_3_0|         array|
|v331_3_1_address0  |  out|    9|   ap_memory|      v331_3_1|         array|
|v331_3_1_ce0       |  out|    1|   ap_memory|      v331_3_1|         array|
|v331_3_1_q0        |   in|   32|   ap_memory|      v331_3_1|         array|
|v331_3_2_address0  |  out|    9|   ap_memory|      v331_3_2|         array|
|v331_3_2_ce0       |  out|    1|   ap_memory|      v331_3_2|         array|
|v331_3_2_q0        |   in|   32|   ap_memory|      v331_3_2|         array|
|v331_3_3_address0  |  out|    9|   ap_memory|      v331_3_3|         array|
|v331_3_3_ce0       |  out|    1|   ap_memory|      v331_3_3|         array|
|v331_3_3_q0        |   in|   32|   ap_memory|      v331_3_3|         array|
|v331_4_0_address0  |  out|    9|   ap_memory|      v331_4_0|         array|
|v331_4_0_ce0       |  out|    1|   ap_memory|      v331_4_0|         array|
|v331_4_0_q0        |   in|   32|   ap_memory|      v331_4_0|         array|
|v331_4_1_address0  |  out|    9|   ap_memory|      v331_4_1|         array|
|v331_4_1_ce0       |  out|    1|   ap_memory|      v331_4_1|         array|
|v331_4_1_q0        |   in|   32|   ap_memory|      v331_4_1|         array|
|v331_4_2_address0  |  out|    9|   ap_memory|      v331_4_2|         array|
|v331_4_2_ce0       |  out|    1|   ap_memory|      v331_4_2|         array|
|v331_4_2_q0        |   in|   32|   ap_memory|      v331_4_2|         array|
|v331_4_3_address0  |  out|    9|   ap_memory|      v331_4_3|         array|
|v331_4_3_ce0       |  out|    1|   ap_memory|      v331_4_3|         array|
|v331_4_3_q0        |   in|   32|   ap_memory|      v331_4_3|         array|
|v331_5_0_address0  |  out|    9|   ap_memory|      v331_5_0|         array|
|v331_5_0_ce0       |  out|    1|   ap_memory|      v331_5_0|         array|
|v331_5_0_q0        |   in|   32|   ap_memory|      v331_5_0|         array|
|v331_5_1_address0  |  out|    9|   ap_memory|      v331_5_1|         array|
|v331_5_1_ce0       |  out|    1|   ap_memory|      v331_5_1|         array|
|v331_5_1_q0        |   in|   32|   ap_memory|      v331_5_1|         array|
|v331_5_2_address0  |  out|    9|   ap_memory|      v331_5_2|         array|
|v331_5_2_ce0       |  out|    1|   ap_memory|      v331_5_2|         array|
|v331_5_2_q0        |   in|   32|   ap_memory|      v331_5_2|         array|
|v331_5_3_address0  |  out|    9|   ap_memory|      v331_5_3|         array|
|v331_5_3_ce0       |  out|    1|   ap_memory|      v331_5_3|         array|
|v331_5_3_q0        |   in|   32|   ap_memory|      v331_5_3|         array|
|v331_6_0_address0  |  out|    9|   ap_memory|      v331_6_0|         array|
|v331_6_0_ce0       |  out|    1|   ap_memory|      v331_6_0|         array|
|v331_6_0_q0        |   in|   32|   ap_memory|      v331_6_0|         array|
|v331_6_1_address0  |  out|    9|   ap_memory|      v331_6_1|         array|
|v331_6_1_ce0       |  out|    1|   ap_memory|      v331_6_1|         array|
|v331_6_1_q0        |   in|   32|   ap_memory|      v331_6_1|         array|
|v331_6_2_address0  |  out|    9|   ap_memory|      v331_6_2|         array|
|v331_6_2_ce0       |  out|    1|   ap_memory|      v331_6_2|         array|
|v331_6_2_q0        |   in|   32|   ap_memory|      v331_6_2|         array|
|v331_6_3_address0  |  out|    9|   ap_memory|      v331_6_3|         array|
|v331_6_3_ce0       |  out|    1|   ap_memory|      v331_6_3|         array|
|v331_6_3_q0        |   in|   32|   ap_memory|      v331_6_3|         array|
|v331_7_0_address0  |  out|    9|   ap_memory|      v331_7_0|         array|
|v331_7_0_ce0       |  out|    1|   ap_memory|      v331_7_0|         array|
|v331_7_0_q0        |   in|   32|   ap_memory|      v331_7_0|         array|
|v331_7_1_address0  |  out|    9|   ap_memory|      v331_7_1|         array|
|v331_7_1_ce0       |  out|    1|   ap_memory|      v331_7_1|         array|
|v331_7_1_q0        |   in|   32|   ap_memory|      v331_7_1|         array|
|v331_7_2_address0  |  out|    9|   ap_memory|      v331_7_2|         array|
|v331_7_2_ce0       |  out|    1|   ap_memory|      v331_7_2|         array|
|v331_7_2_q0        |   in|   32|   ap_memory|      v331_7_2|         array|
|v331_7_3_address0  |  out|    9|   ap_memory|      v331_7_3|         array|
|v331_7_3_ce0       |  out|    1|   ap_memory|      v331_7_3|         array|
|v331_7_3_q0        |   in|   32|   ap_memory|      v331_7_3|         array|
|v274_0_0_address0  |  out|    9|   ap_memory|      v274_0_0|         array|
|v274_0_0_ce0       |  out|    1|   ap_memory|      v274_0_0|         array|
|v274_0_0_we0       |  out|    1|   ap_memory|      v274_0_0|         array|
|v274_0_0_d0        |  out|   32|   ap_memory|      v274_0_0|         array|
|v274_0_1_address0  |  out|    9|   ap_memory|      v274_0_1|         array|
|v274_0_1_ce0       |  out|    1|   ap_memory|      v274_0_1|         array|
|v274_0_1_we0       |  out|    1|   ap_memory|      v274_0_1|         array|
|v274_0_1_d0        |  out|   32|   ap_memory|      v274_0_1|         array|
|v274_0_2_address0  |  out|    9|   ap_memory|      v274_0_2|         array|
|v274_0_2_ce0       |  out|    1|   ap_memory|      v274_0_2|         array|
|v274_0_2_we0       |  out|    1|   ap_memory|      v274_0_2|         array|
|v274_0_2_d0        |  out|   32|   ap_memory|      v274_0_2|         array|
|v274_0_3_address0  |  out|    9|   ap_memory|      v274_0_3|         array|
|v274_0_3_ce0       |  out|    1|   ap_memory|      v274_0_3|         array|
|v274_0_3_we0       |  out|    1|   ap_memory|      v274_0_3|         array|
|v274_0_3_d0        |  out|   32|   ap_memory|      v274_0_3|         array|
|v274_0_4_address0  |  out|    9|   ap_memory|      v274_0_4|         array|
|v274_0_4_ce0       |  out|    1|   ap_memory|      v274_0_4|         array|
|v274_0_4_we0       |  out|    1|   ap_memory|      v274_0_4|         array|
|v274_0_4_d0        |  out|   32|   ap_memory|      v274_0_4|         array|
|v274_0_5_address0  |  out|    9|   ap_memory|      v274_0_5|         array|
|v274_0_5_ce0       |  out|    1|   ap_memory|      v274_0_5|         array|
|v274_0_5_we0       |  out|    1|   ap_memory|      v274_0_5|         array|
|v274_0_5_d0        |  out|   32|   ap_memory|      v274_0_5|         array|
|v274_0_6_address0  |  out|    9|   ap_memory|      v274_0_6|         array|
|v274_0_6_ce0       |  out|    1|   ap_memory|      v274_0_6|         array|
|v274_0_6_we0       |  out|    1|   ap_memory|      v274_0_6|         array|
|v274_0_6_d0        |  out|   32|   ap_memory|      v274_0_6|         array|
|v274_0_7_address0  |  out|    9|   ap_memory|      v274_0_7|         array|
|v274_0_7_ce0       |  out|    1|   ap_memory|      v274_0_7|         array|
|v274_0_7_we0       |  out|    1|   ap_memory|      v274_0_7|         array|
|v274_0_7_d0        |  out|   32|   ap_memory|      v274_0_7|         array|
|v274_1_0_address0  |  out|    9|   ap_memory|      v274_1_0|         array|
|v274_1_0_ce0       |  out|    1|   ap_memory|      v274_1_0|         array|
|v274_1_0_we0       |  out|    1|   ap_memory|      v274_1_0|         array|
|v274_1_0_d0        |  out|   32|   ap_memory|      v274_1_0|         array|
|v274_1_1_address0  |  out|    9|   ap_memory|      v274_1_1|         array|
|v274_1_1_ce0       |  out|    1|   ap_memory|      v274_1_1|         array|
|v274_1_1_we0       |  out|    1|   ap_memory|      v274_1_1|         array|
|v274_1_1_d0        |  out|   32|   ap_memory|      v274_1_1|         array|
|v274_1_2_address0  |  out|    9|   ap_memory|      v274_1_2|         array|
|v274_1_2_ce0       |  out|    1|   ap_memory|      v274_1_2|         array|
|v274_1_2_we0       |  out|    1|   ap_memory|      v274_1_2|         array|
|v274_1_2_d0        |  out|   32|   ap_memory|      v274_1_2|         array|
|v274_1_3_address0  |  out|    9|   ap_memory|      v274_1_3|         array|
|v274_1_3_ce0       |  out|    1|   ap_memory|      v274_1_3|         array|
|v274_1_3_we0       |  out|    1|   ap_memory|      v274_1_3|         array|
|v274_1_3_d0        |  out|   32|   ap_memory|      v274_1_3|         array|
|v274_1_4_address0  |  out|    9|   ap_memory|      v274_1_4|         array|
|v274_1_4_ce0       |  out|    1|   ap_memory|      v274_1_4|         array|
|v274_1_4_we0       |  out|    1|   ap_memory|      v274_1_4|         array|
|v274_1_4_d0        |  out|   32|   ap_memory|      v274_1_4|         array|
|v274_1_5_address0  |  out|    9|   ap_memory|      v274_1_5|         array|
|v274_1_5_ce0       |  out|    1|   ap_memory|      v274_1_5|         array|
|v274_1_5_we0       |  out|    1|   ap_memory|      v274_1_5|         array|
|v274_1_5_d0        |  out|   32|   ap_memory|      v274_1_5|         array|
|v274_1_6_address0  |  out|    9|   ap_memory|      v274_1_6|         array|
|v274_1_6_ce0       |  out|    1|   ap_memory|      v274_1_6|         array|
|v274_1_6_we0       |  out|    1|   ap_memory|      v274_1_6|         array|
|v274_1_6_d0        |  out|   32|   ap_memory|      v274_1_6|         array|
|v274_1_7_address0  |  out|    9|   ap_memory|      v274_1_7|         array|
|v274_1_7_ce0       |  out|    1|   ap_memory|      v274_1_7|         array|
|v274_1_7_we0       |  out|    1|   ap_memory|      v274_1_7|         array|
|v274_1_7_d0        |  out|   32|   ap_memory|      v274_1_7|         array|
|v274_2_0_address0  |  out|    9|   ap_memory|      v274_2_0|         array|
|v274_2_0_ce0       |  out|    1|   ap_memory|      v274_2_0|         array|
|v274_2_0_we0       |  out|    1|   ap_memory|      v274_2_0|         array|
|v274_2_0_d0        |  out|   32|   ap_memory|      v274_2_0|         array|
|v274_2_1_address0  |  out|    9|   ap_memory|      v274_2_1|         array|
|v274_2_1_ce0       |  out|    1|   ap_memory|      v274_2_1|         array|
|v274_2_1_we0       |  out|    1|   ap_memory|      v274_2_1|         array|
|v274_2_1_d0        |  out|   32|   ap_memory|      v274_2_1|         array|
|v274_2_2_address0  |  out|    9|   ap_memory|      v274_2_2|         array|
|v274_2_2_ce0       |  out|    1|   ap_memory|      v274_2_2|         array|
|v274_2_2_we0       |  out|    1|   ap_memory|      v274_2_2|         array|
|v274_2_2_d0        |  out|   32|   ap_memory|      v274_2_2|         array|
|v274_2_3_address0  |  out|    9|   ap_memory|      v274_2_3|         array|
|v274_2_3_ce0       |  out|    1|   ap_memory|      v274_2_3|         array|
|v274_2_3_we0       |  out|    1|   ap_memory|      v274_2_3|         array|
|v274_2_3_d0        |  out|   32|   ap_memory|      v274_2_3|         array|
|v274_2_4_address0  |  out|    9|   ap_memory|      v274_2_4|         array|
|v274_2_4_ce0       |  out|    1|   ap_memory|      v274_2_4|         array|
|v274_2_4_we0       |  out|    1|   ap_memory|      v274_2_4|         array|
|v274_2_4_d0        |  out|   32|   ap_memory|      v274_2_4|         array|
|v274_2_5_address0  |  out|    9|   ap_memory|      v274_2_5|         array|
|v274_2_5_ce0       |  out|    1|   ap_memory|      v274_2_5|         array|
|v274_2_5_we0       |  out|    1|   ap_memory|      v274_2_5|         array|
|v274_2_5_d0        |  out|   32|   ap_memory|      v274_2_5|         array|
|v274_2_6_address0  |  out|    9|   ap_memory|      v274_2_6|         array|
|v274_2_6_ce0       |  out|    1|   ap_memory|      v274_2_6|         array|
|v274_2_6_we0       |  out|    1|   ap_memory|      v274_2_6|         array|
|v274_2_6_d0        |  out|   32|   ap_memory|      v274_2_6|         array|
|v274_2_7_address0  |  out|    9|   ap_memory|      v274_2_7|         array|
|v274_2_7_ce0       |  out|    1|   ap_memory|      v274_2_7|         array|
|v274_2_7_we0       |  out|    1|   ap_memory|      v274_2_7|         array|
|v274_2_7_d0        |  out|   32|   ap_memory|      v274_2_7|         array|
|v274_3_0_address0  |  out|    9|   ap_memory|      v274_3_0|         array|
|v274_3_0_ce0       |  out|    1|   ap_memory|      v274_3_0|         array|
|v274_3_0_we0       |  out|    1|   ap_memory|      v274_3_0|         array|
|v274_3_0_d0        |  out|   32|   ap_memory|      v274_3_0|         array|
|v274_3_1_address0  |  out|    9|   ap_memory|      v274_3_1|         array|
|v274_3_1_ce0       |  out|    1|   ap_memory|      v274_3_1|         array|
|v274_3_1_we0       |  out|    1|   ap_memory|      v274_3_1|         array|
|v274_3_1_d0        |  out|   32|   ap_memory|      v274_3_1|         array|
|v274_3_2_address0  |  out|    9|   ap_memory|      v274_3_2|         array|
|v274_3_2_ce0       |  out|    1|   ap_memory|      v274_3_2|         array|
|v274_3_2_we0       |  out|    1|   ap_memory|      v274_3_2|         array|
|v274_3_2_d0        |  out|   32|   ap_memory|      v274_3_2|         array|
|v274_3_3_address0  |  out|    9|   ap_memory|      v274_3_3|         array|
|v274_3_3_ce0       |  out|    1|   ap_memory|      v274_3_3|         array|
|v274_3_3_we0       |  out|    1|   ap_memory|      v274_3_3|         array|
|v274_3_3_d0        |  out|   32|   ap_memory|      v274_3_3|         array|
|v274_3_4_address0  |  out|    9|   ap_memory|      v274_3_4|         array|
|v274_3_4_ce0       |  out|    1|   ap_memory|      v274_3_4|         array|
|v274_3_4_we0       |  out|    1|   ap_memory|      v274_3_4|         array|
|v274_3_4_d0        |  out|   32|   ap_memory|      v274_3_4|         array|
|v274_3_5_address0  |  out|    9|   ap_memory|      v274_3_5|         array|
|v274_3_5_ce0       |  out|    1|   ap_memory|      v274_3_5|         array|
|v274_3_5_we0       |  out|    1|   ap_memory|      v274_3_5|         array|
|v274_3_5_d0        |  out|   32|   ap_memory|      v274_3_5|         array|
|v274_3_6_address0  |  out|    9|   ap_memory|      v274_3_6|         array|
|v274_3_6_ce0       |  out|    1|   ap_memory|      v274_3_6|         array|
|v274_3_6_we0       |  out|    1|   ap_memory|      v274_3_6|         array|
|v274_3_6_d0        |  out|   32|   ap_memory|      v274_3_6|         array|
|v274_3_7_address0  |  out|    9|   ap_memory|      v274_3_7|         array|
|v274_3_7_ce0       |  out|    1|   ap_memory|      v274_3_7|         array|
|v274_3_7_we0       |  out|    1|   ap_memory|      v274_3_7|         array|
|v274_3_7_d0        |  out|   32|   ap_memory|      v274_3_7|         array|
+-------------------+-----+-----+------------+--------------+--------------+

