Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jun  1 17:31:22 2023
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tmSe_leader_timing_summary_routed.rpt -pb tmSe_leader_timing_summary_routed.pb -rpx tmSe_leader_timing_summary_routed.rpx -warn_on_violation
| Design       : tmSe_leader
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (9)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: EXTERN_CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DAC_DAT_VAL_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: SPI_WX_DAC/SCLK_BUF_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.633        0.000                      0                  310        0.239        0.000                      0                  310        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.633        0.000                      0                  310        0.239        0.000                      0                  310        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.610ns (29.773%)  route 1.439ns (70.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.087    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  UART_RX_USB/rx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  UART_RX_USB/rx_byte_reg[7]/Q
                         net (fo=2, routed)           0.810     6.354    UART_RX_USB/in6[15]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.154     6.508 r  UART_RX_USB/DAC_DAT_REG[31]_i_2/O
                         net (fo=1, routed)           0.628     7.136    DAC_DAT_REG0_in[31]
    SLICE_X43Y45         FDCE                                         r  DAC_DAT_REG_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     9.788    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  DAC_DAT_REG_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.062    
                         clock uncertainty           -0.035    10.027    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)       -0.258     9.769    DAC_DAT_REG_reg[31]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.606ns (30.158%)  route 1.403ns (69.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.761     6.305    UART_RX_USB/in6[8]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.455 r  UART_RX_USB/DAC_DAT_REG[16]_i_1/O
                         net (fo=3, routed)           0.643     7.098    DAC_DAT_REG0_in[0]
    SLICE_X40Y42         FDCE                                         r  DAC_DAT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  DAC_DAT_REG_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X40Y42         FDCE (Setup_fdce_C_D)       -0.268     9.744    DAC_DAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.606ns (32.687%)  route 1.248ns (67.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  UART_RX_USB/rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_USB/rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.744     6.289    UART_RX_USB/in6[11]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.150     6.439 r  UART_RX_USB/DAC_DAT_REG[27]_i_1/O
                         net (fo=1, routed)           0.504     6.943    DAC_DAT_REG0_in[27]
    SLICE_X43Y43         FDCE                                         r  DAC_DAT_REG_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     9.788    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y43         FDCE                                         r  DAC_DAT_REG_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X43Y43         FDCE (Setup_fdce_C_D)       -0.280     9.733    DAC_DAT_REG_reg[27]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.606ns (33.172%)  route 1.221ns (66.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.761     6.305    UART_RX_USB/in6[8]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.455 r  UART_RX_USB/DAC_DAT_REG[16]_i_1/O
                         net (fo=3, routed)           0.460     6.915    DAC_DAT_REG0_in[0]
    SLICE_X41Y43         FDCE                                         r  DAC_DAT_REG_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     9.788    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  DAC_DAT_REG_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)       -0.296     9.717    DAC_DAT_REG_reg[16]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.606ns (34.189%)  route 1.167ns (65.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  UART_RX_USB/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.643     6.187    UART_RX_USB/in6[9]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150     6.337 r  UART_RX_USB/DAC_DAT_REG[25]_i_1/O
                         net (fo=1, routed)           0.524     6.861    DAC_DAT_REG0_in[25]
    SLICE_X43Y42         FDCE                                         r  DAC_DAT_REG_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  DAC_DAT_REG_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X43Y42         FDCE (Setup_fdce_C_D)       -0.280     9.732    DAC_DAT_REG_reg[25]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.580ns (29.726%)  route 1.371ns (70.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  UART_RX_USB/rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_USB/rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.744     6.289    UART_RX_USB/in6[11]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  UART_RX_USB/DAC_DAT_REG[19]_i_1/O
                         net (fo=3, routed)           0.627     7.040    DAC_DAT_REG0_in[3]
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)       -0.058     9.954    DAC_DAT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.606ns (34.041%)  route 1.174ns (65.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.761     6.305    UART_RX_USB/in6[8]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.455 r  UART_RX_USB/DAC_DAT_REG[16]_i_1/O
                         net (fo=3, routed)           0.413     6.868    DAC_DAT_REG0_in[0]
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X42Y42         FDCE (Setup_fdce_C_D)       -0.227     9.785    DAC_DAT_REG_reg[8]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.588%)  route 1.380ns (70.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  UART_RX_USB/rx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[6]/Q
                         net (fo=2, routed)           0.586     6.130    UART_RX_USB/in6[14]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.254 r  UART_RX_USB/DAC_DAT_REG[22]_i_1/O
                         net (fo=3, routed)           0.794     7.048    DAC_DAT_REG0_in[6]
    SLICE_X41Y43         FDCE                                         r  DAC_DAT_REG_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     9.788    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  DAC_DAT_REG_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)       -0.040     9.973    DAC_DAT_REG_reg[22]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.580ns (30.357%)  route 1.331ns (69.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  UART_RX_USB/rx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[4]/Q
                         net (fo=2, routed)           0.646     6.190    UART_RX_USB/in6[12]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.314 r  UART_RX_USB/DAC_DAT_REG[20]_i_1/O
                         net (fo=3, routed)           0.684     6.999    DAC_DAT_REG0_in[4]
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)       -0.055     9.957    DAC_DAT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.316%)  route 1.272ns (68.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  UART_RX_USB/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.643     6.187    UART_RX_USB/in6[9]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.311 r  UART_RX_USB/DAC_DAT_REG[17]_i_1/O
                         net (fo=3, routed)           0.629     6.940    DAC_DAT_REG0_in[1]
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X42Y42         FDCE (Setup_fdce_C_D)       -0.023     9.989    DAC_DAT_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/Q
                         net (fo=4, routed)           0.150     1.762    SPI_WX_DAC/FSM_onehot_rxstate_reg_n_0_[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  SPI_WX_DAC/FSM_onehot_rxstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    SPI_WX_DAC/FSM_onehot_rxstate[2]_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.961    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120     1.567    SPI_WX_DAC/FSM_onehot_rxstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=5, routed)           0.160     1.771    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  SPI_WX_DAC/FSM_onehot_rxstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    SPI_WX_DAC/FSM_onehot_rxstate[0]_i_1_n_0
    SLICE_X42Y47         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.961    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.121     1.568    SPI_WX_DAC/FSM_onehot_rxstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/Q
                         net (fo=36, routed)          0.161     1.772    SPI_WX_DAC/DAT_REG
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  SPI_WX_DAC/FSM_onehot_rxstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    SPI_WX_DAC/FSM_onehot_rxstate[1]_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.961    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.121     1.568    SPI_WX_DAC/FSM_onehot_rxstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/REG_VAL_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=5, routed)           0.171     1.782    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  SPI_WX_DAC/REG_VAL_i_1/O
                         net (fo=1, routed)           0.000     1.827    SPI_WX_DAC/REG_VAL_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.961    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.121     1.568    SPI_WX_DAC/REG_VAL_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/SCLK_BUF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/SCLK_BUF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SPI_WX_DAC/SCLK_BUF_reg/Q
                         net (fo=2, routed)           0.168     1.754    SPI_WX_DAC/SPI_SCLK_OBUF
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  SPI_WX_DAC/SCLK_BUF_i_1/O
                         net (fo=1, routed)           0.000     1.799    SPI_WX_DAC/SCLK_BUF_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    SPI_WX_DAC/SCLK_BUF_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_RX_USB/rxState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_USB/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.575%)  route 0.213ns (53.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  UART_RX_USB/rxState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  UART_RX_USB/rxState_reg[0]/Q
                         net (fo=37, routed)          0.213     1.801    UART_RX_USB/rxState_reg_n_0_[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  UART_RX_USB/clk_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.846    UART_RX_USB/clk_count[12]_i_1_n_0
    SLICE_X46Y45         FDRE                                         r  UART_RX_USB/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.961    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  UART_RX_USB/clk_count_reg[12]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.120     1.583    UART_RX_USB/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SPI_WX_DAC/CLK_COUNT_reg[7]/Q
                         net (fo=2, routed)           0.125     1.735    SPI_WX_DAC/CLK_COUNT[7]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SPI_WX_DAC/CLK_COUNT0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    SPI_WX_DAC/CLK_COUNT0_carry__0_n_5
    SLICE_X34Y43         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    SPI_WX_DAC/CLK_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SPI_WX_DAC/CLK_COUNT_reg[15]/Q
                         net (fo=2, routed)           0.127     1.736    SPI_WX_DAC/CLK_COUNT[15]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SPI_WX_DAC/CLK_COUNT0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.846    SPI_WX_DAC/CLK_COUNT0_carry__2_n_5
    SLICE_X34Y45         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    SPI_WX_DAC/CLK_COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SPI_WX_DAC/CLK_COUNT_reg[31]/Q
                         net (fo=2, routed)           0.127     1.737    SPI_WX_DAC/CLK_COUNT[31]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SPI_WX_DAC/CLK_COUNT0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.847    SPI_WX_DAC/CLK_COUNT0_carry__6_n_5
    SLICE_X34Y49         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    SPI_WX_DAC/CLK_COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SPI_WX_DAC/CLK_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.127     1.736    SPI_WX_DAC/CLK_COUNT[19]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SPI_WX_DAC/CLK_COUNT0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.846    SPI_WX_DAC/CLK_COUNT0_carry__3_n_5
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    SPI_WX_DAC/CLK_COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INTERN_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  INTERN_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   DAC_DAT_REG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   DAC_DAT_REG_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   DAC_DAT_REG_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y44   DAC_DAT_REG_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y44   DAC_DAT_REG_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y44   DAC_DAT_REG_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y44   DAC_DAT_REG_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DAC_DAT_REG_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DAC_DAT_REG_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DAC_DAT_REG_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DAC_DAT_REG_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   DAC_DAT_REG_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   DAC_DAT_REG_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXTERN_CLK
                            (input port)
  Destination:            LA_ROW_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.470ns  (logic 5.065ns (48.375%)  route 5.405ns (51.625%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  EXTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    EXTERN_CLK
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EXTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.936    LA_COL_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.032 r  LA_COL_CLK_OBUF_BUFG_inst/O
                         net (fo=36, routed)          2.924     6.956    LA_COL_CLK_OBUF_BUFG
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.470 r  LA_ROW_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.470    LA_ROW_CLK
    P18                                                               r  LA_ROW_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXTERN_CLK
                            (input port)
  Destination:            LA_COL_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.460ns  (logic 5.051ns (48.294%)  route 5.408ns (51.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  EXTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    EXTERN_CLK
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EXTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.936    LA_COL_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.032 r  LA_COL_CLK_OBUF_BUFG_inst/O
                         net (fo=36, routed)          2.927     6.959    LA_COL_CLK_OBUF_BUFG
    R18                  OBUF (Prop_obuf_I_O)         3.500    10.460 r  LA_COL_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.460    LA_COL_CLK
    R18                                                               r  LA_COL_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.027ns (50.328%)  route 3.974ns (49.672%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE                         0.000     0.000 r  SA_COL_OUT_reg[0]/C
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  SA_COL_OUT_reg[0]/Q
                         net (fo=1, routed)           3.974     4.498    SA_COL_OUT_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503     8.002 r  SA_COL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.002    SA_COL_OUT[0]
    A15                                                               r  SA_COL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/DATA_OUT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 3.964ns (49.774%)  route 4.000ns (50.226%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  SPI_WX_DAC/DATA_OUT_reg/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SPI_WX_DAC/DATA_OUT_reg/Q
                         net (fo=1, routed)           4.000     4.456    SPI_OUT_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     7.964 r  SPI_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.964    SPI_OUT
    J2                                                                r  SPI_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 3.967ns (50.363%)  route 3.910ns (49.637%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  SA_COL_OUT_reg[1]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_COL_OUT_reg[1]/Q
                         net (fo=1, routed)           3.910     4.369    SA_COL_OUT_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         3.508     7.877 r  SA_COL_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.877    SA_COL_OUT[1]
    A17                                                               r  SA_COL_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.044ns (51.576%)  route 3.797ns (48.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE                         0.000     0.000 r  SA_ROW_OUT_reg[0]/C
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  SA_ROW_OUT_reg[0]/Q
                         net (fo=1, routed)           3.797     4.321    SA_ROW_OUT_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520     7.841 r  SA_ROW_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.841    SA_ROW_OUT[0]
    A14                                                               r  SA_ROW_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.049ns (51.943%)  route 3.746ns (48.057%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  SA_ROW_OUT_reg[2]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  SA_ROW_OUT_reg[2]/Q
                         net (fo=1, routed)           3.746     4.270    SA_ROW_OUT_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525     7.795 r  SA_ROW_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.795    SA_ROW_OUT[2]
    B15                                                               r  SA_ROW_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 3.964ns (50.888%)  route 3.826ns (49.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  SA_COL_OUT_reg[2]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_COL_OUT_reg[2]/Q
                         net (fo=1, routed)           3.826     4.285    SA_COL_OUT_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         3.505     7.789 r  SA_COL_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.789    SA_COL_OUT[2]
    C15                                                               r  SA_COL_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/SYNC_BUF_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI_SYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 4.034ns (52.529%)  route 3.646ns (47.471%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE                         0.000     0.000 r  SPI_WX_DAC/SYNC_BUF_reg/C
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  SPI_WX_DAC/SYNC_BUF_reg/Q
                         net (fo=1, routed)           3.646     4.164    SPI_SYNC_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     7.680 r  SPI_SYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.680    SPI_SYNC
    L2                                                                r  SPI_SYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LA_ROW_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.990ns (64.978%)  route 2.689ns (35.022%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RESET_IBUF_inst/O
                         net (fo=154, routed)         2.689     4.142    LA_COL_RESET_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537     7.679 r  LA_ROW_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     7.679    LA_ROW_RESET
    K17                                                               r  LA_ROW_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SA_COL_BUF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  SA_COL_BUF_reg[2]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  SA_COL_BUF_reg[2]/Q
                         net (fo=1, routed)           0.110     0.256    SA_COL_BUF[2]
    SLICE_X35Y85         FDRE                                         r  SA_COL_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_BUF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  SA_ROW_BUF_reg[1]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  SA_ROW_BUF_reg[1]/Q
                         net (fo=1, routed)           0.110     0.277    SA_ROW_BUF[1]
    SLICE_X34Y85         FDRE                                         r  SA_ROW_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/COL_ADDR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.410%)  route 0.120ns (38.590%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[0]/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CLK_SEQ/COL_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.120     0.266    CLK_SEQ/COL_ADDR_reg_n_0_[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.045     0.311 r  CLK_SEQ/COL_ADDR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    CLK_SEQ/COL_ADDR[1]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  CLK_SEQ/COL_ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/COL_ADDR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.194ns (61.779%)  route 0.120ns (38.221%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[0]/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CLK_SEQ/COL_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.120     0.266    CLK_SEQ/COL_ADDR_reg_n_0_[0]
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.048     0.314 r  CLK_SEQ/COL_ADDR[2]_i_1/O
                         net (fo=1, routed)           0.000     0.314    CLK_SEQ/COL_ADDR[2]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  CLK_SEQ/COL_ADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/COL_ADDR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.214%)  route 0.132ns (40.786%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[4]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CLK_SEQ/COL_ADDR_reg[4]/Q
                         net (fo=4, routed)           0.132     0.278    CLK_SEQ/COL_ADDR_reg_n_0_[4]
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  CLK_SEQ/COL_ADDR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    CLK_SEQ/COL_ADDR[5]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  CLK_SEQ/COL_ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_BUF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE                         0.000     0.000 r  SA_COL_BUF_reg[0]/C
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  SA_COL_BUF_reg[0]/Q
                         net (fo=1, routed)           0.170     0.337    SA_COL_BUF[0]
    SLICE_X34Y88         FDRE                                         r  SA_COL_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_BUF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE                         0.000     0.000 r  SA_ROW_BUF_reg[0]/C
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  SA_ROW_BUF_reg[0]/Q
                         net (fo=1, routed)           0.170     0.337    SA_ROW_BUF[0]
    SLICE_X34Y93         FDRE                                         r  SA_ROW_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/ROW_ADDR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/ROW_ADDR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.212ns (61.302%)  route 0.134ns (38.698%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE                         0.000     0.000 r  CLK_SEQ/ROW_ADDR_reg[5]/C
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  CLK_SEQ/ROW_ADDR_reg[5]/Q
                         net (fo=3, routed)           0.134     0.301    CLK_SEQ/ROW_ADDR_reg_n_0_[5]
    SLICE_X10Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.346 r  CLK_SEQ/ROW_ADDR[6]_i_3/O
                         net (fo=1, routed)           0.000     0.346    CLK_SEQ/ROW_ADDR[6]_i_3_n_0
    SLICE_X10Y34         FDRE                                         r  CLK_SEQ/ROW_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/ROW_ADDR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/ROW_ADDR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.212ns (58.687%)  route 0.149ns (41.313%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE                         0.000     0.000 r  CLK_SEQ/ROW_ADDR_reg[5]/C
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  CLK_SEQ/ROW_ADDR_reg[5]/Q
                         net (fo=3, routed)           0.149     0.316    CLK_SEQ/ROW_ADDR_reg_n_0_[5]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.361 r  CLK_SEQ/ROW_ADDR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.361    CLK_SEQ/ROW_ADDR[5]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  CLK_SEQ/ROW_ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_BUF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.146ns (39.230%)  route 0.226ns (60.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  SA_COL_BUF_reg[1]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  SA_COL_BUF_reg[1]/Q
                         net (fo=1, routed)           0.226     0.372    SA_COL_BUF[1]
    SLICE_X35Y85         FDRE                                         r  SA_COL_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.095ns (51.376%)  route 3.875ns (48.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.563    10.084    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  led_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 r  led_reg[7]/Q
                         net (fo=1, routed)           3.875    14.382    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.673    18.054 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.054    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.111ns (52.678%)  route 3.693ns (47.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  led_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.422    10.507 r  led_reg[5]/Q
                         net (fo=1, routed)           3.693    14.201    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    17.890 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.890    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 4.115ns (53.085%)  route 3.637ns (46.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568    10.089    INTERN_CLK_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.422    10.511 r  led_reg[15]/Q
                         net (fo=1, routed)           3.637    14.148    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.693    17.842 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.842    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 3.965ns (51.360%)  route 3.755ns (48.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.563    10.084    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  led_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 r  led_reg[6]/Q
                         net (fo=1, routed)           3.755    14.298    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.805 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.805    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 3.964ns (51.595%)  route 3.719ns (48.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565    10.086    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  led_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.459    10.545 r  led_reg[0]/Q
                         net (fo=1, routed)           3.719    14.264    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    17.769 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.769    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 3.963ns (51.615%)  route 3.715ns (48.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  led_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  led_reg[8]/Q
                         net (fo=1, routed)           3.715    14.259    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.763 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.763    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.106ns (55.737%)  route 3.261ns (44.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.563    10.084    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  led_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 r  led_reg[3]/Q
                         net (fo=1, routed)           3.261    13.767    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    17.451 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.451    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 4.104ns (56.773%)  route 3.125ns (43.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568    10.089    INTERN_CLK_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.422    10.511 r  led_reg[13]/Q
                         net (fo=1, routed)           3.125    13.636    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.682    17.319 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.319    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 3.968ns (54.915%)  route 3.257ns (45.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  led_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  led_reg[4]/Q
                         net (fo=1, routed)           3.257    13.802    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    17.310 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.310    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 3.977ns (55.109%)  route 3.240ns (44.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568    10.089    INTERN_CLK_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.459    10.548 r  led_reg[12]/Q
                         net (fo=1, routed)           3.240    13.788    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.306 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.306    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/txstate_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.206%)  route 0.199ns (48.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=5, routed)           0.199     1.810    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  SPI_WX_DAC/txstate_i_1/O
                         net (fo=1, routed)           0.000     1.855    SPI_WX_DAC/txstate_i_1_n_0
    SLICE_X42Y49         FDCE                                         r  SPI_WX_DAC/txstate_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/DAT_REG_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/DATA_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.381ns (59.812%)  route 0.256ns (40.188%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SPI_WX_DAC/DAT_REG_reg[29]/Q
                         net (fo=1, routed)           0.116     1.727    SPI_WX_DAC/DAT_REG_reg_n_0_[29]
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  SPI_WX_DAC/DATA_OUT_i_10/O
                         net (fo=1, routed)           0.000     1.772    SPI_WX_DAC/DATA_OUT_i_10_n_0
    SLICE_X42Y46         MUXF7 (Prop_muxf7_I1_O)      0.064     1.836 r  SPI_WX_DAC/DATA_OUT_reg_i_4/O
                         net (fo=1, routed)           0.140     1.975    SPI_WX_DAC/DATA_OUT_reg_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.108     2.083 r  SPI_WX_DAC/DATA_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.083    SPI_WX_DAC/DATA_OUT_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  SPI_WX_DAC/DATA_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/SCLK_BUF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.373ns (56.991%)  route 1.036ns (43.009%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SPI_WX_DAC/SCLK_BUF_reg/Q
                         net (fo=2, routed)           0.288     1.874    SPI_SCLK_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  SPI_SCLK_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.748     2.648    SPI_SCLK_OBUF_BUFG
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.854 r  SPI_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.854    SPI_SCLK
    J1                                                                r  SPI_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.146ns (56.545%)  route 0.112ns (43.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  DAC_DAT_REG_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[24]/Q
                         net (fo=2, routed)           0.112     6.703    DAC_DAT_REG_reg_n_0_[24]
    SLICE_X41Y41         FDRE                                         r  LED_BUF_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.146ns (55.949%)  route 0.115ns (44.051%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  DAC_DAT_REG_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[0]/Q
                         net (fo=2, routed)           0.115     6.706    DAC_DAT_REG_reg_n_0_[0]
    SLICE_X42Y41         FDRE                                         r  LED_BUF_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.046%)  route 0.124ns (45.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[1]/Q
                         net (fo=2, routed)           0.124     6.715    DAC_DAT_REG_reg_n_0_[1]
    SLICE_X41Y41         FDRE                                         r  LED_BUF_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.394%)  route 0.127ns (46.606%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[3]/Q
                         net (fo=2, routed)           0.127     6.719    DAC_DAT_REG_reg_n_0_[3]
    SLICE_X40Y40         FDRE                                         r  LED_BUF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.199%)  route 0.128ns (46.801%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[2]/Q
                         net (fo=2, routed)           0.128     6.720    DAC_DAT_REG_reg_n_0_[2]
    SLICE_X40Y40         FDRE                                         r  LED_BUF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.167ns (57.758%)  route 0.122ns (42.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.167     6.612 r  DAC_DAT_REG_reg[10]/Q
                         net (fo=2, routed)           0.122     6.734    DAC_DAT_REG_reg_n_0_[10]
    SLICE_X43Y41         FDRE                                         r  LED_BUF_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.146ns (45.890%)  route 0.172ns (54.110%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     6.446    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  DAC_DAT_REG_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  DAC_DAT_REG_reg[17]/Q
                         net (fo=2, routed)           0.172     6.764    DAC_DAT_REG_reg_n_0_[17]
    SLICE_X41Y41         FDRE                                         r  LED_BUF_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 1.704ns (24.294%)  route 5.311ns (75.706%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.295     5.751    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.875 r  UART_RX_USB/clk_count[0]_i_8/O
                         net (fo=1, routed)           1.015     6.891    UART_RX_USB/clk_count[0]_i_8_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.015 r  UART_RX_USB/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     7.015    UART_RX_USB/p_1_in[0]
    SLICE_X48Y43         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451     4.792    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/rxState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.628ns  (logic 1.704ns (25.711%)  route 4.924ns (74.289%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.135     5.591    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.715 r  UART_RX_USB/rxState[0]_i_2/O
                         net (fo=1, routed)           0.789     6.504    UART_RX_USB/rxState[0]_i_2_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.628 r  UART_RX_USB/rxState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.628    UART_RX_USB/rxState[0]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  UART_RX_USB/rxState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.448     4.789    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  UART_RX_USB/rxState_reg[0]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.580ns (24.233%)  route 4.941ns (75.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          3.992     5.448    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.572 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.949     6.521    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  UART_RX_USB/clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  UART_RX_USB/clk_count_reg[2]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.580ns (24.233%)  route 4.941ns (75.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          3.992     5.448    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.572 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.949     6.521    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  UART_RX_USB/clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  UART_RX_USB/clk_count_reg[4]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.580ns (24.233%)  route 4.941ns (75.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          3.992     5.448    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.572 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.949     6.521    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  UART_RX_USB/clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  UART_RX_USB/clk_count_reg[8]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.449ns  (logic 1.580ns (24.501%)  route 4.869ns (75.499%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          3.992     5.448    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.572 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.877     6.449    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451     4.792    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/DAT_REG_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.453ns (22.651%)  route 4.961ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=154, routed)         4.961     6.414    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X42Y46         FDCE                                         f  SPI_WX_DAC/DAT_REG_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/DAT_REG_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.453ns (22.651%)  route 4.961ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=154, routed)         4.961     6.414    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X42Y46         FDCE                                         f  SPI_WX_DAC/DAT_REG_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/DAT_REG_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.453ns (22.651%)  route 4.961ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=154, routed)         4.961     6.414    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X42Y46         FDCE                                         f  SPI_WX_DAC/DAT_REG_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/DAT_REG_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.453ns (22.651%)  route 4.961ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=154, routed)         4.961     6.414    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X42Y46         FDCE                                         f  SPI_WX_DAC/DAT_REG_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_BUF_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  LED_BUF_reg[16]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[16]/Q
                         net (fo=1, routed)           0.097     0.238    LED_BUF[16]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    led[0]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  led_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  LED_BUF_reg[4]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[4]/Q
                         net (fo=1, routed)           0.097     0.238    LED_BUF[4]
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.283 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    led[4]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  led_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[6]/C
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LED_BUF_reg[6]/Q
                         net (fo=1, routed)           0.083     0.247    LED_BUF[6]
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.292 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     0.292    led[6]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  led_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE                         0.000     0.000 r  LED_BUF_reg[13]/C
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[13]/Q
                         net (fo=1, routed)           0.137     0.278    LED_BUF[13]
    SLICE_X45Y48         LUT3 (Prop_lut3_I2_O)        0.046     0.324 r  led[13]_i_1/O
                         net (fo=1, routed)           0.000     0.324    led[13]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.835     6.962    INTERN_CLK_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE                         0.000     0.000 r  LED_BUF_reg[14]/C
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[14]/Q
                         net (fo=1, routed)           0.146     0.287    LED_BUF[14]
    SLICE_X45Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.332 r  led[14]_i_1/O
                         net (fo=1, routed)           0.000     0.332    led[14]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.835     6.962    INTERN_CLK_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.187ns (56.127%)  route 0.146ns (43.873%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  LED_BUF_reg[17]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[17]/Q
                         net (fo=1, routed)           0.146     0.287    LED_BUF[17]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.046     0.333 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    led[1]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  led_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.028%)  route 0.201ns (51.972%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[18]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[18]/Q
                         net (fo=1, routed)           0.201     0.342    LED_BUF[18]
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    led[2]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  led_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.685%)  route 0.199ns (51.315%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[19]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[19]/Q
                         net (fo=1, routed)           0.199     0.340    LED_BUF[19]
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.048     0.388 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    led[3]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  led_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.704%)  route 0.180ns (46.296%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[8]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LED_BUF_reg[8]/Q
                         net (fo=1, routed)           0.180     0.344    LED_BUF[8]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.389 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     0.389    led[8]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  led_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  LED_BUF_reg[10]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[10]/Q
                         net (fo=1, routed)           0.207     0.348    LED_BUF[10]
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  led[10]_i_1/O
                         net (fo=1, routed)           0.000     0.393    led[10]_i_1_n_0
    SLICE_X44Y41         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     6.960    INTERN_CLK_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  led_reg[10]/C  (IS_INVERTED)





