Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Sep 24 01:58:06 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -rpx PmodOLEDCtrl_timing_summary_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.935        0.000                      0                  908        0.117        0.000                      0                  908        4.500        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.935        0.000                      0                  908        0.117        0.000                      0                  908        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 Example/current_state_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 1.660ns (19.215%)  route 6.979ns (80.785%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.790     5.552    Example/CLK_IBUF_BUFG
    SLICE_X101Y17        FDSE                                         r  Example/current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDSE (Prop_fdse_C_Q)         0.456     6.008 f  Example/current_state_reg[25]/Q
                         net (fo=22, routed)          1.294     7.303    Example/current_state[25]
    SLICE_X109Y19        LUT2 (Prop_lut2_I0_O)        0.152     7.455 f  Example/current_state[93]_i_41/O
                         net (fo=2, routed)           1.296     8.751    Example/current_state[93]_i_41_n_0
    SLICE_X111Y17        LUT6 (Prop_lut6_I0_O)        0.326     9.077 f  Example/current_state[93]_i_75/O
                         net (fo=1, routed)           0.833     9.910    Example/current_state[93]_i_75_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I1_O)        0.124    10.034 f  Example/current_state[93]_i_27/O
                         net (fo=1, routed)           0.635    10.669    Example/current_state[93]_i_27_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I4_O)        0.124    10.793 f  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.353    12.146    Example/SPI_COMP/current_state_reg[29]
    SLICE_X98Y18         LUT5 (Prop_lut5_I3_O)        0.150    12.296 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.640    12.936    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X98Y19         LUT4 (Prop_lut4_I3_O)        0.328    13.264 r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.927    14.191    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.645    15.127    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.486    
    RAMB18_X4Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    15.126    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 Example/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.403ns (16.959%)  route 6.870ns (83.041%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.787     5.549    Example/CLK_IBUF_BUFG
    SLICE_X101Y19        FDRE                                         r  Example/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDRE (Prop_fdre_C_Q)         0.456     6.005 r  Example/current_state_reg[19]/Q
                         net (fo=63, routed)          1.691     7.697    Example/current_state[19]
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     7.821 f  Example/current_state[86]_i_37/O
                         net (fo=2, routed)           0.681     8.502    Example/current_state[86]_i_37_n_0
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     8.626 f  Example/current_state[86]_i_27/O
                         net (fo=1, routed)           1.171     9.797    Example/current_state[86]_i_27_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I1_O)        0.124     9.921 f  Example/current_state[86]_i_7/O
                         net (fo=1, routed)           0.967    10.888    Example/current_state[86]_i_7_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I4_O)        0.124    11.012 r  Example/current_state[86]_i_2/O
                         net (fo=54, routed)          0.970    11.981    Example/current_state[86]_i_2_n_0
    SLICE_X103Y15        LUT2 (Prop_lut2_I1_O)        0.119    12.100 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.003    13.103    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X101Y18        LUT3 (Prop_lut3_I0_O)        0.332    13.435 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.822    Example/SPI_COMP_n_5
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[110]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X101Y18        FDRE (Setup_fdre_C_R)       -0.429    15.062    Example/current_state_reg[110]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 Example/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.403ns (16.959%)  route 6.870ns (83.041%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.787     5.549    Example/CLK_IBUF_BUFG
    SLICE_X101Y19        FDRE                                         r  Example/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDRE (Prop_fdre_C_Q)         0.456     6.005 r  Example/current_state_reg[19]/Q
                         net (fo=63, routed)          1.691     7.697    Example/current_state[19]
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     7.821 f  Example/current_state[86]_i_37/O
                         net (fo=2, routed)           0.681     8.502    Example/current_state[86]_i_37_n_0
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     8.626 f  Example/current_state[86]_i_27/O
                         net (fo=1, routed)           1.171     9.797    Example/current_state[86]_i_27_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I1_O)        0.124     9.921 f  Example/current_state[86]_i_7/O
                         net (fo=1, routed)           0.967    10.888    Example/current_state[86]_i_7_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I4_O)        0.124    11.012 r  Example/current_state[86]_i_2/O
                         net (fo=54, routed)          0.970    11.981    Example/current_state[86]_i_2_n_0
    SLICE_X103Y15        LUT2 (Prop_lut2_I1_O)        0.119    12.100 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.003    13.103    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X101Y18        LUT3 (Prop_lut3_I0_O)        0.332    13.435 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.822    Example/SPI_COMP_n_5
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[66]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X101Y18        FDRE (Setup_fdre_C_R)       -0.429    15.062    Example/current_state_reg[66]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 Example/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.403ns (16.959%)  route 6.870ns (83.041%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.787     5.549    Example/CLK_IBUF_BUFG
    SLICE_X101Y19        FDRE                                         r  Example/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDRE (Prop_fdre_C_Q)         0.456     6.005 r  Example/current_state_reg[19]/Q
                         net (fo=63, routed)          1.691     7.697    Example/current_state[19]
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     7.821 f  Example/current_state[86]_i_37/O
                         net (fo=2, routed)           0.681     8.502    Example/current_state[86]_i_37_n_0
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     8.626 f  Example/current_state[86]_i_27/O
                         net (fo=1, routed)           1.171     9.797    Example/current_state[86]_i_27_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I1_O)        0.124     9.921 f  Example/current_state[86]_i_7/O
                         net (fo=1, routed)           0.967    10.888    Example/current_state[86]_i_7_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I4_O)        0.124    11.012 r  Example/current_state[86]_i_2/O
                         net (fo=54, routed)          0.970    11.981    Example/current_state[86]_i_2_n_0
    SLICE_X103Y15        LUT2 (Prop_lut2_I1_O)        0.119    12.100 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.003    13.103    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X101Y18        LUT3 (Prop_lut3_I0_O)        0.332    13.435 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.822    Example/SPI_COMP_n_5
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[80]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X101Y18        FDRE (Setup_fdre_C_R)       -0.429    15.062    Example/current_state_reg[80]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 Example/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.403ns (16.959%)  route 6.870ns (83.041%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.787     5.549    Example/CLK_IBUF_BUFG
    SLICE_X101Y19        FDRE                                         r  Example/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDRE (Prop_fdre_C_Q)         0.456     6.005 r  Example/current_state_reg[19]/Q
                         net (fo=63, routed)          1.691     7.697    Example/current_state[19]
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     7.821 f  Example/current_state[86]_i_37/O
                         net (fo=2, routed)           0.681     8.502    Example/current_state[86]_i_37_n_0
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     8.626 f  Example/current_state[86]_i_27/O
                         net (fo=1, routed)           1.171     9.797    Example/current_state[86]_i_27_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I1_O)        0.124     9.921 f  Example/current_state[86]_i_7/O
                         net (fo=1, routed)           0.967    10.888    Example/current_state[86]_i_7_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I4_O)        0.124    11.012 r  Example/current_state[86]_i_2/O
                         net (fo=54, routed)          0.970    11.981    Example/current_state[86]_i_2_n_0
    SLICE_X103Y15        LUT2 (Prop_lut2_I1_O)        0.119    12.100 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.003    13.103    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X101Y18        LUT3 (Prop_lut3_I0_O)        0.332    13.435 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.822    Example/SPI_COMP_n_5
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[81]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X101Y18        FDRE (Setup_fdre_C_R)       -0.429    15.062    Example/current_state_reg[81]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 Example/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.403ns (16.959%)  route 6.870ns (83.041%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.787     5.549    Example/CLK_IBUF_BUFG
    SLICE_X101Y19        FDRE                                         r  Example/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDRE (Prop_fdre_C_Q)         0.456     6.005 r  Example/current_state_reg[19]/Q
                         net (fo=63, routed)          1.691     7.697    Example/current_state[19]
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     7.821 f  Example/current_state[86]_i_37/O
                         net (fo=2, routed)           0.681     8.502    Example/current_state[86]_i_37_n_0
    SLICE_X112Y18        LUT6 (Prop_lut6_I1_O)        0.124     8.626 f  Example/current_state[86]_i_27/O
                         net (fo=1, routed)           1.171     9.797    Example/current_state[86]_i_27_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I1_O)        0.124     9.921 f  Example/current_state[86]_i_7/O
                         net (fo=1, routed)           0.967    10.888    Example/current_state[86]_i_7_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I4_O)        0.124    11.012 r  Example/current_state[86]_i_2/O
                         net (fo=54, routed)          0.970    11.981    Example/current_state[86]_i_2_n_0
    SLICE_X103Y15        LUT2 (Prop_lut2_I1_O)        0.119    12.100 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.003    13.103    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X101Y18        LUT3 (Prop_lut3_I0_O)        0.332    13.435 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.822    Example/SPI_COMP_n_5
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X101Y18        FDRE                                         r  Example/current_state_reg[83]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X101Y18        FDRE (Setup_fdre_C_R)       -0.429    15.062    Example/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 Example/current_state_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.332ns (18.111%)  route 6.022ns (81.889%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.790     5.552    Example/CLK_IBUF_BUFG
    SLICE_X101Y17        FDSE                                         r  Example/current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDSE (Prop_fdse_C_Q)         0.456     6.008 f  Example/current_state_reg[25]/Q
                         net (fo=22, routed)          1.294     7.303    Example/current_state[25]
    SLICE_X109Y19        LUT2 (Prop_lut2_I0_O)        0.152     7.455 f  Example/current_state[93]_i_41/O
                         net (fo=2, routed)           1.296     8.751    Example/current_state[93]_i_41_n_0
    SLICE_X111Y17        LUT6 (Prop_lut6_I0_O)        0.326     9.077 f  Example/current_state[93]_i_75/O
                         net (fo=1, routed)           0.833     9.910    Example/current_state[93]_i_75_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I1_O)        0.124    10.034 f  Example/current_state[93]_i_27/O
                         net (fo=1, routed)           0.635    10.669    Example/current_state[93]_i_27_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I4_O)        0.124    10.793 f  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.353    12.146    Example/SPI_COMP/current_state_reg[29]
    SLICE_X98Y18         LUT5 (Prop_lut5_I3_O)        0.150    12.296 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.611    12.907    Example/SPI_COMP_n_4
    SLICE_X98Y18         FDSE                                         r  Example/current_state_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X98Y18         FDSE                                         r  Example/current_state_reg[62]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X98Y18         FDSE (Setup_fdse_C_S)       -0.728    14.763    Example/current_state_reg[62]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Example/current_state_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.332ns (18.336%)  route 5.932ns (81.664%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.790     5.552    Example/CLK_IBUF_BUFG
    SLICE_X101Y17        FDSE                                         r  Example/current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDSE (Prop_fdse_C_Q)         0.456     6.008 f  Example/current_state_reg[25]/Q
                         net (fo=22, routed)          1.294     7.303    Example/current_state[25]
    SLICE_X109Y19        LUT2 (Prop_lut2_I0_O)        0.152     7.455 f  Example/current_state[93]_i_41/O
                         net (fo=2, routed)           1.296     8.751    Example/current_state[93]_i_41_n_0
    SLICE_X111Y17        LUT6 (Prop_lut6_I0_O)        0.326     9.077 f  Example/current_state[93]_i_75/O
                         net (fo=1, routed)           0.833     9.910    Example/current_state[93]_i_75_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I1_O)        0.124    10.034 f  Example/current_state[93]_i_27/O
                         net (fo=1, routed)           0.635    10.669    Example/current_state[93]_i_27_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I4_O)        0.124    10.793 f  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.353    12.146    Example/SPI_COMP/current_state_reg[29]
    SLICE_X98Y18         LUT5 (Prop_lut5_I3_O)        0.150    12.296 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.521    12.817    Example/SPI_COMP_n_4
    SLICE_X100Y18        FDSE                                         r  Example/current_state_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X100Y18        FDSE                                         r  Example/current_state_reg[53]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X100Y18        FDSE (Setup_fdse_C_S)       -0.728    14.763    Example/current_state_reg[53]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Example/current_state_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.332ns (18.336%)  route 5.932ns (81.664%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.790     5.552    Example/CLK_IBUF_BUFG
    SLICE_X101Y17        FDSE                                         r  Example/current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDSE (Prop_fdse_C_Q)         0.456     6.008 f  Example/current_state_reg[25]/Q
                         net (fo=22, routed)          1.294     7.303    Example/current_state[25]
    SLICE_X109Y19        LUT2 (Prop_lut2_I0_O)        0.152     7.455 f  Example/current_state[93]_i_41/O
                         net (fo=2, routed)           1.296     8.751    Example/current_state[93]_i_41_n_0
    SLICE_X111Y17        LUT6 (Prop_lut6_I0_O)        0.326     9.077 f  Example/current_state[93]_i_75/O
                         net (fo=1, routed)           0.833     9.910    Example/current_state[93]_i_75_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I1_O)        0.124    10.034 f  Example/current_state[93]_i_27/O
                         net (fo=1, routed)           0.635    10.669    Example/current_state[93]_i_27_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I4_O)        0.124    10.793 f  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.353    12.146    Example/SPI_COMP/current_state_reg[29]
    SLICE_X98Y18         LUT5 (Prop_lut5_I3_O)        0.150    12.296 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.521    12.817    Example/SPI_COMP_n_4
    SLICE_X100Y18        FDSE                                         r  Example/current_state_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X100Y18        FDSE                                         r  Example/current_state_reg[58]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X100Y18        FDSE (Setup_fdse_C_S)       -0.728    14.763    Example/current_state_reg[58]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Example/current_state_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.332ns (18.336%)  route 5.932ns (81.664%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.790     5.552    Example/CLK_IBUF_BUFG
    SLICE_X101Y17        FDSE                                         r  Example/current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDSE (Prop_fdse_C_Q)         0.456     6.008 f  Example/current_state_reg[25]/Q
                         net (fo=22, routed)          1.294     7.303    Example/current_state[25]
    SLICE_X109Y19        LUT2 (Prop_lut2_I0_O)        0.152     7.455 f  Example/current_state[93]_i_41/O
                         net (fo=2, routed)           1.296     8.751    Example/current_state[93]_i_41_n_0
    SLICE_X111Y17        LUT6 (Prop_lut6_I0_O)        0.326     9.077 f  Example/current_state[93]_i_75/O
                         net (fo=1, routed)           0.833     9.910    Example/current_state[93]_i_75_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I1_O)        0.124    10.034 f  Example/current_state[93]_i_27/O
                         net (fo=1, routed)           0.635    10.669    Example/current_state[93]_i_27_n_0
    SLICE_X109Y18        LUT6 (Prop_lut6_I4_O)        0.124    10.793 f  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.353    12.146    Example/SPI_COMP/current_state_reg[29]
    SLICE_X98Y18         LUT5 (Prop_lut5_I3_O)        0.150    12.296 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.521    12.817    Example/SPI_COMP_n_4
    SLICE_X100Y18        FDSE                                         r  Example/current_state_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.612    15.095    Example/CLK_IBUF_BUFG
    SLICE_X100Y18        FDSE                                         r  Example/current_state_reg[64]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X100Y18        FDSE (Setup_fdse_C_S)       -0.728    14.763    Example/current_state_reg[64]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  1.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.574%)  route 0.234ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.601     1.548    Example/CLK_IBUF_BUFG
    SLICE_X97Y27         FDRE                                         r  Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.234     1.923    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.909     2.104    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.806    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Example/temp_spi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/SPI_COMP/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.598     1.545    Example/CLK_IBUF_BUFG
    SLICE_X97Y24         FDRE                                         r  Example/temp_spi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  Example/temp_spi_data_reg[2]/Q
                         net (fo=1, routed)           0.087     1.773    Example/SPI_COMP/temp_spi_data_reg[2]
    SLICE_X96Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  Example/SPI_COMP/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    Example/SPI_COMP/shift_register[2]_i_1_n_0
    SLICE_X96Y24         FDRE                                         r  Example/SPI_COMP/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.865     2.059    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X96Y24         FDRE                                         r  Example/SPI_COMP/shift_register_reg[2]/C
                         clock pessimism             -0.501     1.558    
    SLICE_X96Y24         FDRE (Hold_fdre_C_D)         0.120     1.678    Example/SPI_COMP/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.924%)  route 0.257ns (61.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.597     1.544    Example/CLK_IBUF_BUFG
    SLICE_X92Y24         FDRE                                         r  Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y24         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.257     1.965    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.909     2.104    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.806    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/temp_fin_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.111%)  route 0.344ns (64.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.639     1.586    CLK_IBUF_BUFG
    SLICE_X106Y45        FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=9, routed)           0.344     2.071    Init/out[1]
    SLICE_X106Y54        LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  Init/temp_fin_i_1/O
                         net (fo=1, routed)           0.000     2.116    Init/temp_fin_i_1_n_0
    SLICE_X106Y54        FDRE                                         r  Init/temp_fin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.907     2.101    Init/CLK_IBUF_BUFG
    SLICE_X106Y54        FDRE                                         r  Init/temp_fin_reg/C
                         clock pessimism             -0.247     1.854    
    SLICE_X106Y54        FDRE (Hold_fdre_C_D)         0.091     1.945    Init/temp_fin_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.713%)  route 0.271ns (62.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.598     1.545    Example/CLK_IBUF_BUFG
    SLICE_X92Y26         FDRE                                         r  Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.271     1.980    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.909     2.104    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.806    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.341%)  route 0.295ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.597     1.544    Example/CLK_IBUF_BUFG
    SLICE_X93Y24         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.295     1.980    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.909     2.104    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.806    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.017%)  route 0.299ns (67.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.597     1.544    Example/CLK_IBUF_BUFG
    SLICE_X93Y24         FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.299     1.984    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.909     2.104    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.806    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/temp_sdo_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.610     1.557    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X100Y53        FDRE                                         r  Init/SPI_COMP/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  Init/SPI_COMP/shift_register_reg[7]/Q
                         net (fo=1, routed)           0.100     1.821    Init/SPI_COMP/p_0_in
    SLICE_X99Y53         FDSE                                         r  Init/SPI_COMP/temp_sdo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.880     2.074    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X99Y53         FDSE                                         r  Init/SPI_COMP/temp_sdo_reg/C
                         clock pessimism             -0.501     1.573    
    SLICE_X99Y53         FDSE (Hold_fdse_C_D)         0.070     1.643    Init/SPI_COMP/temp_sdo_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.924%)  route 0.301ns (68.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.597     1.544    Example/CLK_IBUF_BUFG
    SLICE_X93Y24         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.301     1.986    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.909     2.104    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y10         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.806    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/after_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.809%)  route 0.138ns (42.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.606     1.553    Example/CLK_IBUF_BUFG
    SLICE_X99Y17         FDSE                                         r  Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y17         FDSE (Prop_fdse_C_Q)         0.141     1.694 r  Example/current_state_reg[3]/Q
                         net (fo=76, routed)          0.138     1.832    Example/current_state[3]
    SLICE_X98Y17         LUT3 (Prop_lut3_I2_O)        0.048     1.880 r  Example/after_state[21]_i_1/O
                         net (fo=1, routed)           0.000     1.880    Example/after_state[21]_i_1_n_0
    SLICE_X98Y17         FDRE                                         r  Example/after_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.873     2.067    Example/CLK_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  Example/after_state_reg[21]/C
                         clock pessimism             -0.501     1.566    
    SLICE_X98Y17         FDRE (Hold_fdre_C_D)         0.131     1.697    Example/after_state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y10   Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y10   Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y27   Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y29   Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y29   Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y29   Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y29   Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y28   Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y30   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X99Y63   Init/current_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y63  Init/current_state_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X101Y63  Init/current_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y17  Example/current_state_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y17  Example/current_state_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y17  Example/current_state_reg[72]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y64  Init/current_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y64   Init/current_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X99Y64   Init/current_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y64   Init/current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y27   Example/DELAY_COMP/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y30   Example/DELAY_COMP/clk_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X97Y18   Example/after_page_state_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y18  Example/after_page_state_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y17   Example/after_state_reg[60]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y18   Example/after_state_reg[64]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y19   Example/after_state_reg[65]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y19   Example/after_state_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y19   Example/after_state_reg[81]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X97Y17   Example/after_state_reg[86]/C



