--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8743 paths analyzed, 1239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.611ns.
--------------------------------------------------------------------------------
Slack:                  12.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y47.C1      net (fanout=13)       1.666   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (1.668ns logic, 5.892ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.410ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y47.B3      net (fanout=13)       1.516   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (1.668ns logic, 5.742ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y51.C4      net (fanout=13)       1.292   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (1.644ns logic, 5.793ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y51.C4      net (fanout=13)       1.302   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y51.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (1.610ns logic, 5.803ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y40.A5      net (fanout=13)       1.188   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y40.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (1.610ns logic, 5.689ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.352ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y51.B5      net (fanout=13)       1.207   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.352ns (1.644ns logic, 5.708ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.347ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y51.A5      net (fanout=13)       1.202   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.347ns (1.644ns logic, 5.703ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.330ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y51.A5      net (fanout=13)       1.219   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y51.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (1.610ns logic, 5.720ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.263ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y40.B5      net (fanout=13)       1.152   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y40.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.263ns (1.610ns logic, 5.653ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.294ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y51.B5      net (fanout=13)       1.183   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y51.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.294ns (1.610ns logic, 5.684ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y47.C4      net (fanout=13)       1.026   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.644ns logic, 5.527ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y47.C1      net (fanout=13)       1.666   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (1.580ns logic, 5.587ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.141ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y47.D4      net (fanout=13)       0.996   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (1.644ns logic, 5.497ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y47.B5      net (fanout=13)       0.941   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (1.644ns logic, 5.442ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.081ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y47.A5      net (fanout=13)       0.936   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (1.644ns logic, 5.437ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y47.B3      net (fanout=13)       1.516   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (1.580ns logic, 5.437ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y51.C4      net (fanout=13)       1.292   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (1.556ns logic, 5.488ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y40.A4      net (fanout=13)       1.084   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (1.668ns logic, 5.310ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X11Y42.D3      net (fanout=3)        1.345   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X11Y42.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y47.A3      net (fanout=16)       1.215   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d281
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (1.668ns logic, 5.316ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y51.C4      net (fanout=13)       1.302   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y51.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (1.522ns logic, 5.498ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X11Y42.D3      net (fanout=3)        1.345   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X11Y42.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y47.A3      net (fanout=16)       1.206   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y47.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d171
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (1.644ns logic, 5.307ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y40.A5      net (fanout=13)       1.188   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y40.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (1.522ns logic, 5.384ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_0
    SLICE_X21Y33.D6      net (fanout=6)        0.835   M_myState_buttonCounter[0]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y47.C1      net (fanout=13)       1.666   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (1.580ns logic, 5.331ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y51.B5      net (fanout=13)       1.207   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (1.556ns logic, 5.403ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.893ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X11Y42.D3      net (fanout=3)        1.345   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X11Y42.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y40.B3      net (fanout=16)       1.124   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (1.668ns logic, 5.225ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X21Y33.D1      net (fanout=5)        1.396   M_myState_buttonCounter[1]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X11Y42.D3      net (fanout=3)        1.345   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X11Y42.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y39.C6      net (fanout=16)       1.147   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y39.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (1.644ns logic, 5.248ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y51.A5      net (fanout=13)       1.202   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (1.556ns logic, 5.398ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.658 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y51.A5      net (fanout=13)       1.219   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y51.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.937ns (1.522ns logic, 5.415ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X21Y33.D3      net (fanout=7)        1.091   M_myState_buttonCounter[2]
    SLICE_X21Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y39.B6      net (fanout=4)        1.360   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X10Y45.B1      net (fanout=3)        1.745   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X10Y45.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X12Y40.B5      net (fanout=13)       1.152   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X12Y40.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (1.522ns logic, 5.348ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.296 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.DQ      Tcko                  0.525   M_myState_buttonReg[3]
                                                       myState/btnReg/M_regs_q_3
    SLICE_X17Y34.D2      net (fanout=4)        1.207   M_myState_buttonReg[3]
    SLICE_X17Y34.D       Tilo                  0.259   M_myState_buttonCounter[7]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o11_SW0
    SLICE_X15Y39.B4      net (fanout=4)        0.846   myState/N35
    SLICE_X15Y39.B       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_2
    SLICE_X9Y40.B2       net (fanout=3)        1.470   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y40.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y47.C1      net (fanout=13)       1.666   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y47.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.675ns logic, 5.189ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8743 paths, 0 nets, and 1169 connections

Design statistics:
   Minimum period:   7.611ns{1}   (Maximum frequency: 131.389MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 14:30:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



