Name: Aditya Singh 

Company: CODTECH IT SOLUTIONS

ID: CT08DS7686

Domain: VLSI

Duration: AUGUST TO SEPTEMBER 2024

Mentor: Neela Santhosh Kumar


## Overview of the Project ##

## Project: DESIGN SRAM MEMORY CONTROLLER USING VERILOG 

## Objective.

The objective of this project is to design and implement an SRAM memory controller using Verilog, capable of managing read and write operations efficiently. The controller will generate the necessary control signals such as Write Enable, Output Enable, Chip Enable, and Byte Selection to ensure proper communication with the SRAM. A Finite State Machine (FSM) will be integrated to manage different operational states, including idle, read, and write modes. The project will involve simulating the SRAM controller using testbenches to validate its functionality and performance under various conditions. Additionally, the design will be optimized for FPGA implementation, focusing on resource efficiency and performance. Through this project, the goal is to gain an in-depth understanding of SRAM memory timing, addressing, and controller design, followed by verification through simulation and timing analysis to meet functional specifications.

## Key Activities  ##

1. Requirement Analysis and Specification Development: Define the functional requirements of the SRAM memory controller, including memory size, addressing, read/write operations, and control signal requirements.


2. Design of the SRAM Controller: Develop the Verilog code for the SRAM controller, including logic for generating control signals like Write Enable (WE), Output Enable (OE), Chip Enable (CE), and byte selection signals (Lower and Upper Byte).


3. Implementation of FSM (Finite State Machine): Design and implement a state machine to control the operational states of the controller, including idle, read, and write states.


4. Verilog Testbench Development: Create a testbench in Verilog to simulate various memory access scenarios (read/write) and verify the controller’s functionality.


5. Simulation and Verification: Simulate the SRAM controller using tools like Icarus Verilog, ModelSim, or Vivado to ensure correct functionality and timing. Verify the design through different test cases.


6. Synthesis and FPGA Implementation: Synthesize the design using FPGA development tools such as Xilinx Vivado or Intel Quartus. Map the SRAM controller onto an FPGA board (if available) and perform timing analysis and resource utilization checks.


7. Debugging and Optimization: Identify and correct any issues that arise during simulation or synthesis. Optimize the design for better performance and lower resource utilization.


8. Documentation and Report Preparation: Document the design process, simulation results, and performance analysis. Prepare a project report detailing the implementation, testing, and outcomes.



These activities cover the full lifecycle of designing, simulating, and verifying the SRAM controller, ensuring it meets the project requirements and can be implemented on FPGA hardware.


## Technology Used ##

1. Verilog HDL: For designing and describing the SRAM memory controller and its functionality.


2. FPGA Development Tools: Tools such as Xilinx Vivado or Intel Quartus for synthesizing and implementing the design on FPGA hardware.


3. Simulation Tools: Software like ModelSim, Icarus Verilog, or Vivado for simulating the SRAM controller and verifying its functionality.


4. FPGA Hardware (Optional): FPGA development boards for physical implementation and testing of the SRAM controller, if available.


5. Testbenches: Verilog-based testbenches for simulating various read/write scenarios and validating the controller’s operation.


## Summary

This project focuses on designing and implementing an SRAM memory controller using Verilog HDL. The primary goal is to create a functional controller that efficiently manages both read and write operations for SRAM, including generating essential control signals such as Write Enable (WE), Output Enable (OE), Chip Enable (CE), and Byte Selection signals. The design incorporates a Finite State Machine (FSM) to handle various operational states, including idle, read, and write modes. The project involves developing the Verilog code for the controller, creating testbenches for simulation, and validating the functionality using simulation tools like ModelSim or Vivado. Additionally, the design will be synthesized and optimized for FPGA implementation using tools such as Xilinx Vivado or Intel Quartus. The project aims to provide a comprehensive understanding of SRAM memory operations and FPGA-based system design while ensuring the SRAM controller performs efficiently and accurately.



# Waveform 

![Screenshot (32)](https://github.com/user-attachments/assets/b6effd90-8c59-45aa-8354-619269372fc5) 


# RTL Design 

![Screenshot (33)](https://github.com/user-attachments/assets/7c8d228e-e59a-4e10-818e-c4736d790d23) 



# Synthesis


![Screenshot (34)](https://github.com/user-attachments/assets/616d8ebc-354f-485f-81a2-5d100f3615b3)


