Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 15 01:54:20 2022
| Host         : jiu-730QCJ-730QCR running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.250    -9004.610                   2581                20493       -2.537      -78.388                     83                20493        1.000        0.000                       0                  7550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk         -14.250    -8672.715                   2422                18229       -0.029       -0.034                      2                18229        2.750        0.000                       0                  6485  
  pll_dac_clk_1x        0.204        0.000                      0                   45       -0.215       -0.653                      7                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -1.323       -1.649                      5                  272       -0.100       -0.191                      4                  272        1.500        0.000                       0                   143  
clk_fpga_3             -1.627      -62.924                    126                 1834        0.137        0.000                      0                 1834        1.000        0.000                       0                   866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.426        0.000                      0                   28       -2.537      -69.334                     28                   28  
pll_adc_clk     pll_dac_clk_1x      -10.609     -267.322                     28                   28       -0.032       -0.032                      1                   28  
pll_adc_clk     pll_pwm_clk           1.576        0.000                      0                   48       -0.305       -8.145                     41                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              3.316        0.000                      0                   41        1.356        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         2422  Failing Endpoints,  Worst Slack      -14.250ns,  Total Violation    -8672.715ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.029ns,  Total Violation       -0.034ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.250ns  (required time - arrival time)
  Source:                 adc_dat_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_pid_block_B/kp_mult/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        21.195ns  (logic 8.348ns (39.387%)  route 12.847ns (60.613%))
  Logic Levels:           33  (CARRY4=15 LUT1=1 LUT2=3 LUT3=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 13.612 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     6.901 r  adc_dat_b_reg[1]/Q
                         net (fo=15, estimated)       1.573     8.474    i_lock/in2[1]
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.180     8.654 r  i_lock/i_sat15_in1in2_i_18/O
                         net (fo=1, routed)           0.000     8.654    i_lock/i_sat15_in1in2_i_18_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.204 r  i_lock/i_sat15_in1in2_i_4/CO[3]
                         net (fo=1, estimated)        0.000     9.204    i_lock/i_sat15_in1in2_i_4_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  i_lock/i_sat15_in1in2_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.318    i_lock/i_sat15_in1in2_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  i_lock/i_sat15_in1in2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.432    i_lock/i_sat15_in1in2_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.766 r  i_lock/i_sat15_in1in2_i_1/O[1]
                         net (fo=15, estimated)       0.707    10.473    i_lock/i_sat15_in1in2/in[13]
    SLICE_X42Y21         LUT3 (Prop_lut3_I1_O)        0.303    10.776 r  i_lock/i_sat15_in1in2/out[0]_INST_0/O
                         net (fo=6, estimated)        0.329    11.105    i_lock/muxer_signal_i/in2[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.229 f  i_lock/muxer_signal_i/xlnx_opt_LUT_out[0]_INST_0_2/O
                         net (fo=1, estimated)        0.324    11.553    i_lock/muxer_signal_i/xlnx_opt_out[0]_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.677 r  i_lock/muxer_signal_i/xlnx_opt_LUT_out[0]_INST_0_3/O
                         net (fo=1, estimated)        0.306    11.983    i_lock/muxer_signal_i/xlnx_opt_out[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.107 r  i_lock/muxer_signal_i/xlnx_opt_LUT_out[0]_INST_0_4/O
                         net (fo=17, estimated)       0.764    12.871    i_lock/i_sq_mult_sq_quad/in[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.527 r  i_lock/i_sq_mult_sq_quad/out[3]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.527    i_lock/i_sq_mult_sq_quad/out[3]_INST_0_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.766 r  i_lock/i_sq_mult_sq_quad/out[7]_INST_0_i_1/O[2]
                         net (fo=1, estimated)        0.478    14.244    i_lock/i_sq_mult_sq_quad/minus_in[6]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.302    14.546 r  i_lock/i_sq_mult_sq_quad/out[6]_INST_0/O
                         net (fo=3, estimated)        0.323    14.869    i_lock/i_LP_filter_sq_quad_A/in[18]
    SLICE_X32Y24         LUT3 (Prop_lut3_I0_O)        0.124    14.993 r  i_lock/i_LP_filter_sq_quad_A/out[18]_INST_0/O
                         net (fo=3, estimated)        0.465    15.458    i_lock/i_LP_filter_sq_quad_B/in[18]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124    15.582 r  i_lock/i_LP_filter_sq_quad_B/out[18]_INST_0/O
                         net (fo=5, estimated)        0.907    16.489    i_lock/sq_quad_lpf2[18]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.613 r  i_lock/i_satprotect_sqYo_37_i_38/O
                         net (fo=4, estimated)        0.690    17.303    i_lock/i_satprotect_sqYo_37_i_38_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.427 r  i_lock/i_satprotect_sqYo_37_i_8/O
                         net (fo=2, estimated)        0.810    18.237    i_lock/i_satprotect_sqYo_37/in[29]
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.361 r  i_lock/i_satprotect_sqYo_37/out[26]_INST_0_i_1/O
                         net (fo=17, estimated)       0.696    19.057    i_lock/i_satprotect_sqYo_37/out[26]_INST_0_i_1_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.124    19.181 r  i_lock/i_satprotect_sqYo_37/out[11]_INST_0/O
                         net (fo=2, estimated)        0.655    19.836    i_lock/i_satprotect_sqYo_37_n_16
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124    19.960 r  i_lock/i_satprotect_sqYo_i_20/O
                         net (fo=1, routed)           0.000    19.960    i_lock/i_satprotect_sqYo_i_20_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.492 r  i_lock/i_satprotect_sqYo_i_4/CO[3]
                         net (fo=1, estimated)        0.000    20.492    i_lock/i_satprotect_sqYo_i_4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  i_lock/i_satprotect_sqYo_i_3/CO[3]
                         net (fo=1, estimated)        0.000    20.606    i_lock/i_satprotect_sqYo_i_3_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  i_lock/i_satprotect_sqYo_i_2/CO[3]
                         net (fo=1, estimated)        0.000    20.720    i_lock/i_satprotect_sqYo_i_2_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.033 f  i_lock/i_satprotect_sqYo_i_1/O[3]
                         net (fo=20, estimated)       0.658    21.691    i_lock/i_satprotect_sqYo/in[15]
    SLICE_X32Y31         LUT4 (Prop_lut4_I1_O)        0.306    21.997 r  i_lock/i_satprotect_sqYo/out[0]_INST_0/O
                         net (fo=2, estimated)        0.516    22.513    i_lock/i_muxer5_pidB/in7[0]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.124    22.637 f  i_lock/i_muxer5_pidB/out[0]_INST_0_i_1/O
                         net (fo=1, estimated)        0.715    23.352    i_lock/i_muxer5_pidB/out[0]_INST_0_i_1_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.476 f  i_lock/i_muxer5_pidB/xlnx_opt_LUT_out[0]_INST_0_7/O
                         net (fo=6, estimated)        0.732    24.208    i_lock/i_lock_pid_block_B/kp_mult_i_35_n_0
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.124    24.332 r  i_lock/i_lock_pid_block_B/kp_mult_i_39/O
                         net (fo=1, routed)           0.000    24.332    i_lock/i_lock_pid_block_B/kp_mult_i_39_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.845 r  i_lock/i_lock_pid_block_B/kp_mult_i_24/CO[3]
                         net (fo=1, estimated)        0.000    24.845    i_lock/i_lock_pid_block_B/kp_mult_i_24_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.962 r  i_lock/i_lock_pid_block_B/kp_mult_i_23/CO[3]
                         net (fo=1, estimated)        0.000    24.962    i_lock/i_lock_pid_block_B/kp_mult_i_23_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.285 r  i_lock/i_lock_pid_block_B/kp_mult_i_22/O[1]
                         net (fo=1, estimated)        0.440    25.725    i_lock/i_lock_pid_block_B/kp_mult_i_22_n_6
    SLICE_X31Y36         LUT2 (Prop_lut2_I1_O)        0.306    26.031 r  i_lock/i_lock_pid_block_B/kp_mult_i_11/O
                         net (fo=1, routed)           0.000    26.031    i_lock/i_lock_pid_block_B/kp_mult_i_11_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.581 r  i_lock/i_lock_pid_block_B/kp_mult_i_2/CO[3]
                         net (fo=1, estimated)        0.000    26.581    i_lock/i_lock_pid_block_B/kp_mult_i_2_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.820 r  i_lock/i_lock_pid_block_B/kp_mult_i_1/O[2]
                         net (fo=32, estimated)       0.759    27.579    i_lock/i_lock_pid_block_B/error00_out[14]
    DSP48_X1Y15          DSP48E1                                      r  i_lock/i_lock_pid_block_B/kp_mult/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     1.590    13.612    i_lock/i_lock_pid_block_B/clk_i
    DSP48_X1Y15          DSP48E1                                      r  i_lock/i_lock_pid_block_B/kp_mult/CLK
                         clock pessimism              0.326    13.938    
                         clock uncertainty           -0.069    13.869    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.540    13.329    i_lock/i_lock_pid_block_B/kp_mult
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -27.579    
  -------------------------------------------------------------------
                         slack                                -14.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 i_scope/adc_b_dat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_b_buf_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.037%)  route 0.286ns (66.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.555     2.323    i_scope/adc_clk_i
    SLICE_X18Y20         FDRE                                         r  i_scope/adc_b_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.141     2.464 r  i_scope/adc_b_dat_reg[11]/Q
                         net (fo=13, estimated)       0.286     2.750    i_scope/adc_b_dat[11]
    RAMB36_X1Y4          RAMB36E1                                     r  i_scope/adc_b_buf_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.860     2.734    i_scope/adc_clk_i
    RAMB36_X1Y4          RAMB36E1                                     r  i_scope/adc_b_buf_reg_5/CLKARDCLK
                         clock pessimism             -0.110     2.624    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.779    i_scope/adc_b_buf_reg_5
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                 -0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y8      i_scope/i_dfilt1_cha/bb_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.215ns,  Total Violation       -0.653ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.518ns (16.305%)  route 2.659ns (83.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 9.970 - 4.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.664     5.897    dac_clk_1x
    SLICE_X20Y30         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  dac_dat_a_reg[13]/Q
                         net (fo=1, estimated)        2.659     9.074    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.948     9.970    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.211    10.181    
                         clock uncertainty           -0.069    10.112    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     9.278    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.215ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.148%)  route 0.298ns (67.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.587     2.355    dac_clk_1x
    SLICE_X43Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     2.496 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.298     2.794    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.340     2.533    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.009    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                 -0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y66    dac_dat_b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y65    dac_dat_a_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            5  Failing Endpoints,  Worst Slack       -1.323ns,  Total Violation       -1.649ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.191ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.323ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.236ns (26.558%)  route 3.418ns (73.442%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 9.989 - 4.000 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.739     5.972    pwm[2]/clk
    SLICE_X41Y58         FDRE                                         r  pwm[2]/v_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     6.428 r  pwm[2]/v_r_reg[0]/Q
                         net (fo=2, estimated)        0.859     7.287    pwm[2]/v_r[0]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  pwm[2]/pwm_o_i_10/O
                         net (fo=1, estimated)        0.600     8.011    pwm[2]/pwm_o_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.667 r  pwm[2]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, estimated)        1.959    10.626    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.967     9.989    pwm[2]/clk
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.211    10.200    
                         clock uncertainty           -0.063    10.137    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     9.303    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 -1.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.278%)  route 0.586ns (73.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.588     2.356    pwm_clk
    SLICE_X42Y51         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.520 f  pwm_rstn_reg/Q
                         net (fo=56, estimated)       0.277     2.797    pwm[3]/rstn
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.842 r  pwm[3]/pwm_o_i_1/O
                         net (fo=13, estimated)       0.310     3.152    pwm[3]/clear
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.007     2.881    pwm[3]/clk
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism             -0.105     2.775    
    OLOGIC_X0Y44         FDRE (Hold_fdre_C_R)         0.476     3.251    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                 -0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y61    pwm[1]/vcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y63    pwm[0]/vcnt_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          126  Failing Endpoints,  Worst Slack       -1.627ns,  Total Violation      -62.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.627ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 3.173ns (50.915%)  route 3.059ns (49.085%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      1.702     3.010    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/clk
    SLICE_X4Y69          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.478     3.488 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, estimated)        0.455     3.943    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.295     4.238 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/next_pending_INST_0/O
                         net (fo=4, estimated)        0.806     5.044    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.152     5.196 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=26, estimated)       0.542     5.738    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.332     6.070 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.070    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.620 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     6.620    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.842 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[0]
                         net (fo=1, estimated)        0.489     7.331    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X3Y71          LUT3 (Prop_lut3_I0_O)        0.299     7.630 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     7.630    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.162 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, estimated)        0.000     8.162    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.475 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, estimated)        0.767     9.242    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.238 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      1.523     7.761    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X2Y72          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.222     7.983    
                         clock uncertainty           -0.083     7.900    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)       -0.285     7.615    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 -1.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.349%)  route 0.085ns (37.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.535 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      0.571     1.106    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X2Y79          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.141     1.247 r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, estimated)        0.085     1.332    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X2Y79          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.565 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      0.839     1.404    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X2Y79          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.284     1.120    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.075     1.195    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y63  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y57  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation      -69.334ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, estimated)        0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.713    10.481    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001    10.314    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, estimated)        0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.742    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.537    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :           28  Failing Endpoints,  Worst Slack      -10.609ns,  Total Violation     -267.322ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.032ns,  Total Violation       -0.032ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.609ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid_block_A/int_shr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        18.212ns  (logic 5.902ns (32.407%)  route 12.310ns (67.593%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 13.566 - 8.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     1.733     5.966    i_lock/i_lock_pid_block_A/clk_i
    SLICE_X38Y64         FDRE                                         r  i_lock/i_lock_pid_block_A/int_shr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     6.484 r  i_lock/i_lock_pid_block_A/int_shr_reg_reg[6]/Q
                         net (fo=2, estimated)        1.142     7.626    i_lock/i_lock_pid_block_A/int_shr_reg_reg_n_0_[6]
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.154     7.780 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_90/O
                         net (fo=2, estimated)        0.621     8.401    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_90_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.327     8.728 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_94/O
                         net (fo=1, routed)           0.000     8.728    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_94_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.129 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_14/CO[3]
                         net (fo=1, estimated)        0.000     9.129    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_14_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_13/CO[3]
                         net (fo=1, estimated)        0.000     9.243    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_13_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.357 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_12/CO[3]
                         net (fo=1, estimated)        0.000     9.357    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_12_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_11/CO[3]
                         net (fo=1, estimated)        0.000     9.471    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_11_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_10/CO[3]
                         net (fo=1, estimated)        0.000     9.585    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_10_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.699 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_9/CO[3]
                         net (fo=1, estimated)        0.000     9.699    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_9_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_8/CO[3]
                         net (fo=1, estimated)        0.000     9.813    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_8_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.126 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_7/O[3]
                         net (fo=2, estimated)        1.144    11.270    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/in[35]
    SLICE_X37Y70         LUT6 (Prop_lut6_I0_O)        0.306    11.576 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_4_5/O
                         net (fo=1, estimated)        0.716    12.292    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_out[12]_INST_0_i_4_n_0_1
    SLICE_X37Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.416 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_4_7/O
                         net (fo=13, estimated)       1.413    13.829    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/out[12]_INST_0_i_4_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.953 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/out[0]_INST_0/O
                         net (fo=2, estimated)        0.469    14.422    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_n_13
    SLICE_X32Y60         LUT3 (Prop_lut3_I1_O)        0.124    14.546 r  i_lock/i_lock_pid_block_A/dat_o[0]_INST_0/O
                         net (fo=7, estimated)        1.781    16.327    i_lock/pidA_out_cache[0]
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.116    16.443 r  i_lock/i_satprotect_ctrl_A_i_29/O
                         net (fo=2, estimated)        1.015    17.458    i_lock/i_satprotect_ctrl_A_i_29_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.328    17.786 r  i_lock/i_satprotect_ctrl_A_i_32/O
                         net (fo=1, routed)           0.000    17.786    i_lock/i_satprotect_ctrl_A_i_32_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.319 r  i_lock/i_satprotect_ctrl_A_i_4/CO[3]
                         net (fo=1, estimated)        0.000    18.319    i_lock/i_satprotect_ctrl_A_i_4_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.436 r  i_lock/i_satprotect_ctrl_A_i_3/CO[3]
                         net (fo=1, estimated)        0.000    18.436    i_lock/i_satprotect_ctrl_A_i_3_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  i_lock/i_satprotect_ctrl_A_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.553    i_lock/i_satprotect_ctrl_A_i_2_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.884 r  i_lock/i_satprotect_ctrl_A_i_1/O[3]
                         net (fo=20, estimated)       0.898    19.782    i_lock/i_satprotect_ctrl_A/in[15]
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.332    20.114 f  i_lock/i_satprotect_ctrl_A/out[5]_INST_0/O
                         net (fo=7, estimated)        0.957    21.071    i_lock/out1_sw_m/in12[5]
    SLICE_X16Y28         LUT6 (Prop_lut6_I0_O)        0.332    21.403 f  i_lock/out1_sw_m/out[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.403    i_lock/out1_sw_m/out[5]_INST_0_i_6_n_0
    SLICE_X16Y28         MUXF7 (Prop_muxf7_I1_O)      0.214    21.617 f  i_lock/out1_sw_m/out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.617    i_lock/out1_sw_m/out[5]_INST_0_i_2_n_0
    SLICE_X16Y28         MUXF8 (Prop_muxf8_I1_O)      0.088    21.705 f  i_lock/out1_sw_m/out[5]_INST_0/O
                         net (fo=2, estimated)        2.154    23.859    i_lock_n_8
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.319    24.178 r  dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000    24.178    dac_dat_a[5]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.544    13.566    dac_clk_1x
    SLICE_X38Y74         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism              0.113    13.679    
                         clock uncertainty           -0.189    13.491    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.079    13.570    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -24.178    
  -------------------------------------------------------------------
                         slack                                -10.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 i_lock/out1_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.245ns (41.539%)  route 0.345ns (58.461%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.561     2.329    i_lock/clk
    SLICE_X12Y32         FDRE                                         r  i_lock/out1_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     2.493 r  i_lock/out1_sw_reg[2]/Q
                         net (fo=15, estimated)       0.345     2.838    i_lock/out1_sw_m/sel[2]
    SLICE_X20Y30         MUXF8 (Prop_muxf8_S_O)       0.081     2.919 r  i_lock/out1_sw_m/out[13]_INST_0/O
                         net (fo=2, routed)           0.000     2.919    i_lock_n_0
    SLICE_X20Y30         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.822     2.696    dac_clk_1x
    SLICE_X20Y30         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.063     2.632    
                         clock uncertainty            0.189     2.821    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.130     2.951    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                 -0.032    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.576ns,  Total Violation        0.000ns
Hold  :           41  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation       -8.145ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 i_lock/pwm_cfg_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.580ns (30.335%)  route 1.332ns (69.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 9.584 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     1.740     5.973    i_lock/clk
    SLICE_X40Y54         FDRE                                         r  i_lock/pwm_cfg_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     6.429 r  i_lock/pwm_cfg_d_reg[15]/Q
                         net (fo=1, estimated)        0.810     7.239    pwm[3]/cfg[15]
    SLICE_X40Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.363 r  pwm[3]/b[15]_i_2/O
                         net (fo=1, estimated)        0.522     7.885    pwm[3]/b[15]_i_2_n_0
    SLICE_X40Y55         FDRE                                         r  pwm[3]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.562     9.584    pwm[3]/clk
    SLICE_X40Y55         FDRE                                         r  pwm[3]/b_reg[15]/C
                         clock pessimism              0.113     9.697    
                         clock uncertainty           -0.189     9.509    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)       -0.047     9.462    pwm[3]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 i_lock/pwm_cfg_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.893%)  route 0.130ns (41.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.587     2.355    i_lock/clk
    SLICE_X43Y54         FDRE                                         r  i_lock/pwm_cfg_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     2.496 r  i_lock/pwm_cfg_d_reg[11]/Q
                         net (fo=1, estimated)        0.130     2.626    pwm[3]/cfg[11]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045     2.671 r  pwm[3]/b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.671    pwm[3]/b[11]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  pwm[3]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.857     2.731    pwm[3]/clk
    SLICE_X42Y55         FDRE                                         r  pwm[3]/b_reg[11]/C
                         clock pessimism             -0.063     2.667    
                         clock uncertainty            0.189     2.856    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.120     2.976    pwm[3]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                 -0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_ctrl/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.580ns (14.621%)  route 3.387ns (85.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.520ns = ( 13.520 - 8.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     1.741     5.974    adc_clk
    SLICE_X43Y51         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  adc_rstn_reg/Q
                         net (fo=423, estimated)      2.272     8.702    adc_rstn
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     8.826 f  i_lock_i_1_replica_5/O
                         net (fo=362, estimated)      1.115     9.941    i_lock/i_lock_ctrl/i_lock_i_1_n_0_repN_5_alias
    SLICE_X11Y21         FDCE                                         f  i_lock/i_lock_ctrl/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     1.498    13.520    i_lock/i_lock_ctrl/clk
    SLICE_X11Y21         FDCE                                         r  i_lock/i_lock_ctrl/cnt_reg[0]/C
                         clock pessimism              0.211    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.257    i_lock/i_lock_ctrl/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  3.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_ctrl/cnt_reg[28]/CLR
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.186ns (12.401%)  route 1.314ns (87.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.588     2.356    adc_clk
    SLICE_X43Y51         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     2.497 r  adc_rstn_reg/Q
                         net (fo=423, estimated)      0.958     3.455    adc_rstn
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     3.500 f  i_lock_i_1_replica_5/O
                         net (fo=362, estimated)      0.356     3.856    i_lock/i_lock_ctrl/i_lock_i_1_n_0_repN_5_alias
    SLICE_X11Y28         FDCE                                         f  i_lock/i_lock_ctrl/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=6502, estimated)     0.824     2.698    i_lock/i_lock_ctrl/clk
    SLICE_X11Y28         FDCE                                         r  i_lock/i_lock_ctrl/cnt_reg[28]/C
                         clock pessimism             -0.105     2.592    
    SLICE_X11Y28         FDCE (Remov_fdce_C_CLR)     -0.092     2.500    i_lock/i_lock_ctrl/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  1.356    





