$date
	Mon May 25 23:41:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab2_4_bit_BLS $end
$var wire 4 ! Diff [3:0] $end
$var wire 1 " Bout $end
$var reg 1 # Bin $end
$var reg 4 $ X [3:0] $end
$var reg 4 % Y [3:0] $end
$scope module M1 $end
$var wire 1 # Bin $end
$var wire 4 & G [3:0] $end
$var wire 4 ' P [3:0] $end
$var wire 4 ( X [3:0] $end
$var wire 4 ) Y [3:0] $end
$var wire 4 * Diff [3:0] $end
$var wire 1 " Bout $end
$var wire 4 + B [4:1] $end
$scope module M2 $end
$var wire 1 # C0 $end
$var wire 4 , G [3:0] $end
$var wire 4 - P [3:0] $end
$var wire 4 . C [4:1] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b111 -
b0 ,
b0 +
b1000 *
b101 )
b1101 (
b111 '
b0 &
b101 %
b1101 $
0#
0"
b1000 !
$end
#50
b11 +
b11 .
b1011 '
b1011 -
b11 !
b11 *
1#
b1000 %
b1000 )
b1100 $
b1100 (
#100
1"
b1000 +
b1000 .
b111 '
b111 -
b1000 !
b1000 *
b1000 &
b1000 ,
0#
b1101 %
b1101 )
b101 $
b101 (
#150
1"
b1111 +
b1111 .
b1011 '
b1011 -
b1011 !
b1011 *
b100 &
b100 ,
1#
b1100 %
b1100 )
b1000 $
b1000 (
#200
0"
b0 +
b0 .
b1111 '
b1111 -
b0 !
b0 *
b0 &
b0 ,
0#
b101 %
b101 )
b101 $
b101 (
#250
1"
b1111 +
b1111 .
b1111 !
b1111 *
1#
b1011 %
b1011 )
b1011 $
b1011 (
#300
b0 '
b0 -
b1 !
b1 *
b1111 &
b1111 ,
0#
b1111 %
b1111 )
b0 $
b0 (
#350
b0 !
b0 *
1#
#400
