// Seed: 2276624489
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  logic [7:0][-1 : id_2] id_3;
  assign id_1[-1] = id_2;
  assign id_1[-1 : id_2] = id_3[id_2 : id_2];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  logic id_9;
  ;
endmodule
