$date
	Tue Apr 13 09:27:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pearray_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 32 " in1 [31:0] $end
$var wire 32 # in2 [31:0] $end
$var wire 32 $ in3 [31:0] $end
$var wire 32 % in4 [31:0] $end
$var wire 32 & in5 [31:0] $end
$var wire 32 ' in6 [31:0] $end
$var wire 32 ( in7 [31:0] $end
$var wire 32 ) in8 [31:0] $end
$var wire 32 * out1 [31:0] $end
$var wire 32 + out2 [31:0] $end
$var wire 32 , out3 [31:0] $end
$var wire 32 - out4 [31:0] $end
$var wire 1 . reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
b0 -
b0 ,
b0 +
b0 *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
1!
$end
#5000
0!
#10000
b0 )
b0 %
b0 (
b0 $
b0 '
b0 #
b0 &
b0 "
1!
#15000
0!
0.
#20000
1!
#25000
0!
#30000
b1101 &
b100 "
1!
#35000
0!
#40000
b1110 '
b1000 #
b1001 &
b11 "
1!
#45000
0!
#50000
b1111 (
b1100 $
b1010 '
b111 #
b101 &
b10 "
1!
#55000
0!
#60000
b10000 )
b10000 %
b1011 (
b1011 $
b110 '
b110 #
b1 &
b1 "
1!
#65000
0!
#70000
b1100 )
b1111 %
b111 (
b1010 $
b10 '
b101 #
b0 &
b0 "
b1101 *
1!
#75000
0!
#80000
b1001 *
b1110 +
b1000 )
b1110 %
b11 (
b1001 $
b0 '
b0 #
1!
#85000
0!
#90000
b100 )
b1101 %
b0 (
b0 $
b1111 ,
b1010 +
b101 *
1!
#95000
0!
#100000
b1 *
b110 +
b1011 ,
b10000 -
b0 )
b0 %
1!
#105000
0!
#110000
b1100 -
b111 ,
b10 +
b0 *
1!
#115000
0!
#120000
b0 +
b11 ,
b1000 -
1!
#125000
0!
#130000
b100 -
b0 ,
1!
#135000
0!
