// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "04/19/2017 16:49:03"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DDS (
	CLK,
	RSTn,
	KW_Add_In,
	KW_Sub_In,
	SW_Sin_In,
	SW_Square_In,
	SW_Sawtooth_In,
	DA_CLK,
	DA_Data);
input 	CLK;
input 	RSTn;
input 	KW_Add_In;
input 	KW_Sub_In;
input 	SW_Sin_In;
input 	SW_Square_In;
input 	SW_Sawtooth_In;
output 	DA_CLK;
output 	[7:0] DA_Data;

// Design Ports Information
// DA_CLK	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[0]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[2]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[4]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA_Data[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_Sin_In	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_Square_In	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_Sawtooth_In	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSTn	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KW_Sub_In	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KW_Add_In	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DDS_v.sdo");
// synopsys translate_on

wire \U1|Add0~26_combout ;
wire \U1|Add0~38_combout ;
wire \U1|U1|Button_Out~combout ;
wire \DA_CLK~output_o ;
wire \DA_Data[0]~output_o ;
wire \DA_Data[1]~output_o ;
wire \DA_Data[2]~output_o ;
wire \DA_Data[3]~output_o ;
wire \DA_Data[4]~output_o ;
wire \DA_Data[5]~output_o ;
wire \DA_Data[6]~output_o ;
wire \DA_Data[7]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \SW_Sin_In~input_o ;
wire \U2|Cnt[0]~12_combout ;
wire \RSTn~input_o ;
wire \KW_Add_In~input_o ;
wire \U1|U1|neg1~0_combout ;
wire \U1|U1|neg1~q ;
wire \U1|U1|neg2~q ;
wire \U1|KWr[0]~7_combout ;
wire \KW_Sub_In~input_o ;
wire \U1|U2|neg1~0_combout ;
wire \U1|U2|neg1~q ;
wire \U1|U2|neg2~q ;
wire \U1|KWr[11]~0_combout ;
wire \U1|Add1~1_cout ;
wire \U1|Add1~2_combout ;
wire \U1|Add0~19_cout ;
wire \U1|Add0~20_combout ;
wire \U1|Add0~21 ;
wire \U1|Add0~22_combout ;
wire \U1|Add1~3 ;
wire \U1|Add1~4_combout ;
wire \U1|Add0~42_combout ;
wire \U1|Add1~9 ;
wire \U1|Add1~10_combout ;
wire \U1|Add0~28_combout ;
wire \U1|Add0~44_combout ;
wire \U1|Add0~30_combout ;
wire \U1|Add1~11 ;
wire \U1|Add1~12_combout ;
wire \U1|Add0~45_combout ;
wire \U1|Equal1~1_combout ;
wire \U1|Add1~17 ;
wire \U1|Add1~19 ;
wire \U1|Add1~20_combout ;
wire \U1|Add0~49_combout ;
wire \U1|Add1~21 ;
wire \U1|Add1~22_combout ;
wire \U1|Add0~37 ;
wire \U1|Add0~39 ;
wire \U1|Add0~40_combout ;
wire \U1|Add0~50_combout ;
wire \U1|Equal1~0_combout ;
wire \U1|Equal1~2_combout ;
wire \U1|KWr[11]~1_combout ;
wire \U1|KWr~2_combout ;
wire \U1|KWr~3_combout ;
wire \U1|KWr~4_combout ;
wire \U1|Equal1~3_combout ;
wire \U1|Add1~5 ;
wire \U1|Add1~6_combout ;
wire \U1|Add0~23 ;
wire \U1|Add0~24_combout ;
wire \U1|KWr~5_combout ;
wire \U1|KWr~6_combout ;
wire \U1|Add1~7 ;
wire \U1|Add1~8_combout ;
wire \U1|Add0~43_combout ;
wire \U1|Add0~25 ;
wire \U1|Add0~27 ;
wire \U1|Add0~29 ;
wire \U1|Add0~31 ;
wire \U1|Add0~32_combout ;
wire \U1|Add1~13 ;
wire \U1|Add1~14_combout ;
wire \U1|Add0~46_combout ;
wire \U1|Add1~15 ;
wire \U1|Add1~16_combout ;
wire \U1|Add0~33 ;
wire \U1|Add0~34_combout ;
wire \U1|Add0~47_combout ;
wire \U1|Add0~35 ;
wire \U1|Add0~36_combout ;
wire \U1|Add1~18_combout ;
wire \U1|Add0~48_combout ;
wire \U2|Cnt[0]~13 ;
wire \U2|Cnt[1]~15 ;
wire \U2|Cnt[2]~16_combout ;
wire \U2|Cnt[2]~17 ;
wire \U2|Cnt[3]~19 ;
wire \U2|Cnt[4]~21 ;
wire \U2|Cnt[5]~22_combout ;
wire \U2|Cnt[5]~23 ;
wire \U2|Cnt[6]~24_combout ;
wire \U2|Cnt[6]~25 ;
wire \U2|Cnt[7]~26_combout ;
wire \U2|Cnt[7]~27 ;
wire \U2|Cnt[8]~28_combout ;
wire \U2|Cnt[8]~29 ;
wire \U2|Cnt[9]~31 ;
wire \U2|Cnt[10]~32_combout ;
wire \U2|Cnt[10]~33 ;
wire \U2|Cnt[11]~34_combout ;
wire \U2|Equal0~2_combout ;
wire \U2|Equal0~1_combout ;
wire \U2|Cnt[3]~18_combout ;
wire \U2|Equal0~0_combout ;
wire \U2|Equal0~3_combout ;
wire \U2|Cnt[1]~14_combout ;
wire \U2|Cnt[4]~20_combout ;
wire \U2|Cnt[9]~30_combout ;
wire \U2|Wave_Out_r~0_combout ;
wire \U2|Wave_Out_r~2_combout ;
wire \SW_Square_In~input_o ;
wire \U2|Wave_Out_r~3_combout ;
wire \U2|Wave_Out_r~4_combout ;
wire \U2|Wave_Out_r~5_combout ;
wire \U2|Wave_Out_r~6_combout ;
wire \U2|Wave_Out_r~7_combout ;
wire \U2|Wave_Out_r~8_combout ;
wire \U2|Wave_Out_r~9_combout ;
wire \U2|Wave_Out_r~10_combout ;
wire \U2|Wave_Out_r~11_combout ;
wire \U2|Wave_Out_r~12_combout ;
wire \U2|Wave_Out_r~13_combout ;
wire \U2|Wave_Out_r~14_combout ;
wire \SW_Sawtooth_In~input_o ;
wire \U2|Wave_Out_r~1_combout ;
wire \U2|Wave_Out_r~15_combout ;
wire \U2|Wave_Out_r~16_combout ;
wire [7:0] \U2|Square_Rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \U2|Sin_Rom|altsyncram_component|auto_generated|q_a ;
wire [11:0] \U2|Cnt ;
wire [7:0] \U2|Wave_Out_r ;
wire [11:0] \U1|KWr ;

wire [1:0] \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [0] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [0] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [0] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [1] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [1] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [1] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [2] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [2] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [2] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [3] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [3] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [3] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [4] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [4] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [4] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [5] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [5] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [5] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [6] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [6] = \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [6] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [7] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [7] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \U2|Square_Rom|altsyncram_component|auto_generated|q_a [7] = \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h55555555000000005555555500000000555555550000000055555555000000001555555540000000155555554000000015555555400000001555555540000000055555555000000005555555500000000555555550000000055555555000000001555555540000000155555554000000015555555400000001555555540000000055555555000000005555555500000000555555550000000055555555000000001555555540000000155555554000000015555555400000001555555540000000055555555000000005555555500000000555555550000000055555555000000001555555540000000155555554000000015555555400000001555555540000;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00005555555500000000555555550000000055555555000000005555555500000000155555554000000015555555400000001555555540000000155555554000000005555555500000000555555550000000055555555000000005555555500000000155555554000000015555555400000001555555540000000155555554000000005555555500000000555555550000000055555555000000005555555500000000155555554000000015555555400000001555555540000000155555554000000005555555500000000555555550000000055555555000000005555555500000000155555554000000015555555400000001555555540000000155555555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAA;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAAFFFFFFFFAAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFEAAAAAAABFFFFFFFE;
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \U1|Add0~26 (
// Equation(s):
// \U1|Add0~26_combout  = (\U1|KWr [4] & (\U1|Add0~25  $ (GND))) # (!\U1|KWr [4] & (!\U1|Add0~25  & VCC))
// \U1|Add0~27  = CARRY((\U1|KWr [4] & !\U1|Add0~25 ))

	.dataa(gnd),
	.datab(\U1|KWr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~25 ),
	.combout(\U1|Add0~26_combout ),
	.cout(\U1|Add0~27 ));
// synopsys translate_off
defparam \U1|Add0~26 .lut_mask = 16'hC30C;
defparam \U1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \U1|Add0~38 (
// Equation(s):
// \U1|Add0~38_combout  = (\U1|KWr [10] & (\U1|Add0~37  $ (GND))) # (!\U1|KWr [10] & (!\U1|Add0~37  & VCC))
// \U1|Add0~39  = CARRY((\U1|KWr [10] & !\U1|Add0~37 ))

	.dataa(\U1|KWr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~37 ),
	.combout(\U1|Add0~38_combout ),
	.cout(\U1|Add0~39 ));
// synopsys translate_off
defparam \U1|Add0~38 .lut_mask = 16'hA50A;
defparam \U1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \U1|U1|Button_Out (
// Equation(s):
// \U1|U1|Button_Out~combout  = (!\U1|U1|neg2~q  & \U1|U1|neg1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|neg2~q ),
	.datad(\U1|U1|neg1~q ),
	.cin(gnd),
	.combout(\U1|U1|Button_Out~combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Button_Out .lut_mask = 16'h0F00;
defparam \U1|U1|Button_Out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DA_CLK~output (
	.i(\CLK~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_CLK~output .bus_hold = "false";
defparam \DA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \DA_Data[0]~output (
	.i(\U2|Wave_Out_r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[0]~output .bus_hold = "false";
defparam \DA_Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \DA_Data[1]~output (
	.i(\U2|Wave_Out_r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[1]~output .bus_hold = "false";
defparam \DA_Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \DA_Data[2]~output (
	.i(\U2|Wave_Out_r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[2]~output .bus_hold = "false";
defparam \DA_Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \DA_Data[3]~output (
	.i(\U2|Wave_Out_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[3]~output .bus_hold = "false";
defparam \DA_Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \DA_Data[4]~output (
	.i(\U2|Wave_Out_r [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[4]~output .bus_hold = "false";
defparam \DA_Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \DA_Data[5]~output (
	.i(\U2|Wave_Out_r [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[5]~output .bus_hold = "false";
defparam \DA_Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \DA_Data[6]~output (
	.i(\U2|Wave_Out_r [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[6]~output .bus_hold = "false";
defparam \DA_Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DA_Data[7]~output (
	.i(\U2|Wave_Out_r [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DA_Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DA_Data[7]~output .bus_hold = "false";
defparam \DA_Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \SW_Sin_In~input (
	.i(SW_Sin_In),
	.ibar(gnd),
	.o(\SW_Sin_In~input_o ));
// synopsys translate_off
defparam \SW_Sin_In~input .bus_hold = "false";
defparam \SW_Sin_In~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \U2|Cnt[0]~12 (
// Equation(s):
// \U2|Cnt[0]~12_combout  = (\U1|KWr [0] & (\U2|Cnt [0] & VCC)) # (!\U1|KWr [0] & (\U2|Cnt [0] $ (VCC)))
// \U2|Cnt[0]~13  = CARRY((!\U1|KWr [0] & \U2|Cnt [0]))

	.dataa(\U1|KWr [0]),
	.datab(\U2|Cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Cnt[0]~12_combout ),
	.cout(\U2|Cnt[0]~13 ));
// synopsys translate_off
defparam \U2|Cnt[0]~12 .lut_mask = 16'h9944;
defparam \U2|Cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cycloneive_io_ibuf \RSTn~input (
	.i(RSTn),
	.ibar(gnd),
	.o(\RSTn~input_o ));
// synopsys translate_off
defparam \RSTn~input .bus_hold = "false";
defparam \RSTn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \KW_Add_In~input (
	.i(KW_Add_In),
	.ibar(gnd),
	.o(\KW_Add_In~input_o ));
// synopsys translate_off
defparam \KW_Add_In~input .bus_hold = "false";
defparam \KW_Add_In~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \U1|U1|neg1~0 (
// Equation(s):
// \U1|U1|neg1~0_combout  = !\KW_Add_In~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KW_Add_In~input_o ),
	.cin(gnd),
	.combout(\U1|U1|neg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|neg1~0 .lut_mask = 16'h00FF;
defparam \U1|U1|neg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \U1|U1|neg1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|U1|neg1~0_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|neg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|neg1 .is_wysiwyg = "true";
defparam \U1|U1|neg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \U1|U1|neg2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U1|neg1~q ),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|neg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|neg2 .is_wysiwyg = "true";
defparam \U1|U1|neg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \U1|KWr[0]~7 (
// Equation(s):
// \U1|KWr[0]~7_combout  = !\U1|KWr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|KWr [0]),
	.cin(gnd),
	.combout(\U1|KWr[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr[0]~7 .lut_mask = 16'h00FF;
defparam \U1|KWr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N1
cycloneive_io_ibuf \KW_Sub_In~input (
	.i(KW_Sub_In),
	.ibar(gnd),
	.o(\KW_Sub_In~input_o ));
// synopsys translate_off
defparam \KW_Sub_In~input .bus_hold = "false";
defparam \KW_Sub_In~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \U1|U2|neg1~0 (
// Equation(s):
// \U1|U2|neg1~0_combout  = !\KW_Sub_In~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KW_Sub_In~input_o ),
	.cin(gnd),
	.combout(\U1|U2|neg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|neg1~0 .lut_mask = 16'h00FF;
defparam \U1|U2|neg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \U1|U2|neg1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|U2|neg1~0_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|neg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|neg1 .is_wysiwyg = "true";
defparam \U1|U2|neg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \U1|U2|neg2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U2|neg1~q ),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|neg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|neg2 .is_wysiwyg = "true";
defparam \U1|U2|neg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \U1|KWr[11]~0 (
// Equation(s):
// \U1|KWr[11]~0_combout  = (\U1|U1|neg2~q  & (\U1|U2|neg1~q  & (!\U1|U2|neg2~q ))) # (!\U1|U1|neg2~q  & ((\U1|U1|neg1~q ) # ((\U1|U2|neg1~q  & !\U1|U2|neg2~q ))))

	.dataa(\U1|U1|neg2~q ),
	.datab(\U1|U2|neg1~q ),
	.datac(\U1|U2|neg2~q ),
	.datad(\U1|U1|neg1~q ),
	.cin(gnd),
	.combout(\U1|KWr[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr[11]~0 .lut_mask = 16'h5D0C;
defparam \U1|KWr[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \U1|KWr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|KWr[0]~7_combout ),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[0] .is_wysiwyg = "true";
defparam \U1|KWr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \U1|Add1~1 (
// Equation(s):
// \U1|Add1~1_cout  = CARRY(!\U1|KWr [0])

	.dataa(gnd),
	.datab(\U1|KWr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U1|Add1~1_cout ));
// synopsys translate_off
defparam \U1|Add1~1 .lut_mask = 16'h0033;
defparam \U1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \U1|Add1~2 (
// Equation(s):
// \U1|Add1~2_combout  = (\U1|KWr [1] & (\U1|Add1~1_cout  & VCC)) # (!\U1|KWr [1] & (!\U1|Add1~1_cout ))
// \U1|Add1~3  = CARRY((!\U1|KWr [1] & !\U1|Add1~1_cout ))

	.dataa(\U1|KWr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~1_cout ),
	.combout(\U1|Add1~2_combout ),
	.cout(\U1|Add1~3 ));
// synopsys translate_off
defparam \U1|Add1~2 .lut_mask = 16'hA505;
defparam \U1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \U1|Add0~19 (
// Equation(s):
// \U1|Add0~19_cout  = CARRY(!\U1|KWr [0])

	.dataa(gnd),
	.datab(\U1|KWr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U1|Add0~19_cout ));
// synopsys translate_off
defparam \U1|Add0~19 .lut_mask = 16'h0033;
defparam \U1|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \U1|Add0~20 (
// Equation(s):
// \U1|Add0~20_combout  = (\U1|KWr [1] & (!\U1|Add0~19_cout )) # (!\U1|KWr [1] & ((\U1|Add0~19_cout ) # (GND)))
// \U1|Add0~21  = CARRY((!\U1|Add0~19_cout ) # (!\U1|KWr [1]))

	.dataa(gnd),
	.datab(\U1|KWr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~19_cout ),
	.combout(\U1|Add0~20_combout ),
	.cout(\U1|Add0~21 ));
// synopsys translate_off
defparam \U1|Add0~20 .lut_mask = 16'h3C3F;
defparam \U1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \U1|Add0~22 (
// Equation(s):
// \U1|Add0~22_combout  = (\U1|KWr [2] & (!\U1|Add0~21  & VCC)) # (!\U1|KWr [2] & (\U1|Add0~21  $ (GND)))
// \U1|Add0~23  = CARRY((!\U1|KWr [2] & !\U1|Add0~21 ))

	.dataa(\U1|KWr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~21 ),
	.combout(\U1|Add0~22_combout ),
	.cout(\U1|Add0~23 ));
// synopsys translate_off
defparam \U1|Add0~22 .lut_mask = 16'h5A05;
defparam \U1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \U1|Add1~4 (
// Equation(s):
// \U1|Add1~4_combout  = (\U1|KWr [2] & (\U1|Add1~3  $ (GND))) # (!\U1|KWr [2] & ((GND) # (!\U1|Add1~3 )))
// \U1|Add1~5  = CARRY((!\U1|Add1~3 ) # (!\U1|KWr [2]))

	.dataa(\U1|KWr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~3 ),
	.combout(\U1|Add1~4_combout ),
	.cout(\U1|Add1~5 ));
// synopsys translate_off
defparam \U1|Add1~4 .lut_mask = 16'hA55F;
defparam \U1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \U1|Add0~42 (
// Equation(s):
// \U1|Add0~42_combout  = (\U1|U1|neg2~q  & (((!\U1|Add1~4_combout )))) # (!\U1|U1|neg2~q  & ((\U1|U1|neg1~q  & (!\U1|Add0~22_combout )) # (!\U1|U1|neg1~q  & ((!\U1|Add1~4_combout )))))

	.dataa(\U1|U1|neg2~q ),
	.datab(\U1|Add0~22_combout ),
	.datac(\U1|U1|neg1~q ),
	.datad(\U1|Add1~4_combout ),
	.cin(gnd),
	.combout(\U1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~42 .lut_mask = 16'h10BF;
defparam \U1|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \U1|KWr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[2] .is_wysiwyg = "true";
defparam \U1|KWr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \U1|Add1~8 (
// Equation(s):
// \U1|Add1~8_combout  = (\U1|KWr [4] & ((GND) # (!\U1|Add1~7 ))) # (!\U1|KWr [4] & (\U1|Add1~7  $ (GND)))
// \U1|Add1~9  = CARRY((\U1|KWr [4]) # (!\U1|Add1~7 ))

	.dataa(gnd),
	.datab(\U1|KWr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~7 ),
	.combout(\U1|Add1~8_combout ),
	.cout(\U1|Add1~9 ));
// synopsys translate_off
defparam \U1|Add1~8 .lut_mask = 16'h3CCF;
defparam \U1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \U1|Add1~10 (
// Equation(s):
// \U1|Add1~10_combout  = (\U1|KWr [5] & (\U1|Add1~9  & VCC)) # (!\U1|KWr [5] & (!\U1|Add1~9 ))
// \U1|Add1~11  = CARRY((!\U1|KWr [5] & !\U1|Add1~9 ))

	.dataa(\U1|KWr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~9 ),
	.combout(\U1|Add1~10_combout ),
	.cout(\U1|Add1~11 ));
// synopsys translate_off
defparam \U1|Add1~10 .lut_mask = 16'hA505;
defparam \U1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \U1|Add0~28 (
// Equation(s):
// \U1|Add0~28_combout  = (\U1|KWr [5] & (!\U1|Add0~27 )) # (!\U1|KWr [5] & ((\U1|Add0~27 ) # (GND)))
// \U1|Add0~29  = CARRY((!\U1|Add0~27 ) # (!\U1|KWr [5]))

	.dataa(\U1|KWr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~27 ),
	.combout(\U1|Add0~28_combout ),
	.cout(\U1|Add0~29 ));
// synopsys translate_off
defparam \U1|Add0~28 .lut_mask = 16'h5A5F;
defparam \U1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \U1|Add0~44 (
// Equation(s):
// \U1|Add0~44_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & (\U1|Add1~10_combout )) # (!\U1|U1|neg2~q  & ((\U1|Add0~28_combout ))))) # (!\U1|U1|neg1~q  & (((\U1|Add1~10_combout ))))

	.dataa(\U1|U1|neg1~q ),
	.datab(\U1|U1|neg2~q ),
	.datac(\U1|Add1~10_combout ),
	.datad(\U1|Add0~28_combout ),
	.cin(gnd),
	.combout(\U1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~44 .lut_mask = 16'hF2D0;
defparam \U1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \U1|KWr[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[5] .is_wysiwyg = "true";
defparam \U1|KWr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \U1|Add0~30 (
// Equation(s):
// \U1|Add0~30_combout  = (\U1|KWr [6] & (\U1|Add0~29  $ (GND))) # (!\U1|KWr [6] & (!\U1|Add0~29  & VCC))
// \U1|Add0~31  = CARRY((\U1|KWr [6] & !\U1|Add0~29 ))

	.dataa(\U1|KWr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~29 ),
	.combout(\U1|Add0~30_combout ),
	.cout(\U1|Add0~31 ));
// synopsys translate_off
defparam \U1|Add0~30 .lut_mask = 16'hA50A;
defparam \U1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \U1|Add1~12 (
// Equation(s):
// \U1|Add1~12_combout  = (\U1|KWr [6] & ((GND) # (!\U1|Add1~11 ))) # (!\U1|KWr [6] & (\U1|Add1~11  $ (GND)))
// \U1|Add1~13  = CARRY((\U1|KWr [6]) # (!\U1|Add1~11 ))

	.dataa(gnd),
	.datab(\U1|KWr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~11 ),
	.combout(\U1|Add1~12_combout ),
	.cout(\U1|Add1~13 ));
// synopsys translate_off
defparam \U1|Add1~12 .lut_mask = 16'h3CCF;
defparam \U1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \U1|Add0~45 (
// Equation(s):
// \U1|Add0~45_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & ((\U1|Add1~12_combout ))) # (!\U1|U1|neg2~q  & (\U1|Add0~30_combout )))) # (!\U1|U1|neg1~q  & (((\U1|Add1~12_combout ))))

	.dataa(\U1|U1|neg1~q ),
	.datab(\U1|Add0~30_combout ),
	.datac(\U1|U1|neg2~q ),
	.datad(\U1|Add1~12_combout ),
	.cin(gnd),
	.combout(\U1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~45 .lut_mask = 16'hFD08;
defparam \U1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \U1|KWr[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[6] .is_wysiwyg = "true";
defparam \U1|KWr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \U1|Equal1~1 (
// Equation(s):
// \U1|Equal1~1_combout  = (!\U1|KWr [4] & (!\U1|KWr [5] & (!\U1|KWr [6] & !\U1|KWr [7])))

	.dataa(\U1|KWr [4]),
	.datab(\U1|KWr [5]),
	.datac(\U1|KWr [6]),
	.datad(\U1|KWr [7]),
	.cin(gnd),
	.combout(\U1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~1 .lut_mask = 16'h0001;
defparam \U1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \U1|Add1~16 (
// Equation(s):
// \U1|Add1~16_combout  = (\U1|KWr [8] & ((GND) # (!\U1|Add1~15 ))) # (!\U1|KWr [8] & (\U1|Add1~15  $ (GND)))
// \U1|Add1~17  = CARRY((\U1|KWr [8]) # (!\U1|Add1~15 ))

	.dataa(gnd),
	.datab(\U1|KWr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~15 ),
	.combout(\U1|Add1~16_combout ),
	.cout(\U1|Add1~17 ));
// synopsys translate_off
defparam \U1|Add1~16 .lut_mask = 16'h3CCF;
defparam \U1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \U1|Add1~18 (
// Equation(s):
// \U1|Add1~18_combout  = (\U1|KWr [9] & (\U1|Add1~17  & VCC)) # (!\U1|KWr [9] & (!\U1|Add1~17 ))
// \U1|Add1~19  = CARRY((!\U1|KWr [9] & !\U1|Add1~17 ))

	.dataa(gnd),
	.datab(\U1|KWr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~17 ),
	.combout(\U1|Add1~18_combout ),
	.cout(\U1|Add1~19 ));
// synopsys translate_off
defparam \U1|Add1~18 .lut_mask = 16'hC303;
defparam \U1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \U1|Add1~20 (
// Equation(s):
// \U1|Add1~20_combout  = (\U1|KWr [10] & ((GND) # (!\U1|Add1~19 ))) # (!\U1|KWr [10] & (\U1|Add1~19  $ (GND)))
// \U1|Add1~21  = CARRY((\U1|KWr [10]) # (!\U1|Add1~19 ))

	.dataa(gnd),
	.datab(\U1|KWr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~19 ),
	.combout(\U1|Add1~20_combout ),
	.cout(\U1|Add1~21 ));
// synopsys translate_off
defparam \U1|Add1~20 .lut_mask = 16'h3CCF;
defparam \U1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \U1|Add0~49 (
// Equation(s):
// \U1|Add0~49_combout  = (\U1|U1|neg2~q  & (((\U1|Add1~20_combout )))) # (!\U1|U1|neg2~q  & ((\U1|U1|neg1~q  & (\U1|Add0~38_combout )) # (!\U1|U1|neg1~q  & ((\U1|Add1~20_combout )))))

	.dataa(\U1|Add0~38_combout ),
	.datab(\U1|U1|neg2~q ),
	.datac(\U1|Add1~20_combout ),
	.datad(\U1|U1|neg1~q ),
	.cin(gnd),
	.combout(\U1|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~49 .lut_mask = 16'hE2F0;
defparam \U1|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \U1|KWr[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~49_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[10] .is_wysiwyg = "true";
defparam \U1|KWr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \U1|Add1~22 (
// Equation(s):
// \U1|Add1~22_combout  = \U1|KWr [11] $ (!\U1|Add1~21 )

	.dataa(\U1|KWr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|Add1~21 ),
	.combout(\U1|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add1~22 .lut_mask = 16'hA5A5;
defparam \U1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \U1|Add0~36 (
// Equation(s):
// \U1|Add0~36_combout  = (\U1|KWr [9] & (!\U1|Add0~35 )) # (!\U1|KWr [9] & ((\U1|Add0~35 ) # (GND)))
// \U1|Add0~37  = CARRY((!\U1|Add0~35 ) # (!\U1|KWr [9]))

	.dataa(gnd),
	.datab(\U1|KWr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~35 ),
	.combout(\U1|Add0~36_combout ),
	.cout(\U1|Add0~37 ));
// synopsys translate_off
defparam \U1|Add0~36 .lut_mask = 16'h3C3F;
defparam \U1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \U1|Add0~40 (
// Equation(s):
// \U1|Add0~40_combout  = \U1|Add0~39  $ (\U1|KWr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|KWr [11]),
	.cin(\U1|Add0~39 ),
	.combout(\U1|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~40 .lut_mask = 16'h0FF0;
defparam \U1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \U1|Add0~50 (
// Equation(s):
// \U1|Add0~50_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & (\U1|Add1~22_combout )) # (!\U1|U1|neg2~q  & ((\U1|Add0~40_combout ))))) # (!\U1|U1|neg1~q  & (\U1|Add1~22_combout ))

	.dataa(\U1|U1|neg1~q ),
	.datab(\U1|Add1~22_combout ),
	.datac(\U1|U1|neg2~q ),
	.datad(\U1|Add0~40_combout ),
	.cin(gnd),
	.combout(\U1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~50 .lut_mask = 16'hCEC4;
defparam \U1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \U1|KWr[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[11] .is_wysiwyg = "true";
defparam \U1|KWr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \U1|Equal1~0 (
// Equation(s):
// \U1|Equal1~0_combout  = (!\U1|KWr [10] & (!\U1|KWr [9] & (!\U1|KWr [11] & !\U1|KWr [8])))

	.dataa(\U1|KWr [10]),
	.datab(\U1|KWr [9]),
	.datac(\U1|KWr [11]),
	.datad(\U1|KWr [8]),
	.cin(gnd),
	.combout(\U1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~0 .lut_mask = 16'h0001;
defparam \U1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \U1|Equal1~2 (
// Equation(s):
// \U1|Equal1~2_combout  = (\U1|KWr [2] & (\U1|Equal1~1_combout  & \U1|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\U1|KWr [2]),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~2 .lut_mask = 16'hC000;
defparam \U1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \U1|KWr[11]~1 (
// Equation(s):
// \U1|KWr[11]~1_combout  = (!\U1|U1|neg2~q  & (\U1|KWr [0] & (\U1|KWr [3] & \U1|U1|neg1~q )))

	.dataa(\U1|U1|neg2~q ),
	.datab(\U1|KWr [0]),
	.datac(\U1|KWr [3]),
	.datad(\U1|U1|neg1~q ),
	.cin(gnd),
	.combout(\U1|KWr[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr[11]~1 .lut_mask = 16'h4000;
defparam \U1|KWr[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \U1|KWr~2 (
// Equation(s):
// \U1|KWr~2_combout  = (\U1|U1|Button_Out~combout  & (((!\U1|KWr[11]~1_combout ) # (!\U1|Equal1~2_combout )) # (!\U1|KWr [1])))

	.dataa(\U1|U1|Button_Out~combout ),
	.datab(\U1|KWr [1]),
	.datac(\U1|Equal1~2_combout ),
	.datad(\U1|KWr[11]~1_combout ),
	.cin(gnd),
	.combout(\U1|KWr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr~2 .lut_mask = 16'h2AAA;
defparam \U1|KWr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \U1|KWr~3 (
// Equation(s):
// \U1|KWr~3_combout  = (\U1|Add0~20_combout  & \U1|KWr~2_combout )

	.dataa(gnd),
	.datab(\U1|Add0~20_combout ),
	.datac(\U1|KWr~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|KWr~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr~3 .lut_mask = 16'hC0C0;
defparam \U1|KWr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \U1|KWr~4 (
// Equation(s):
// \U1|KWr~4_combout  = (\U1|KWr~3_combout ) # ((!\U1|U1|Button_Out~combout  & ((\U1|Equal1~3_combout ) # (\U1|Add1~2_combout ))))

	.dataa(\U1|U1|Button_Out~combout ),
	.datab(\U1|Equal1~3_combout ),
	.datac(\U1|Add1~2_combout ),
	.datad(\U1|KWr~3_combout ),
	.cin(gnd),
	.combout(\U1|KWr~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr~4 .lut_mask = 16'hFF54;
defparam \U1|KWr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \U1|KWr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|KWr~4_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[1] .is_wysiwyg = "true";
defparam \U1|KWr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \U1|Equal1~3 (
// Equation(s):
// \U1|Equal1~3_combout  = (\U1|Equal1~2_combout  & (!\U1|KWr [1] & (!\U1|KWr [3] & !\U1|KWr [0])))

	.dataa(\U1|Equal1~2_combout ),
	.datab(\U1|KWr [1]),
	.datac(\U1|KWr [3]),
	.datad(\U1|KWr [0]),
	.cin(gnd),
	.combout(\U1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~3 .lut_mask = 16'h0002;
defparam \U1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \U1|Add1~6 (
// Equation(s):
// \U1|Add1~6_combout  = (\U1|KWr [3] & (\U1|Add1~5  & VCC)) # (!\U1|KWr [3] & (!\U1|Add1~5 ))
// \U1|Add1~7  = CARRY((!\U1|KWr [3] & !\U1|Add1~5 ))

	.dataa(gnd),
	.datab(\U1|KWr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~5 ),
	.combout(\U1|Add1~6_combout ),
	.cout(\U1|Add1~7 ));
// synopsys translate_off
defparam \U1|Add1~6 .lut_mask = 16'hC303;
defparam \U1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \U1|Add0~24 (
// Equation(s):
// \U1|Add0~24_combout  = (\U1|KWr [3] & (!\U1|Add0~23 )) # (!\U1|KWr [3] & ((\U1|Add0~23 ) # (GND)))
// \U1|Add0~25  = CARRY((!\U1|Add0~23 ) # (!\U1|KWr [3]))

	.dataa(gnd),
	.datab(\U1|KWr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~23 ),
	.combout(\U1|Add0~24_combout ),
	.cout(\U1|Add0~25 ));
// synopsys translate_off
defparam \U1|Add0~24 .lut_mask = 16'h3C3F;
defparam \U1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \U1|KWr~5 (
// Equation(s):
// \U1|KWr~5_combout  = (\U1|KWr~2_combout  & \U1|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|KWr~2_combout ),
	.datad(\U1|Add0~24_combout ),
	.cin(gnd),
	.combout(\U1|KWr~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr~5 .lut_mask = 16'hF000;
defparam \U1|KWr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \U1|KWr~6 (
// Equation(s):
// \U1|KWr~6_combout  = (\U1|KWr~5_combout ) # ((!\U1|U1|Button_Out~combout  & ((\U1|Equal1~3_combout ) # (\U1|Add1~6_combout ))))

	.dataa(\U1|U1|Button_Out~combout ),
	.datab(\U1|Equal1~3_combout ),
	.datac(\U1|Add1~6_combout ),
	.datad(\U1|KWr~5_combout ),
	.cin(gnd),
	.combout(\U1|KWr~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|KWr~6 .lut_mask = 16'hFF54;
defparam \U1|KWr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \U1|KWr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|KWr~6_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[3] .is_wysiwyg = "true";
defparam \U1|KWr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \U1|Add0~43 (
// Equation(s):
// \U1|Add0~43_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & ((\U1|Add1~8_combout ))) # (!\U1|U1|neg2~q  & (\U1|Add0~26_combout )))) # (!\U1|U1|neg1~q  & (((\U1|Add1~8_combout ))))

	.dataa(\U1|Add0~26_combout ),
	.datab(\U1|U1|neg1~q ),
	.datac(\U1|U1|neg2~q ),
	.datad(\U1|Add1~8_combout ),
	.cin(gnd),
	.combout(\U1|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~43 .lut_mask = 16'hFB08;
defparam \U1|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \U1|KWr[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~43_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[4] .is_wysiwyg = "true";
defparam \U1|KWr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \U1|Add0~32 (
// Equation(s):
// \U1|Add0~32_combout  = (\U1|KWr [7] & (!\U1|Add0~31 )) # (!\U1|KWr [7] & ((\U1|Add0~31 ) # (GND)))
// \U1|Add0~33  = CARRY((!\U1|Add0~31 ) # (!\U1|KWr [7]))

	.dataa(\U1|KWr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~31 ),
	.combout(\U1|Add0~32_combout ),
	.cout(\U1|Add0~33 ));
// synopsys translate_off
defparam \U1|Add0~32 .lut_mask = 16'h5A5F;
defparam \U1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \U1|Add1~14 (
// Equation(s):
// \U1|Add1~14_combout  = (\U1|KWr [7] & (\U1|Add1~13  & VCC)) # (!\U1|KWr [7] & (!\U1|Add1~13 ))
// \U1|Add1~15  = CARRY((!\U1|KWr [7] & !\U1|Add1~13 ))

	.dataa(gnd),
	.datab(\U1|KWr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~13 ),
	.combout(\U1|Add1~14_combout ),
	.cout(\U1|Add1~15 ));
// synopsys translate_off
defparam \U1|Add1~14 .lut_mask = 16'hC303;
defparam \U1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \U1|Add0~46 (
// Equation(s):
// \U1|Add0~46_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & ((\U1|Add1~14_combout ))) # (!\U1|U1|neg2~q  & (\U1|Add0~32_combout )))) # (!\U1|U1|neg1~q  & (((\U1|Add1~14_combout ))))

	.dataa(\U1|U1|neg1~q ),
	.datab(\U1|Add0~32_combout ),
	.datac(\U1|U1|neg2~q ),
	.datad(\U1|Add1~14_combout ),
	.cin(gnd),
	.combout(\U1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~46 .lut_mask = 16'hFD08;
defparam \U1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \U1|KWr[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[7] .is_wysiwyg = "true";
defparam \U1|KWr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \U1|Add0~34 (
// Equation(s):
// \U1|Add0~34_combout  = (\U1|KWr [8] & (\U1|Add0~33  $ (GND))) # (!\U1|KWr [8] & (!\U1|Add0~33  & VCC))
// \U1|Add0~35  = CARRY((\U1|KWr [8] & !\U1|Add0~33 ))

	.dataa(gnd),
	.datab(\U1|KWr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~33 ),
	.combout(\U1|Add0~34_combout ),
	.cout(\U1|Add0~35 ));
// synopsys translate_off
defparam \U1|Add0~34 .lut_mask = 16'hC30C;
defparam \U1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \U1|Add0~47 (
// Equation(s):
// \U1|Add0~47_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & (\U1|Add1~16_combout )) # (!\U1|U1|neg2~q  & ((\U1|Add0~34_combout ))))) # (!\U1|U1|neg1~q  & (((\U1|Add1~16_combout ))))

	.dataa(\U1|U1|neg1~q ),
	.datab(\U1|U1|neg2~q ),
	.datac(\U1|Add1~16_combout ),
	.datad(\U1|Add0~34_combout ),
	.cin(gnd),
	.combout(\U1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~47 .lut_mask = 16'hF2D0;
defparam \U1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \U1|KWr[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~47_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[8] .is_wysiwyg = "true";
defparam \U1|KWr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \U1|Add0~48 (
// Equation(s):
// \U1|Add0~48_combout  = (\U1|U1|neg1~q  & ((\U1|U1|neg2~q  & ((\U1|Add1~18_combout ))) # (!\U1|U1|neg2~q  & (\U1|Add0~36_combout )))) # (!\U1|U1|neg1~q  & (((\U1|Add1~18_combout ))))

	.dataa(\U1|U1|neg1~q ),
	.datab(\U1|Add0~36_combout ),
	.datac(\U1|U1|neg2~q ),
	.datad(\U1|Add1~18_combout ),
	.cin(gnd),
	.combout(\U1|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~48 .lut_mask = 16'hFD08;
defparam \U1|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \U1|KWr[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U1|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|KWr[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|KWr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|KWr[9] .is_wysiwyg = "true";
defparam \U1|KWr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \U2|Cnt[1]~14 (
// Equation(s):
// \U2|Cnt[1]~14_combout  = (\U2|Cnt [1] & ((\U1|KWr [1] & (\U2|Cnt[0]~13  & VCC)) # (!\U1|KWr [1] & (!\U2|Cnt[0]~13 )))) # (!\U2|Cnt [1] & ((\U1|KWr [1] & (!\U2|Cnt[0]~13 )) # (!\U1|KWr [1] & ((\U2|Cnt[0]~13 ) # (GND)))))
// \U2|Cnt[1]~15  = CARRY((\U2|Cnt [1] & (!\U1|KWr [1] & !\U2|Cnt[0]~13 )) # (!\U2|Cnt [1] & ((!\U2|Cnt[0]~13 ) # (!\U1|KWr [1]))))

	.dataa(\U2|Cnt [1]),
	.datab(\U1|KWr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[0]~13 ),
	.combout(\U2|Cnt[1]~14_combout ),
	.cout(\U2|Cnt[1]~15 ));
// synopsys translate_off
defparam \U2|Cnt[1]~14 .lut_mask = 16'h9617;
defparam \U2|Cnt[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \U2|Cnt[2]~16 (
// Equation(s):
// \U2|Cnt[2]~16_combout  = ((\U1|KWr [2] $ (\U2|Cnt [2] $ (\U2|Cnt[1]~15 )))) # (GND)
// \U2|Cnt[2]~17  = CARRY((\U1|KWr [2] & (\U2|Cnt [2] & !\U2|Cnt[1]~15 )) # (!\U1|KWr [2] & ((\U2|Cnt [2]) # (!\U2|Cnt[1]~15 ))))

	.dataa(\U1|KWr [2]),
	.datab(\U2|Cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[1]~15 ),
	.combout(\U2|Cnt[2]~16_combout ),
	.cout(\U2|Cnt[2]~17 ));
// synopsys translate_off
defparam \U2|Cnt[2]~16 .lut_mask = 16'h964D;
defparam \U2|Cnt[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \U2|Cnt[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[2]~16_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[2] .is_wysiwyg = "true";
defparam \U2|Cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \U2|Cnt[3]~18 (
// Equation(s):
// \U2|Cnt[3]~18_combout  = (\U2|Cnt [3] & ((\U1|KWr [3] & (\U2|Cnt[2]~17  & VCC)) # (!\U1|KWr [3] & (!\U2|Cnt[2]~17 )))) # (!\U2|Cnt [3] & ((\U1|KWr [3] & (!\U2|Cnt[2]~17 )) # (!\U1|KWr [3] & ((\U2|Cnt[2]~17 ) # (GND)))))
// \U2|Cnt[3]~19  = CARRY((\U2|Cnt [3] & (!\U1|KWr [3] & !\U2|Cnt[2]~17 )) # (!\U2|Cnt [3] & ((!\U2|Cnt[2]~17 ) # (!\U1|KWr [3]))))

	.dataa(\U2|Cnt [3]),
	.datab(\U1|KWr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[2]~17 ),
	.combout(\U2|Cnt[3]~18_combout ),
	.cout(\U2|Cnt[3]~19 ));
// synopsys translate_off
defparam \U2|Cnt[3]~18 .lut_mask = 16'h9617;
defparam \U2|Cnt[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \U2|Cnt[4]~20 (
// Equation(s):
// \U2|Cnt[4]~20_combout  = ((\U2|Cnt [4] $ (\U1|KWr [4] $ (!\U2|Cnt[3]~19 )))) # (GND)
// \U2|Cnt[4]~21  = CARRY((\U2|Cnt [4] & ((\U1|KWr [4]) # (!\U2|Cnt[3]~19 ))) # (!\U2|Cnt [4] & (\U1|KWr [4] & !\U2|Cnt[3]~19 )))

	.dataa(\U2|Cnt [4]),
	.datab(\U1|KWr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[3]~19 ),
	.combout(\U2|Cnt[4]~20_combout ),
	.cout(\U2|Cnt[4]~21 ));
// synopsys translate_off
defparam \U2|Cnt[4]~20 .lut_mask = 16'h698E;
defparam \U2|Cnt[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \U2|Cnt[5]~22 (
// Equation(s):
// \U2|Cnt[5]~22_combout  = (\U1|KWr [5] & ((\U2|Cnt [5] & (\U2|Cnt[4]~21  & VCC)) # (!\U2|Cnt [5] & (!\U2|Cnt[4]~21 )))) # (!\U1|KWr [5] & ((\U2|Cnt [5] & (!\U2|Cnt[4]~21 )) # (!\U2|Cnt [5] & ((\U2|Cnt[4]~21 ) # (GND)))))
// \U2|Cnt[5]~23  = CARRY((\U1|KWr [5] & (!\U2|Cnt [5] & !\U2|Cnt[4]~21 )) # (!\U1|KWr [5] & ((!\U2|Cnt[4]~21 ) # (!\U2|Cnt [5]))))

	.dataa(\U1|KWr [5]),
	.datab(\U2|Cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[4]~21 ),
	.combout(\U2|Cnt[5]~22_combout ),
	.cout(\U2|Cnt[5]~23 ));
// synopsys translate_off
defparam \U2|Cnt[5]~22 .lut_mask = 16'h9617;
defparam \U2|Cnt[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \U2|Cnt[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[5]~22_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[5] .is_wysiwyg = "true";
defparam \U2|Cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \U2|Cnt[6]~24 (
// Equation(s):
// \U2|Cnt[6]~24_combout  = ((\U1|KWr [6] $ (\U2|Cnt [6] $ (!\U2|Cnt[5]~23 )))) # (GND)
// \U2|Cnt[6]~25  = CARRY((\U1|KWr [6] & ((\U2|Cnt [6]) # (!\U2|Cnt[5]~23 ))) # (!\U1|KWr [6] & (\U2|Cnt [6] & !\U2|Cnt[5]~23 )))

	.dataa(\U1|KWr [6]),
	.datab(\U2|Cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[5]~23 ),
	.combout(\U2|Cnt[6]~24_combout ),
	.cout(\U2|Cnt[6]~25 ));
// synopsys translate_off
defparam \U2|Cnt[6]~24 .lut_mask = 16'h698E;
defparam \U2|Cnt[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \U2|Cnt[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[6]~24_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[6] .is_wysiwyg = "true";
defparam \U2|Cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \U2|Cnt[7]~26 (
// Equation(s):
// \U2|Cnt[7]~26_combout  = (\U1|KWr [7] & ((\U2|Cnt [7] & (\U2|Cnt[6]~25  & VCC)) # (!\U2|Cnt [7] & (!\U2|Cnt[6]~25 )))) # (!\U1|KWr [7] & ((\U2|Cnt [7] & (!\U2|Cnt[6]~25 )) # (!\U2|Cnt [7] & ((\U2|Cnt[6]~25 ) # (GND)))))
// \U2|Cnt[7]~27  = CARRY((\U1|KWr [7] & (!\U2|Cnt [7] & !\U2|Cnt[6]~25 )) # (!\U1|KWr [7] & ((!\U2|Cnt[6]~25 ) # (!\U2|Cnt [7]))))

	.dataa(\U1|KWr [7]),
	.datab(\U2|Cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[6]~25 ),
	.combout(\U2|Cnt[7]~26_combout ),
	.cout(\U2|Cnt[7]~27 ));
// synopsys translate_off
defparam \U2|Cnt[7]~26 .lut_mask = 16'h9617;
defparam \U2|Cnt[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \U2|Cnt[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[7]~26_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[7] .is_wysiwyg = "true";
defparam \U2|Cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \U2|Cnt[8]~28 (
// Equation(s):
// \U2|Cnt[8]~28_combout  = ((\U1|KWr [8] $ (\U2|Cnt [8] $ (!\U2|Cnt[7]~27 )))) # (GND)
// \U2|Cnt[8]~29  = CARRY((\U1|KWr [8] & ((\U2|Cnt [8]) # (!\U2|Cnt[7]~27 ))) # (!\U1|KWr [8] & (\U2|Cnt [8] & !\U2|Cnt[7]~27 )))

	.dataa(\U1|KWr [8]),
	.datab(\U2|Cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[7]~27 ),
	.combout(\U2|Cnt[8]~28_combout ),
	.cout(\U2|Cnt[8]~29 ));
// synopsys translate_off
defparam \U2|Cnt[8]~28 .lut_mask = 16'h698E;
defparam \U2|Cnt[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \U2|Cnt[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[8]~28_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[8] .is_wysiwyg = "true";
defparam \U2|Cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \U2|Cnt[9]~30 (
// Equation(s):
// \U2|Cnt[9]~30_combout  = (\U2|Cnt [9] & ((\U1|KWr [9] & (\U2|Cnt[8]~29  & VCC)) # (!\U1|KWr [9] & (!\U2|Cnt[8]~29 )))) # (!\U2|Cnt [9] & ((\U1|KWr [9] & (!\U2|Cnt[8]~29 )) # (!\U1|KWr [9] & ((\U2|Cnt[8]~29 ) # (GND)))))
// \U2|Cnt[9]~31  = CARRY((\U2|Cnt [9] & (!\U1|KWr [9] & !\U2|Cnt[8]~29 )) # (!\U2|Cnt [9] & ((!\U2|Cnt[8]~29 ) # (!\U1|KWr [9]))))

	.dataa(\U2|Cnt [9]),
	.datab(\U1|KWr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[8]~29 ),
	.combout(\U2|Cnt[9]~30_combout ),
	.cout(\U2|Cnt[9]~31 ));
// synopsys translate_off
defparam \U2|Cnt[9]~30 .lut_mask = 16'h9617;
defparam \U2|Cnt[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \U2|Cnt[10]~32 (
// Equation(s):
// \U2|Cnt[10]~32_combout  = ((\U1|KWr [10] $ (\U2|Cnt [10] $ (!\U2|Cnt[9]~31 )))) # (GND)
// \U2|Cnt[10]~33  = CARRY((\U1|KWr [10] & ((\U2|Cnt [10]) # (!\U2|Cnt[9]~31 ))) # (!\U1|KWr [10] & (\U2|Cnt [10] & !\U2|Cnt[9]~31 )))

	.dataa(\U1|KWr [10]),
	.datab(\U2|Cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Cnt[9]~31 ),
	.combout(\U2|Cnt[10]~32_combout ),
	.cout(\U2|Cnt[10]~33 ));
// synopsys translate_off
defparam \U2|Cnt[10]~32 .lut_mask = 16'h698E;
defparam \U2|Cnt[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \U2|Cnt[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[10]~32_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[10] .is_wysiwyg = "true";
defparam \U2|Cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \U2|Cnt[11]~34 (
// Equation(s):
// \U2|Cnt[11]~34_combout  = \U2|Cnt [11] $ (\U2|Cnt[10]~33  $ (\U1|KWr [11]))

	.dataa(\U2|Cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|KWr [11]),
	.cin(\U2|Cnt[10]~33 ),
	.combout(\U2|Cnt[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Cnt[11]~34 .lut_mask = 16'hA55A;
defparam \U2|Cnt[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \U2|Cnt[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[11]~34_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[11] .is_wysiwyg = "true";
defparam \U2|Cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \U2|Equal0~2 (
// Equation(s):
// \U2|Equal0~2_combout  = (\U2|Cnt [9] & (\U2|Cnt [10] & (\U2|Cnt [11] & \U2|Cnt [8])))

	.dataa(\U2|Cnt [9]),
	.datab(\U2|Cnt [10]),
	.datac(\U2|Cnt [11]),
	.datad(\U2|Cnt [8]),
	.cin(gnd),
	.combout(\U2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Equal0~2 .lut_mask = 16'h8000;
defparam \U2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \U2|Equal0~1 (
// Equation(s):
// \U2|Equal0~1_combout  = (\U2|Cnt [4] & (\U2|Cnt [6] & (\U2|Cnt [5] & \U2|Cnt [7])))

	.dataa(\U2|Cnt [4]),
	.datab(\U2|Cnt [6]),
	.datac(\U2|Cnt [5]),
	.datad(\U2|Cnt [7]),
	.cin(gnd),
	.combout(\U2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Equal0~1 .lut_mask = 16'h8000;
defparam \U2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \U2|Cnt[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[3]~18_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[3] .is_wysiwyg = "true";
defparam \U2|Cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \U2|Equal0~0 (
// Equation(s):
// \U2|Equal0~0_combout  = (\U2|Cnt [1] & (\U2|Cnt [0] & (\U2|Cnt [2] & \U2|Cnt [3])))

	.dataa(\U2|Cnt [1]),
	.datab(\U2|Cnt [0]),
	.datac(\U2|Cnt [2]),
	.datad(\U2|Cnt [3]),
	.cin(gnd),
	.combout(\U2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Equal0~0 .lut_mask = 16'h8000;
defparam \U2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \U2|Equal0~3 (
// Equation(s):
// \U2|Equal0~3_combout  = (\U2|Equal0~2_combout  & (\U2|Equal0~1_combout  & \U2|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\U2|Equal0~2_combout ),
	.datac(\U2|Equal0~1_combout ),
	.datad(\U2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\U2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Equal0~3 .lut_mask = 16'hC000;
defparam \U2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \U2|Cnt[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[0]~12_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[0] .is_wysiwyg = "true";
defparam \U2|Cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \U2|Cnt[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[1]~14_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[1] .is_wysiwyg = "true";
defparam \U2|Cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \U2|Cnt[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[4]~20_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[4] .is_wysiwyg = "true";
defparam \U2|Cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \U2|Cnt[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Cnt[9]~30_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(\U2|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Cnt[9] .is_wysiwyg = "true";
defparam \U2|Cnt[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sinrom1.mif";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ALTSYNCRAM";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hAABFFAABFFAABFFAABFFEAAFFEAAFFEAAFFFAABFFAABFFAABFFEAAFFEAAFFEAABFFAABFFAAAFFEAAFFFAABFFAAAFFEAAFFFAABFFAAAFFEAABFFAAAFFEAABFFAAAFFEAABFFEAAFFFAABFFEAABFFEAAFFFAAAFFFAAAFFFAAAFFFAAAFFFAAAFFFAAAFFFAAABFFEAABFFFAAAFFFEAABFFFAAAFFFEAAAFFFEAAAFFFAAABFFFEAAAFFFEAAAFFFFAAABFFFEAAAFFFFAAAAFFFFAAAAFFFFAAAABFFFEAAAAFFFFEAAAAFFFFEAAAABFFFFAAAAAFFFFFAAAAABFFFFEAAAAABFFFFFAAAAAAFFFFFFAAAAAABFFFFFFEAAAAAABFFFFFFFAAAAAAAAFFFFFFFFFAAAAAAAAABFFFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFFAAAAAAAAABFFFFFFFFEAAAAAAABFFFFFFFAAAAAAAFFFFFFFAAAAAABFFFFFEAAAAABFFFFFAAAAAAFFFFFAAAAABFFFFEAAAABFFFFAAAAAFFFFEAAAAFFFFEAAAAFFFFAAAABFFFEAAABFFFEAAABFFFEAAAFFFFAAABFFFEAAAFFFEAAAFFFFAAABFFEAAAFFFEAAAFFFEAABFFFAAAFFFEAABFFFAAAFFFAAABFFEAABFFEAABFFEAABFFEAABFFEAABFFEAABFFEAAFFFAAAFFFAABFFEAAFFFAAAFFEAABFFAAAFFEAABFFAAAFFEAABFFAABFFEAAFFEAABFFAABFFEAAFFEAABFFAABFFAAAFFEAAFFEAAFFFAABFFAABFFAABFFEAAFFEAAFFEAAFFFAABFFAABFFAABFFAAB;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFEAAFFEAAFFEAAFFEAABFFAABFFAABFFAAAFFEAAFFEAAFFEAABFFAABFFAABFFEAAFFEAAFFFAABFFAAAFFEAAFFFAABFFAAAFFEAAFFFAABFFEAAFFFAABFFEAAFFFAABFFEAABFFAAAFFEAABFFEAABFFAAAFFFAAAFFFAAAFFFAAAFFFAAAFFFAAAFFFAAAFFFEAABFFEAAAFFFAAABFFEAAAFFFAAABFFFAAABFFFAAAFFFEAAABFFFAAABFFFAAAAFFFEAAABFFFAAAAFFFFAAAAFFFFAAAAFFFFEAAABFFFFAAAABFFFFAAAABFFFFEAAAAFFFFFAAAAAFFFFFEAAAABFFFFFEAAAAAFFFFFFAAAAAAFFFFFFEAAAAAABFFFFFFEAAAAAAAFFFFFFFFAAAAAAAAAFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAABFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFEAAAAAAAABFFFFFFFEAAAAAAAFFFFFFFAAAAAAAFFFFFFEAAAAABFFFFFEAAAAAFFFFFFAAAAAFFFFFEAAAABFFFFEAAAAFFFFFAAAABFFFFAAAABFFFFAAAAFFFFEAAABFFFEAAABFFFEAAABFFFAAAAFFFEAAABFFFAAABFFFAAAAFFFEAABFFFAAABFFFAAABFFEAAAFFFAAABFFEAAAFFFAAAFFFEAABFFEAABFFEAABFFEAABFFEAABFFEAABFFEAABFFAAAFFFAAAFFEAABFFAAAFFFAABFFEAAFFFAABFFEAAFFFAABFFEAAFFEAABFFAABFFEAAFFEAABFFAABFFEAAFFEAAFFFAABFFAABFFAAAFFEAAFFEAAFFEAABFFAABFFAABFFAAAFFEAAFFEAAFFEAAFFE;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h002AFFFD00007FFFA800555FAAAA55550AAAFFD50002FFFF800055FFAAA055556AAABD55400ABFFF400017FFEAA01555EAAABD55400ABFFFC00015FFEAA815555AAAAFD55000AFFFF8000557FAAAA555500AAFFFF000055FFAAAA555500AAFFFF4000157FEAAA9555400ABFFFE8001555EAAABFF5400015FFEAAA95554000BFFFFAA00555502AAFFFFA00055550AAAFFFFA000555502AAFFFFAA005555000AFFFFEAAA9555400015FFEAAABFFFC00015554002BFFFEAAABFF5400015554002BFFFFAAAAFFFF8000555500005555AAAAFFFFAAAAFFFFAA8055550000555500005555400ABFFFEAAABFFFEAAABFFFEAAABFFFEAAABFFFEAAABFFFEAAABFFFEAAA8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFD550000155540001555400015FFEAAABFFFEAAABFFFC000155540001555EAAABFFFEAAAAF5550000555502AAFFFFAAAAF55500005555AAAAFFFFAA8055550000FFFFAAAABD554000157FEAAABFF540001557EAAABFFD40001557EAAABFF54000157FEAAAAD5550000FFFFAA80555502AAFFFF8000555FAAAAFD550000FFFFAA0055552AAABFD540003FFFEA8015556AAABFD540003FFFEA001555EAAABD55400ABFFFC00005FFFAA805555AAAAFD55000AFFFF800057FFAAA055552AAAFD55000AFFFF000017FFEA801555EAAAB55540AABFFD40003FFFE800155FEAAA15554AAABF555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h557FAAA855552AAAFD55000AFFFF00005FFFAA805557AAAAD55500AAFFF500003FFFE800155FEAAA155542AABFF54000BFFFE800155FEAAA955540AABFFD40000FFFFA800555FAAAAD555002AFFFF000055FFAAAA555500AAFFFF000055FFAAAA1555402ABFFFC000155FEAAABD554000BFFFEAA0155540AABFFFC0001555EAAAAFF55000057FFAAAAF55500005FFFAAAAF555000057FFAAAAFF550000555FAAAABFFFC000155540AABFFFEAAA955540001557EAAABFFFEAA0155540001557EAAAAFFFFAAAAD555000055550000FFFFAAAAFFFFAAAAFFD500005555000055550000155FEAAABFFFEAAABFFFEAAABFFFEAAABFFFEAAABFFFEAAABFFFEAAABFFFE;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAAFFFFA8005555400015554000155540AABFFFEAAABFFFEAAA9555400015554000BFFFEAAABFFFFA0005555000057FFAAAAFFFFA00055550000FFFFAAAAFFD500005555AAAAFFFFE8001555402ABFFFEAA015554002BFFFEAA815554002BFFFEAA01555402ABFFFF80005555AAAAFFD5000057FFAAAAD555000AFFFFA8005555AAAAFF5500007FFFEA8015556AAABFD540003FFFEA8015556AAABF554000BFFFE800155FEAAA955550AAAFFD50000FFFFA800555FAAAAD55502AAFFF500007FFFA800555FAAAA555542AABFD54000BFFFE00015FFEAA815556AAABD55400ABFFF40001FFFEA001;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \U2|Wave_Out_r~0 (
// Equation(s):
// \U2|Wave_Out_r~0_combout  = (\SW_Square_In~input_o  & (\U2|Square_Rom|altsyncram_component|auto_generated|q_a [0])) # (!\SW_Square_In~input_o  & ((\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~0 .lut_mask = 16'hF5A0;
defparam \U2|Wave_Out_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \U2|Wave_Out_r~2 (
// Equation(s):
// \U2|Wave_Out_r~2_combout  = (\U2|Wave_Out_r~1_combout  & (\SW_Sin_In~input_o  & (\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [0]))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~0_combout ) # ((\SW_Sin_In~input_o  & 
// \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\SW_Sin_In~input_o ),
	.datac(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\U2|Wave_Out_r~0_combout ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~2 .lut_mask = 16'hD5C0;
defparam \U2|Wave_Out_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \U2|Wave_Out_r[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~2_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[0] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N22
cycloneive_io_ibuf \SW_Square_In~input (
	.i(SW_Square_In),
	.ibar(gnd),
	.o(\SW_Square_In~input_o ));
// synopsys translate_off
defparam \SW_Square_In~input .bus_hold = "false";
defparam \SW_Square_In~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \U2|Wave_Out_r~3 (
// Equation(s):
// \U2|Wave_Out_r~3_combout  = (\SW_Square_In~input_o  & ((\U2|Square_Rom|altsyncram_component|auto_generated|q_a [1]))) # (!\SW_Square_In~input_o  & (\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\SW_Square_In~input_o ),
	.datac(gnd),
	.datad(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~3 .lut_mask = 16'hEE22;
defparam \U2|Wave_Out_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \U2|Wave_Out_r~4 (
// Equation(s):
// \U2|Wave_Out_r~4_combout  = (\U2|Wave_Out_r~1_combout  & (((\SW_Sin_In~input_o  & \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [1])))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~3_combout ) # ((\SW_Sin_In~input_o  & 
// \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\U2|Wave_Out_r~3_combout ),
	.datac(\SW_Sin_In~input_o ),
	.datad(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~4 .lut_mask = 16'hF444;
defparam \U2|Wave_Out_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \U2|Wave_Out_r[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~4_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[1] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sinrom1.mif";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ALTSYNCRAM";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00155555555540000000000555555555500000000001555555555500000000001555555555500000000001555555555500000000000555555555550000000000055555555555000000000001555555555550000000000005555555555550000000000001555555555555000000000000055555555555555000000000000005555555555555540000000000000005555555555555555400000000000000000555555555555555555500000000000000000000015555555555555555555555540000000000000000000000000000055555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555554000000000000000000000000000005555555555555555555555550000000000000000000001555555555555555555400000000000000000555555555555555540000000000000005555555555555540000000000000155555555555554000000000000155555555555500000000000015555555555540000000000015555555555500000000000155555555554000000000015555555555400000000001555555555500000000001555555555500000000001555555555500000000001555555555400000000005555555555000;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hAAAAAAABFFFFFFFFFEAAAAAAAAAAFFFFFFFFFFEAAAAAAAAABFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFEAAAAAAAAAAAAAAFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAABFFFFFFFFFFFFFFEAAAAAAAAAAAAAAFFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFAAAAAAAAAAAFFFFFFFFFFFAAAAAAAAAAAFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFEAAAAAAAAAAFFFFFFFFFFAAAAAAAA;
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h002AAAAAFFFFFFFFFFFFFFF500000000000000005557FFFFFFFFFFFFAAAAAAAA8000000015555555555557FFEAAAAAAAAAAAAAAABFF5555555555555400000000AAAAAAAAFFFFFFFFFFFFFFD50000000000000000555555FFFFFFFFFFAAAAAAAAAAAAAA80155555555555555540000000AAAAAAAABFFFFFFFFFFFFFFFEAAA000000000000055555555555555550AAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAA00000000000001555555555555555400000000002AAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFF00000000000000005555555555555555000000000000000015555555555555554000000000000000155555555555555540000;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000055555555555555550000000000000000555555555555555500000000000000001555555555555555400000002AAAAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAFFFFFFFFFFFFF55500000000000000005555555555555555000002AAAAAAAAAABFFFFFFFFFFFFFFFEAAAAAA8000000001555555555555555400002AAAAAAAAAAAFFFFFFFFFFFFFFFF80000000000000005555555555FFFFFFAAAAAAAAAAAAAAAABFD55555555555554000000000AAAAAABFFFFFFFFFFFFFFFC0000000000000000555557FFFFFFFFFFAAAAAAAAAAA000005555555555555555AAAAAAAAAAAAAAAABFFFF555555555554000000002AAAAAABFFFFFFFFFFFFF555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h555555555555555502AAAAAAAAAAAAAAFFFFFFD55555555500000000000AAAAABFFFFFFFFFFFFFFF4000000000000000155557FFFFFFFFFFEAAAAAAAAAA80000055555555555555552AAAAAAAAAAAAAAAFFFFFFFF555555550000000000000000BFFFFFFFFFFFFFFFEAAAAAAAA8000000155555555555555540002AAAAAAAAAAAAFFFFFFFFFFFFFFFFA000000000000000555555555555555500AAAAAAAAAAAAAABFFFFFFFFFFFFFFFEAAAAAAA80000000155555555555555540000000000000000555555557FFFFFFFAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAA;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAABFFFFFFFFFFFFFFF4000000000000000055555555555555550000000000000000FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAABFFFFFD555555555400000000000000015555557FFFFFFFFEAAAAAAAAAAAAAAAAFFFF555555555555000000000000000AFFFFFFFFFFFFFFFFAAAAAAAA8000000015555555555555556AAAAAAAAAAAAAAABFFFFFFF5555555540000000000000AAAFFFFFFFFFFFFFFFFAAA0000000000000555555557FFFFFFFAAAAAAAAAAAAA800155555555555555540AAAAAAAAAAAAAABFFFFFF555555555400000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \U2|Wave_Out_r~5 (
// Equation(s):
// \U2|Wave_Out_r~5_combout  = (\SW_Square_In~input_o  & (\U2|Square_Rom|altsyncram_component|auto_generated|q_a [2])) # (!\SW_Square_In~input_o  & ((\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~5 .lut_mask = 16'hF5A0;
defparam \U2|Wave_Out_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \U2|Wave_Out_r~6 (
// Equation(s):
// \U2|Wave_Out_r~6_combout  = (\U2|Wave_Out_r~1_combout  & (\SW_Sin_In~input_o  & (\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [2]))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~5_combout ) # ((\SW_Sin_In~input_o  & 
// \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\SW_Sin_In~input_o ),
	.datac(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\U2|Wave_Out_r~5_combout ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~6 .lut_mask = 16'hD5C0;
defparam \U2|Wave_Out_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \U2|Wave_Out_r[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~6_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[2] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000055555555555555555555555555555555000000000000000000000000000000001555555555555555555555555555555540000000000000000000000000000000055555555555555555555555555555555000000000000000000000000000000001555555555555555555555555555555540000000000000000000000000000000055555555555555555555555555555555000000000000000000000000000000001555555555555555555555555555555540000000000000000000000000000000055555555555555555555555555555555000000000000000000000000000000001555555555555555555555555555555540000;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000005555555555555555555555555555555500000000000000000000000000000000155555555555555555555555555555554000000000000000000000000000000005555555555555555555555555555555500000000000000000000000000000000155555555555555555555555555555554000000000000000000000000000000005555555555555555555555555555555500000000000000000000000000000000155555555555555555555555555555554000000000000000000000000000000005555555555555555555555555555555500000000000000000000000000000000155555555555555555555555555555555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \U2|Wave_Out_r~7 (
// Equation(s):
// \U2|Wave_Out_r~7_combout  = (\SW_Square_In~input_o  & (\U2|Square_Rom|altsyncram_component|auto_generated|q_a [3])) # (!\SW_Square_In~input_o  & ((\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~7 .lut_mask = 16'hF5A0;
defparam \U2|Wave_Out_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \U2|Wave_Out_r~8 (
// Equation(s):
// \U2|Wave_Out_r~8_combout  = (\U2|Wave_Out_r~1_combout  & (\SW_Sin_In~input_o  & (\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [3]))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~7_combout ) # ((\SW_Sin_In~input_o  & 
// \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\SW_Sin_In~input_o ),
	.datac(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\U2|Wave_Out_r~7_combout ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~8 .lut_mask = 16'hD5C0;
defparam \U2|Wave_Out_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \U2|Wave_Out_r[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~8_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[3] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sinrom1.mif";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ALTSYNCRAM";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00155555555555555555555555555555555555555554000000000000000000000000000000000000000001555555555555555555555555555555555555555555500000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000001555555555555555555555555555555555555555555500000000000000000000000000000000000000000055555555555555555555555555555555555555555000;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55555555555555555555555555555555554000000000000000000000000000000000000000000000000000000AAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555540000;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFD55555555555555555555555555555555555555555555540000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555554000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5555555555555555555555554000000000000000000000000000000000000000000000000000000000000000055555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA80000000000000000000000000555555555555555555555555555555555555555555555555555555555555555540000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55555555555555555555555400000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \U2|Wave_Out_r~9 (
// Equation(s):
// \U2|Wave_Out_r~9_combout  = (\SW_Square_In~input_o  & (\U2|Square_Rom|altsyncram_component|auto_generated|q_a [4])) # (!\SW_Square_In~input_o  & ((\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~9 .lut_mask = 16'hF5A0;
defparam \U2|Wave_Out_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \U2|Wave_Out_r~10 (
// Equation(s):
// \U2|Wave_Out_r~10_combout  = (\U2|Wave_Out_r~1_combout  & (\SW_Sin_In~input_o  & (\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [4]))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~9_combout ) # ((\SW_Sin_In~input_o  & 
// \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\SW_Sin_In~input_o ),
	.datac(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\U2|Wave_Out_r~9_combout ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~10 .lut_mask = 16'hD5C0;
defparam \U2|Wave_Out_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \U2|Wave_Out_r[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~10_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[4] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \U2|Wave_Out_r~11 (
// Equation(s):
// \U2|Wave_Out_r~11_combout  = (\SW_Square_In~input_o  & (\U2|Square_Rom|altsyncram_component|auto_generated|q_a [5])) # (!\SW_Square_In~input_o  & ((\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~11 .lut_mask = 16'hF5A0;
defparam \U2|Wave_Out_r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \U2|Wave_Out_r~12 (
// Equation(s):
// \U2|Wave_Out_r~12_combout  = (\U2|Wave_Out_r~1_combout  & (\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [5] & (\SW_Sin_In~input_o ))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~11_combout ) # 
// ((\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [5] & \SW_Sin_In~input_o ))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\SW_Sin_In~input_o ),
	.datad(\U2|Wave_Out_r~11_combout ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~12 .lut_mask = 16'hD5C0;
defparam \U2|Wave_Out_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \U2|Wave_Out_r[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~12_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[5] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hAA800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555FFF;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sinrom1.mif";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ALTSYNCRAM";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555000;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U2|Sin_Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \U2|Wave_Out_r~13 (
// Equation(s):
// \U2|Wave_Out_r~13_combout  = (\SW_Square_In~input_o  & ((\U2|Square_Rom|altsyncram_component|auto_generated|q_a [6]))) # (!\SW_Square_In~input_o  & (\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~13 .lut_mask = 16'hFA50;
defparam \U2|Wave_Out_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \U2|Wave_Out_r~14 (
// Equation(s):
// \U2|Wave_Out_r~14_combout  = (\U2|Wave_Out_r~1_combout  & (\SW_Sin_In~input_o  & ((\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [6])))) # (!\U2|Wave_Out_r~1_combout  & ((\U2|Wave_Out_r~13_combout ) # ((\SW_Sin_In~input_o  & 
// \U2|Sin_Rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\U2|Wave_Out_r~1_combout ),
	.datab(\SW_Sin_In~input_o ),
	.datac(\U2|Wave_Out_r~13_combout ),
	.datad(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~14_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~14 .lut_mask = 16'hDC50;
defparam \U2|Wave_Out_r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \U2|Wave_Out_r[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~14_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[6] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N15
cycloneive_io_ibuf \SW_Sawtooth_In~input (
	.i(SW_Sawtooth_In),
	.ibar(gnd),
	.o(\SW_Sawtooth_In~input_o ));
// synopsys translate_off
defparam \SW_Sawtooth_In~input .bus_hold = "false";
defparam \SW_Sawtooth_In~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \U2|Wave_Out_r~1 (
// Equation(s):
// \U2|Wave_Out_r~1_combout  = (\SW_Sin_In~input_o ) # ((!\SW_Sawtooth_In~input_o  & !\SW_Square_In~input_o ))

	.dataa(gnd),
	.datab(\SW_Sin_In~input_o ),
	.datac(\SW_Sawtooth_In~input_o ),
	.datad(\SW_Square_In~input_o ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~1 .lut_mask = 16'hCCCF;
defparam \U2|Wave_Out_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|Cnt [11],\U2|Cnt [10],\U2|Cnt [9],\U2|Cnt [8],\U2|Cnt [7],\U2|Cnt [6],\U2|Cnt [5],\U2|Cnt [4],\U2|Cnt [3],\U2|Cnt [2],\U2|Cnt [1],\U2|Cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sawtoothrom1.mif";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ALTSYNCRAM";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U2|Sawtooth_Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \U2|Wave_Out_r~15 (
// Equation(s):
// \U2|Wave_Out_r~15_combout  = (\SW_Square_In~input_o  & (\U2|Square_Rom|altsyncram_component|auto_generated|q_a [7])) # (!\SW_Square_In~input_o  & ((\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\SW_Square_In~input_o ),
	.datab(gnd),
	.datac(\U2|Square_Rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\U2|Sawtooth_Rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~15_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~15 .lut_mask = 16'hF5A0;
defparam \U2|Wave_Out_r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \U2|Wave_Out_r~16 (
// Equation(s):
// \U2|Wave_Out_r~16_combout  = (\SW_Sin_In~input_o  & ((\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [7]) # ((!\U2|Wave_Out_r~1_combout  & \U2|Wave_Out_r~15_combout )))) # (!\SW_Sin_In~input_o  & (!\U2|Wave_Out_r~1_combout  & 
// ((\U2|Wave_Out_r~15_combout ))))

	.dataa(\SW_Sin_In~input_o ),
	.datab(\U2|Wave_Out_r~1_combout ),
	.datac(\U2|Sin_Rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\U2|Wave_Out_r~15_combout ),
	.cin(gnd),
	.combout(\U2|Wave_Out_r~16_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Wave_Out_r~16 .lut_mask = 16'hB3A0;
defparam \U2|Wave_Out_r~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \U2|Wave_Out_r[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\U2|Wave_Out_r~16_combout ),
	.asdata(vcc),
	.clrn(\RSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Wave_Out_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Wave_Out_r[7] .is_wysiwyg = "true";
defparam \U2|Wave_Out_r[7] .power_up = "low";
// synopsys translate_on

assign DA_CLK = \DA_CLK~output_o ;

assign DA_Data[0] = \DA_Data[0]~output_o ;

assign DA_Data[1] = \DA_Data[1]~output_o ;

assign DA_Data[2] = \DA_Data[2]~output_o ;

assign DA_Data[3] = \DA_Data[3]~output_o ;

assign DA_Data[4] = \DA_Data[4]~output_o ;

assign DA_Data[5] = \DA_Data[5]~output_o ;

assign DA_Data[6] = \DA_Data[6]~output_o ;

assign DA_Data[7] = \DA_Data[7]~output_o ;

endmodule
