/// Auto-generated register definitions for I2C3
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::i2c3 {

// ============================================================================
// I2C3 - Inter-integrated circuit
// Base Address: 0x40005C00
// ============================================================================

/// I2C3 Register Structure
struct I2C3_Registers {

    /// Control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1;

    /// Control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR2;

    /// Own address register 1
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OAR1;

    /// Own address register 2
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OAR2;

    /// Data register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR;

    /// Status register 1
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t SR1;

    /// Status register 2
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR2;

    /// Clock control register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR;

    /// TRISE register
    /// Offset: 0x0020
    /// Reset value: 0x00000002
    /// Access: read-write
    volatile uint32_t TRISE;
};

static_assert(sizeof(I2C3_Registers) >= 36, "I2C3_Registers size mismatch");

/// I2C3 peripheral instance
inline I2C3_Registers* I2C3() {
    return reinterpret_cast<I2C3_Registers*>(0x40005C00);
}

}  // namespace alloy::hal::st::stm32f4::i2c3
