// Seed: 1546025719
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wor   id_4
);
  wire id_6;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3
    , id_9,
    input wand id_4,
    output tri id_5,
    input wand id_6,
    input supply1 id_7
    , id_10
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_5
  );
  initial begin : LABEL_0
    id_10 <= #1 1'b0;
    $unsigned(69);
    ;
    id_9 <= -1;
  end
endmodule
