{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 23:16:52 2013 " "Info: Processing started: Mon Mar 11 23:16:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 141L -c 141L " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 141L -c 141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "141L EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"141L\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 8646 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 8647 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 8648 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Info: Pin done not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { done } } } { "processor_2.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_2.bdf" { { 168 -520 -344 184 "done" "" } } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 19 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "restart " "Info: Pin restart not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { restart } } } { "processor_2.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_2.bdf" { { 280 -576 -400 296 "restart" "" } } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { restart } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 22 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "processor_2.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_2.bdf" { { -72 24 40 104 "clock" "" } } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "init " "Info: Pin init not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { init } } } { "processor_2.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_2.bdf" { { 240 -552 -376 256 "init" "" } } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 21 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[15\]\|combout " "Warning: Node \"inst2\|out\[15\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[7\]\|combout " "Warning: Node \"inst2\|out\[7\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[3\]\|combout " "Warning: Node \"inst2\|out\[3\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[6\]\|combout " "Warning: Node \"inst2\|out\[6\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[4\]\|combout " "Warning: Node \"inst2\|out\[4\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[3\]\|combout " "Warning: Node \"inst6\|instr_out\[3\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[6\]\|combout " "Warning: Node \"inst6\|instr_out\[6\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[0\]\|combout " "Warning: Node \"inst6\|instr_out\[0\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[2\]\|combout " "Warning: Node \"inst2\|out\[2\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[0\]\|combout " "Warning: Node \"inst2\|out\[0\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[1\]\|combout " "Warning: Node \"inst2\|out\[1\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[5\]\|combout " "Warning: Node \"inst2\|out\[5\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[4\]\|combout " "Warning: Node \"inst6\|instr_out\[4\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[7\]\|combout " "Warning: Node \"inst6\|instr_out\[7\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[5\]\|combout " "Warning: Node \"inst6\|instr_out\[5\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[1\]\|combout " "Warning: Node \"inst6\|instr_out\[1\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[2\]\|combout " "Warning: Node \"inst6\|instr_out\[2\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[8\]\|combout " "Warning: Node \"inst6\|instr_out\[8\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[14\]\|combout " "Warning: Node \"inst2\|out\[14\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[13\]\|combout " "Warning: Node \"inst2\|out\[13\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[8\]\|combout " "Warning: Node \"inst2\|out\[8\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[9\]\|combout " "Warning: Node \"inst2\|out\[9\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[10\]\|combout " "Warning: Node \"inst2\|out\[10\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[11\]\|combout " "Warning: Node \"inst2\|out\[11\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[12\]\|combout " "Warning: Node \"inst2\|out\[12\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "141L.sdc " "Critical Warning: Synopsys Design Constraints File file not found: '141L.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr12~10  from: dataa  to: combout " "Info: Cell: inst6\|WideOr12~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr12~15  from: dataa  to: combout " "Info: Cell: inst6\|WideOr12~15  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr14~2  from: dataa  to: combout " "Info: Cell: inst6\|WideOr14~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[1\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[1\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 256 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[2\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[2\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 257 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[3\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[3\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 258 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[4\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[4\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 259 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[5\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[5\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 260 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[6\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[6\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 261 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[7\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[7\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 262 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[8\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[8\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 263 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[9\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[9\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 264 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pc_logic:inst3\|temp_out\[10\] " "Info: Destination node next_pc_logic:inst3\|temp_out\[10\]" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 14 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_pc_logic:inst3|temp_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 265 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "processor_2.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_2.bdf" { { -72 24 40 104 "clock" "" } } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|out\[15\]~0  " "Info: Automatically promoted node ALU:inst2\|out\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|out[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 7591 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instr_rom_2:inst6\|WideNor0~13  " "Info: Automatically promoted node instr_rom_2:inst6\|WideNor0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 16 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom_2:inst6|WideNor0~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Jon/Documents/Homework/141L/" { { 0 { 0 ""} 0 7989 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "75 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 75% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Info: Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Info: Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Info: Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 23:17:26 2013 " "Info: Processing ended: Mon Mar 11 23:17:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
