

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'
================================================================
* Date:           Mon Apr 17 17:20:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.407 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_loop_initialization  |       50|       50|         2|          1|          1|    50|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j"   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln114 = icmp_eq  i6 %j_1, i6 50" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 11 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln114 = add i6 %j_1, i6 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 13 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.body11.split, void %output_bucket.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 14 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1_cast7 = zext i6 %j_1"   --->   Operation 15 'zext' 'j_1_cast7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i6 %j_1"   --->   Operation 16 'trunc' 'empty' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln115 = icmp_ult  i6 %j_1, i6 10" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:115]   --->   Operation 17 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_1_cast7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 18 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.69ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 19 'load' 'sorted_data_load' <Predicate = (!icmp_ln114)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %land.lhs.true19, void %if.then" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:115]   --->   Operation 20 'br' 'br_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln118 = icmp_ult  i6 %j_1, i6 20" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:118]   --->   Operation 21 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln114 & !icmp_ln115)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %land.lhs.true28, void %if.then21" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:118]   --->   Operation 22 'br' 'br_ln118' <Predicate = (!icmp_ln114 & !icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%icmp_ln121 = icmp_ult  i6 %j_1, i6 30" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:121]   --->   Operation 23 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln114 & !icmp_ln115 & !icmp_ln118)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %if.end57, void %if.then30" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:121]   --->   Operation 24 'br' 'br_ln121' <Predicate = (!icmp_ln114 & !icmp_ln115 & !icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end58"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !icmp_ln115 & !icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc60"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 27 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.body11" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 28 'br' 'br_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 29 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.69ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 30 'load' 'sorted_data_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln122 = add i4 %empty, i4 12" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 31 'add' 'add_ln122' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i4 %add_ln122" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 32 'zext' 'zext_ln122' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sorted_data2_addr = getelementptr i32 %sorted_data2, i64 0, i64 %zext_ln122" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 33 'getelementptr' 'sorted_data2_addr' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln122 = store i32 %sorted_data_load, i4 %sorted_data2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 34 'store' 'store_ln122' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln123 = br void %if.end57" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:123]   --->   Operation 35 'br' 'br_ln123' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln119 = add i4 %empty, i4 6" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 36 'add' 'add_ln119' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i4 %add_ln119" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 37 'zext' 'zext_ln119' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sorted_data1_addr = getelementptr i32 %sorted_data1, i64 0, i64 %zext_ln119" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 38 'getelementptr' 'sorted_data1_addr' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%store_ln119 = store i32 %sorted_data_load, i4 %sorted_data1_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 39 'store' 'store_ln119' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln120 = br void %if.end58" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:120]   --->   Operation 40 'br' 'br_ln120' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sorted_data0_addr = getelementptr i32 %sorted_data0, i64 0, i64 %j_1_cast7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116]   --->   Operation 41 'getelementptr' 'sorted_data0_addr' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln116 = store i32 %sorted_data_load, i4 %sorted_data0_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116]   --->   Operation 42 'store' 'store_ln116' <Predicate = (icmp_ln115)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc60" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:117]   --->   Operation 43 'br' 'br_ln117' <Predicate = (icmp_ln115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sorted_data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sorted_data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_1                   (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln114            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln114             (add              ) [ 000]
br_ln114              (br               ) [ 000]
j_1_cast7             (zext             ) [ 011]
empty                 (trunc            ) [ 011]
icmp_ln115            (icmp             ) [ 011]
sorted_data_addr      (getelementptr    ) [ 011]
br_ln115              (br               ) [ 000]
icmp_ln118            (icmp             ) [ 011]
br_ln118              (br               ) [ 000]
icmp_ln121            (icmp             ) [ 011]
br_ln121              (br               ) [ 000]
br_ln0                (br               ) [ 000]
br_ln0                (br               ) [ 000]
store_ln114           (store            ) [ 000]
br_ln114              (br               ) [ 000]
specloopname_ln114    (specloopname     ) [ 000]
sorted_data_load      (load             ) [ 000]
add_ln122             (add              ) [ 000]
zext_ln122            (zext             ) [ 000]
sorted_data2_addr     (getelementptr    ) [ 000]
store_ln122           (store            ) [ 000]
br_ln123              (br               ) [ 000]
add_ln119             (add              ) [ 000]
zext_ln119            (zext             ) [ 000]
sorted_data1_addr     (getelementptr    ) [ 000]
store_ln119           (store            ) [ 000]
br_ln120              (br               ) [ 000]
sorted_data0_addr     (getelementptr    ) [ 000]
store_ln116           (store            ) [ 000]
br_ln117              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sorted_data0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sorted_data1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sorted_data2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sorted_data_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_data_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sorted_data2_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data2_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln122_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sorted_data1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data1_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln119_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sorted_data0_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="1"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data0_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln116_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="6" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln114_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln114_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_1_cast7_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln115_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln118_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln121_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln114_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln122_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln122_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln119_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln119_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_1_cast7_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="empty_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln115_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="206" class="1005" name="sorted_data_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="1"/>
<pin id="208" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln118_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln121_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="61" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="61" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="137"><net_src comp="114" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="114" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="114" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="114" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="123" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="184"><net_src comp="50" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="194"><net_src comp="129" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="199"><net_src comp="134" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="205"><net_src comp="138" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="54" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="214"><net_src comp="144" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="150" pin="2"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data0 | {2 }
	Port: sorted_data1 | {2 }
	Port: sorted_data2 | {2 }
 - Input state : 
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization : sorted_data | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln114 : 2
		add_ln114 : 2
		br_ln114 : 3
		j_1_cast7 : 2
		empty : 2
		icmp_ln115 : 2
		sorted_data_addr : 3
		sorted_data_load : 4
		br_ln115 : 3
		icmp_ln118 : 2
		br_ln118 : 3
		icmp_ln121 : 2
		br_ln121 : 3
		store_ln114 : 3
	State 2
		zext_ln122 : 1
		sorted_data2_addr : 2
		store_ln122 : 3
		zext_ln119 : 1
		sorted_data1_addr : 2
		store_ln119 : 3
		store_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          | icmp_ln114_fu_117 |    0    |    10   |
|   icmp   | icmp_ln115_fu_138 |    0    |    10   |
|          | icmp_ln118_fu_144 |    0    |    10   |
|          | icmp_ln121_fu_150 |    0    |    10   |
|----------|-------------------|---------|---------|
|          |  add_ln114_fu_123 |    0    |    13   |
|    add   |  add_ln122_fu_161 |    0    |    12   |
|          |  add_ln119_fu_171 |    0    |    12   |
|----------|-------------------|---------|---------|
|          |  j_1_cast7_fu_129 |    0    |    0    |
|   zext   | zext_ln122_fu_166 |    0    |    0    |
|          | zext_ln119_fu_176 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    empty_fu_134   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    77   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_196     |    4   |
|   icmp_ln115_reg_202   |    1   |
|   icmp_ln118_reg_211   |    1   |
|   icmp_ln121_reg_215   |    1   |
|    j_1_cast7_reg_191   |   64   |
|        j_reg_181       |    6   |
|sorted_data_addr_reg_206|    6   |
+------------------------+--------+
|          Total         |   83   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   83   |   86   |
+-----------+--------+--------+--------+
