--- 
# information
project: 
  title: "Wishbone HyperRAM"
  description: "Simple HyperRAM driver accesible on Wishbone bus"
  picture: "docs/HyperRAM_WriteMemorySpace.png"
  author: "Pawel Sitarz"
  github: https://github.com/embelon/wrapped_wb_hyperram
  license: LICENSE

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2 & wishbone
interfaces: ['la1', 'gpio', 'wishbone']

# test within caravel
caravel_test:
  recipe: "all"
  directory: "caravel_wb_hyperram"
  id: 11
  module_name: "wrapped_wb_hyperram"
  instance_name: "wrapped_wb_hyperram"

# module test
module_test:
  recipe: "all" 
  directory: "wb_hyperram"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - wb_hyperram/src/wb_hyperram.v
    - wb_hyperram/src/hyperram.v
    - wb_hyperram/src/register_rw.v

# gds - check size = 300x300, nothing on metal 5, do a DRC, check 141 tristate buffers, check LVS
gds:
  directory: "gds"
  gds_filename: "wrapped_wb_hyperram.gds"
  lvs_filename: "wrapped_wb_hyperram.lvs.powered.v"
  lef_filename: "wrapped_wb_hyperram.lef"
