package cores.nix

import chisel3.util.{DecoupledIO, ValidIO}
import chisel3._
import cores.lib.ControlTypes.{MemoryAccessResult, MemoryAccessWidth, MemoryOperation}
import lib.Interfaces.Channel

object PipelineChannels {

}
