Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/lzq123/co/ISE_file/code/code_tb_isim_beh.exe -prj D:/lzq123/co/ISE_file/code/code_tb_beh.prj work.code_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lzq123/co/ISE_file/code/code.v" into library work
Analyzing Verilog file "D:/lzq123/co/ISE_file/code/code_tb.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module code
Compiling module code_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/lzq123/co/ISE_file/code/code_tb_isim_beh.exe
Fuse Memory Usage: 30044 KB
Fuse CPU Usage: 15 ms
