                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divsint
                                      6 	.optsdcc -mmcs51 --model-large
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divsint
                                     12 ;--------------------------------------------------------
                                     13 ; special function registers
                                     14 ;--------------------------------------------------------
                                     15 	.area RSEG    (ABS,DATA)
      000000                         16 	.org 0x0000
                                     17 ;--------------------------------------------------------
                                     18 ; special function bits
                                     19 ;--------------------------------------------------------
                                     20 	.area RSEG    (ABS,DATA)
      000000                         21 	.org 0x0000
                                     22 ;--------------------------------------------------------
                                     23 ; overlayable register banks
                                     24 ;--------------------------------------------------------
                                     25 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         26 	.ds 8
                                     27 ;--------------------------------------------------------
                                     28 ; internal ram data
                                     29 ;--------------------------------------------------------
                                     30 	.area DSEG    (DATA)
                                     31 ;--------------------------------------------------------
                                     32 ; overlayable items in internal ram
                                     33 ;--------------------------------------------------------
                                     34 ;--------------------------------------------------------
                                     35 ; indirectly addressable internal ram data
                                     36 ;--------------------------------------------------------
                                     37 	.area ISEG    (DATA)
                                     38 ;--------------------------------------------------------
                                     39 ; absolute internal ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area IABS    (ABS,DATA)
                                     42 	.area IABS    (ABS,DATA)
                                     43 ;--------------------------------------------------------
                                     44 ; bit data
                                     45 ;--------------------------------------------------------
                                     46 	.area BSEG    (BIT)
                                     47 ;--------------------------------------------------------
                                     48 ; paged external ram data
                                     49 ;--------------------------------------------------------
                                     50 	.area PSEG    (PAG,XDATA)
                                     51 ;--------------------------------------------------------
                                     52 ; uninitialized external ram data
                                     53 ;--------------------------------------------------------
                                     54 	.area XSEG    (XDATA)
                                     55 ;--------------------------------------------------------
                                     56 ; absolute external ram data
                                     57 ;--------------------------------------------------------
                                     58 	.area XABS    (ABS,XDATA)
                                     59 ;--------------------------------------------------------
                                     60 ; initialized external ram data
                                     61 ;--------------------------------------------------------
                                     62 	.area XISEG   (XDATA)
                                     63 	.area HOME    (CODE)
                                     64 	.area GSINIT0 (CODE)
                                     65 	.area GSINIT1 (CODE)
                                     66 	.area GSINIT2 (CODE)
                                     67 	.area GSINIT3 (CODE)
                                     68 	.area GSINIT4 (CODE)
                                     69 	.area GSINIT5 (CODE)
                                     70 	.area GSINIT  (CODE)
                                     71 	.area GSFINAL (CODE)
                                     72 	.area CSEG    (CODE)
                                     73 ;--------------------------------------------------------
                                     74 ; global & static initialisations
                                     75 ;--------------------------------------------------------
                                     76 	.area HOME    (CODE)
                                     77 	.area GSINIT  (CODE)
                                     78 	.area GSFINAL (CODE)
                                     79 	.area GSINIT  (CODE)
                                     80 ;--------------------------------------------------------
                                     81 ; Home
                                     82 ;--------------------------------------------------------
                                     83 	.area HOME    (CODE)
                                     84 	.area HOME    (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; code
                                     87 ;--------------------------------------------------------
                                     88 	.area CSEG    (CODE)
                                     89 ;------------------------------------------------------------
                                     90 ;Allocation info for local variables in function '_divsint'
                                     91 ;------------------------------------------------------------
                                     92 ;y                         Allocated to stack - _bp -4
                                     93 ;x                         Allocated to registers r6 r7 
                                     94 ;r                         Allocated to registers r4 r6 
                                     95 ;------------------------------------------------------------
                                     96 ;	_divsint.c:213: _divsint (int x, int y) __SDCC_NONBANKED
                                     97 ;	-----------------------------------------
                                     98 ;	 function _divsint
                                     99 ;	-----------------------------------------
      000000                        100 __divsint:
                           000007   101 	ar7 = 0x07
                           000006   102 	ar6 = 0x06
                           000005   103 	ar5 = 0x05
                           000004   104 	ar4 = 0x04
                           000003   105 	ar3 = 0x03
                           000002   106 	ar2 = 0x02
                           000001   107 	ar1 = 0x01
                           000000   108 	ar0 = 0x00
      000000 C0*00            [24]  109 	push	_bp
      000002 85 81*00         [24]  110 	mov	_bp,sp
      000005 AE 82            [24]  111 	mov	r6,dpl
                                    112 ;	_divsint.c:217: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
      000007 E5 83            [12]  113 	mov	a,dph
      000009 FF               [12]  114 	mov	r7,a
      00000A 33               [12]  115 	rlc	a
      00000B E4               [12]  116 	clr	a
      00000C 33               [12]  117 	rlc	a
      00000D FD               [12]  118 	mov	r5,a
      00000E 60 09            [24]  119 	jz	00106$
      000010 C3               [12]  120 	clr	c
      000011 E4               [12]  121 	clr	a
      000012 9E               [12]  122 	subb	a,r6
      000013 FB               [12]  123 	mov	r3,a
      000014 E4               [12]  124 	clr	a
      000015 9F               [12]  125 	subb	a,r7
      000016 FC               [12]  126 	mov	r4,a
      000017 80 04            [24]  127 	sjmp	00107$
      000019                        128 00106$:
      000019 8E 03            [24]  129 	mov	ar3,r6
      00001B 8F 04            [24]  130 	mov	ar4,r7
      00001D                        131 00107$:
      00001D E5*00            [12]  132 	mov	a,_bp
      00001F 24 FC            [12]  133 	add	a,#0xfc
      000021 F8               [12]  134 	mov	r0,a
      000022 08               [12]  135 	inc	r0
      000023 E6               [12]  136 	mov	a,@r0
      000024 33               [12]  137 	rlc	a
      000025 E4               [12]  138 	clr	a
      000026 33               [12]  139 	rlc	a
      000027 FF               [12]  140 	mov	r7,a
      000028 60 0F            [24]  141 	jz	00108$
      00002A E5*00            [12]  142 	mov	a,_bp
      00002C 24 FC            [12]  143 	add	a,#0xfc
      00002E F8               [12]  144 	mov	r0,a
      00002F C3               [12]  145 	clr	c
      000030 E4               [12]  146 	clr	a
      000031 96               [12]  147 	subb	a,@r0
      000032 FA               [12]  148 	mov	r2,a
      000033 08               [12]  149 	inc	r0
      000034 E4               [12]  150 	clr	a
      000035 96               [12]  151 	subb	a,@r0
      000036 FE               [12]  152 	mov	r6,a
      000037 80 0A            [24]  153 	sjmp	00109$
      000039                        154 00108$:
      000039 E5*00            [12]  155 	mov	a,_bp
      00003B 24 FC            [12]  156 	add	a,#0xfc
      00003D F8               [12]  157 	mov	r0,a
      00003E 86 02            [24]  158 	mov	ar2,@r0
      000040 08               [12]  159 	inc	r0
      000041 86 06            [24]  160 	mov	ar6,@r0
      000043                        161 00109$:
      000043 C0 07            [24]  162 	push	ar7
      000045 C0 05            [24]  163 	push	ar5
      000047 C0 02            [24]  164 	push	ar2
      000049 C0 06            [24]  165 	push	ar6
      00004B 8B 82            [24]  166 	mov	dpl,r3
      00004D 8C 83            [24]  167 	mov	dph,r4
      00004F 12r00r00         [24]  168 	lcall	__divuint
      000052 AC 82            [24]  169 	mov	r4,dpl
      000054 AE 83            [24]  170 	mov	r6,dph
      000056 15 81            [12]  171 	dec	sp
      000058 15 81            [12]  172 	dec	sp
      00005A D0 05            [24]  173 	pop	ar5
      00005C D0 07            [24]  174 	pop	ar7
                                    175 ;	_divsint.c:218: if ((x < 0) ^ (y < 0))
      00005E EF               [12]  176 	mov	a,r7
      00005F 6D               [12]  177 	xrl	a,r5
      000060 60 0D            [24]  178 	jz	00102$
                                    179 ;	_divsint.c:219: return -r;
      000062 C3               [12]  180 	clr	c
      000063 E4               [12]  181 	clr	a
      000064 9C               [12]  182 	subb	a,r4
      000065 FD               [12]  183 	mov	r5,a
      000066 E4               [12]  184 	clr	a
      000067 9E               [12]  185 	subb	a,r6
      000068 FF               [12]  186 	mov	r7,a
      000069 8D 82            [24]  187 	mov	dpl,r5
      00006B 8F 83            [24]  188 	mov	dph,r7
      00006D 80 04            [24]  189 	sjmp	00104$
      00006F                        190 00102$:
                                    191 ;	_divsint.c:221: return r;
      00006F 8C 82            [24]  192 	mov	dpl,r4
      000071 8E 83            [24]  193 	mov	dph,r6
      000073                        194 00104$:
                                    195 ;	_divsint.c:222: }
      000073 D0*00            [24]  196 	pop	_bp
      000075 22               [24]  197 	ret
                                    198 	.area CSEG    (CODE)
                                    199 	.area CONST   (CODE)
                                    200 	.area XINIT   (CODE)
                                    201 	.area CABS    (ABS,CODE)
