
//
// Tests for the TLB
//

%macro tlb_common 1
#array vpage	20
#array tlb_ppage	MMU_PHYSBITS+MMU_PERMBITS
#array ppage_in 	MMU_PHYSBITS+MMU_PERMBITS
$tlb_done,$tlb_yes,@tlb_ppage = CPU32_MMU_TLB $tlb_enable, @vpage, $tlb_store,@ppage_in
%if %1 > 1
#array stage %1
@stage = SEQUENCER{%1} 1, 0, (PULSE $tlb_done)
%endif
%endmacro

#testcase 100 "MMU TLB - Empty"
tlb_common 1
$tlb_enable,@vpage = DELAY 1, 0[19:0]
#testassert $tlb_done	$tlb_yes	0
#testassert $tlb_done	@tlb_ppage	0[0:19], 0[0:3]
#testcomplete $tlb_done

#endtestcase

#testcase 100 "MMU TLB - Store and Retrieve"
tlb_common 7
// 0: Store 0xF080D = 0x11111, 0b0000
$tlb_enable = PULSE @stage[0]
@vpage      = ENABLE @stage[0], 0xF080D[0:19]
$tlb_store, @ppage_in = ENABLE @stage[0], 1, 0x11111[0:19], 0[0:3]
// 1: Read 0x12345 = NP
$tlb_enable = PULSE @stage[1]
@vpage      = ENABLE @stage[1], 0x12345[0:19]
#testassert @stage[1],$tlb_done	$tlb_yes 0
#testassert @stage[1],$tlb_done	@tlb_ppage	0[0:19], 0[0:3]
// 2: Read 0xF080D = 0x11111, 0b0000
$tlb_enable = PULSE @stage[2]
@vpage      = ENABLE @stage[2], 0xF080D[0:19]
#testassert @stage[2],$tlb_done	$tlb_yes 1
#testassert @stage[2],$tlb_done	@tlb_ppage	0x11111[0:19], 0[0:3]
// 3: Set 0x12345 = 0x2131F, 0b0101
$tlb_enable = PULSE @stage[3]
@vpage      = ENABLE @stage[3], 0x12345[0:19]
$tlb_store,@ppage_in = ENABLE @stage[3], 1, 0x2131F[0:19], 0b101[0:3]
// 4: Read 0x12345 = 0x2131F, 0b0101
$tlb_enable = PULSE @stage[4]
@vpage      = ENABLE @stage[4], 0x12345[0:19]
#testassert @stage[4],$tlb_done	$tlb_yes 1
#testassert @stage[4],$tlb_done	@tlb_ppage	0x2131F[0:19], 0b101[0:3]
// 5: Read 0xF080D = 0x11111, 0b0000
$tlb_enable = PULSE @stage[5]
@vpage      = ENABLE @stage[5], 0xF080D[0:19]
#testassert @stage[5],$tlb_done	$tlb_yes 1
#testassert @stage[5],$tlb_done	@tlb_ppage	0x11111[0:19], 0b000[0:3]

#testcomplete @stage[6]
#endtestcase

//
// Tests for MMU Page-Walk subunit
//

%macro expect_pmem_rd 4
#testassert @step[%1],@stage[%2],$pmem_enable	@pmem_addr	%3[0:31]
$pmem_ready,@pmem_data = AND{1+32} @step[%1],@stage[%2],$pmem_enable, 1,%4[0:31]
%endmacro

%macro mmu_pagewalk_common 2
#array virt_addr	20
#array pmem_data	32
#array pmem_addr	32
#array paddr_out	MMU_PHYSBITS
#array perms_out	MMU_PERMBITS
$ready,@paddr_out,@perms_out,$fault,$pmem_enable,@pmem_addr = \
	CPU32_MMU_PAGEWALK $enable,%1[0:31],@virt_addr,$pmem_ready,@pmem_data
#array step	%2
$next_step = PULSE $ready
@step  = SEQUENCER{%2} 1, 0, $next_step
#array stage	4
@stage = SEQUENCER{4} 1, (PULSE $ready), (PULSE{1} $pmem_enable)
#testassert 1	@stage[3]	0	; Double-check that no overrun happens
%endmacro

// === Tests that translation works, and reset is successful ===
#testcase 100 "MMU PageWalk - Succeed x2"
mmu_pagewalk_common 0x1000, 4

// [0] First lookup
// 0x12345 -> 0x3 via PT at 0x2
$enable, @virt_addr = ENABLE @step[0], 1,0x12345[0:19]
#testassert @step[0]	$fault	0
expect_pmem_rd 0,0, 0x1120, 0x2001	; Lvl2 at 0x2000, present
expect_pmem_rd 0,1, 0x2D14, 0x3001	; Page at 0x3000, present
#testassert @step[0],$ready	@stage	0b0100[0:3]
#testassert @step[0],$ready	@paddr_out	0x3[0:19]
#testassert @step[0],$ready	@perms_out	1[0:3]

// [1] Check that reset works
$step1delayed = DELAY{3} @step[1]
#testassert $step1delayed @paddr_out	0[0:19]
#testassert $step1delayed $ready	0
$next_step = PULSE $step1delayed

// [2] Do a second lookup (thus checking that internal registers correctly)
// 0x0FEED -> 0x5 via PT at 0x1231
$enable,@virt_addr = ENABLE  @step[2], 1,0x0FEED[0:19]
#testassert @step[2]	$fault	0
expect_pmem_rd 2,0, 0x000010FC, 0x01231001
expect_pmem_rd 2,1, 0x01231BB4, 0x00005001
#testassert @step[2],$ready	@stage	0b0100[0:3]
#testassert @step[2],$ready	@paddr_out	0x5[0:19]
#testassert @step[2],$ready	@perms_out	1[0:3]

#testcomplete @step[3]
#endtestcase

// === Checks that non-present pages cause a fault ===
#testcase 100 "MMU PageWalk - NP"
mmu_pagewalk_common 0x1000, 4

$enable,@virt_addr = ENABLE @step[0], 1,0x12345[0:19]
expect_pmem_rd 0,0, 0x00001120, 0x00000000
#testassert @step[0],$ready	@stage	0b0010[0:3]
#testassert @step[0],$ready	$fault	1

// Check that reset works
$step1delayed = DELAY{3} @step[1]
#testassert $step1delayed @paddr_out	0[0:19]
#testassert $step1delayed $ready	0
#testassert $step1delayed $fault	0
$next_step = PULSE $step1delayed

// Do a second lookup (thus checking that internal registers reset)
// 0x0FEED -> NP via PT at 0x1231
$enable,@virt_addr = ENABLE @step[2], 1,0x0FEED[0:19]
expect_pmem_rd 2,0, 0x00010FC, 0x1231001
expect_pmem_rd 2,1, 0x1231BB4, 0x0000000
#testassert @step[2],$ready	@stage	0b0100[0:3]
#testassert @step[2],$ready	$fault	1

#testcomplete @step[3]

#endtestcase

//
// Tests for MMU Translation subunit
// - Contains TLB and PageWalk
//
%macro mmu_translate_common 2
#array virt_addr	32
#array pmem_data	32
#array pmem_addr	32
#array paddr_out	32
#array fault_data	32
#array action	MMU_ACTIONBITS
$ready,@paddr_out,$fault,@fault_data,$pmem_enable,@pmem_addr = \
	CPU32_MMU_TRANS %1[0:31],$enable,@virt_addr,@action,$pmem_ready,@pmem_data
#array step	%2
$next_step = PULSE $ready
@step  = SEQUENCER{%2} 1, 0, $next_step
#array stage	4
@stage = SEQUENCER{4} 1, (PULSE $ready), (PULSE{1} $pmem_enable)
#testassert 1	@stage[3]	0	; Double-check that no overrun happens

#display 1 "Int Stage: %4b, Step" @stage, @step
%endmacro

#testcase 100 "MMU Translate - Passthrough Succeed"
mmu_translate_common 0x1000, 2

// 1: Query 0x12345FED, expect no mem accesses and success
$enable,@virt_addr = ENABLE @step[0], 1,0x12345FED[0:31]
// 1.R: Result
#testassert @step[0],$ready	@stage	0b0001[0:3]
#testassert @step[0],$ready	$fault	0
#testassert @step[0],$ready	@fault_data	0[0:31]
#testassert @step[0],$ready	@paddr_out	0x12345FED[0:31]

#testcomplete @step[1]
#endtestcase

#testcase 200 "MMU Translate - Basic Succeed"
mmu_translate_common 0x1001, 4

// 0: Query 0x12345FED, expect two memory accesses and success
$enable,@virt_addr = ENABLE @step[0], 1,0x12345FED[0:31]
expect_pmem_rd	0,0,	0x1120, 0x2001
expect_pmem_rd	0,1,	0x2D14, 0x3001
// 0.R: Result
#testassert @step[0],$ready	@stage[2]	1
#testassert @step[0],$ready	$fault	0
#testassert @step[0],$ready	@fault_data	0[0:31]
#testassert @step[0],$ready	@paddr_out	0x3FED[0:31]

// 1: Test reset
$step2del = AND @step[1], (DELAY{8} @step[1])
#testassert $step2del	$ready	0
#testassert $step2del	$fault	0
#testassert $step2del	$fault_data	0
#testassert $step2del	@paddr_out	0[0:31]
$next_step = PULSE $step2del

// 2: Query 0x12345FED, expect no accesses and success (in TLB)
$enable,@virt_addr = ENABLE @step[2], 1,0x12345FED[0:31]
#testassert @step[2]	$pmem_enable	0
// 2.R: Result
#testassert @step[2],$ready	@stage[0]	1
#testassert @step[2],$ready	$fault	0
#testassert @step[2],$ready	@fault_data	0[0:31]
#testassert @step[2],$ready	@paddr_out	0x3FED[0:31]

#testcomplete @step[3]
#endtestcase

#testcase 200 "MMU Translate - Fault NP"
mmu_translate_common 0x1001, 4
// 0: No page table present
$enable,@virt_addr = ENABLE @step[0], 1,0xFFFF1000[0:31]
expect_pmem_rd 0,0, 0x1FFC, 0x12345670	; Page table absent (lowest bit unset)
#testassert @step[0],@stage[1]	$pmem_enable	0
// 0.R: Result
#testassert @step[0],$ready	@stage[1]	1
#testassert @step[0],$ready	$fault	1
#testassert @step[0],$ready	@fault_data	1[0:31]

$next_step = ENABLE @step[1], (PULSE{1} $ready)

// 2: No page present
$enable,@virt_addr = ENABLE @step[2], 1,0xFFFF2000[0:31]
expect_pmem_rd 2,0, 0x1FFC, 0x12345001	; Page table present
expect_pmem_rd 2,1, 0x12345FC8, 0x12345000	; Page NP
// 2.R: Result
#testassert @step[2],$ready	@stage[2]	1
#testassert @step[2],$ready	$fault	1
#testassert @step[2],$ready	@fault_data	1[0:31]

#testcomplete @step[3]
#endtestcase


#testcase 400 "MMU Translate - Fault RO"
mmu_translate_common 0x1001, 8

// 0: System Write to Fully RO page
$enable,@virt_addr,@action = ENABLE @step[0], 1,0xFFFF1000[0:31], 0b001[0:2]
expect_pmem_rd 0,0, 0x00001FFC, 0x12345001	; Present, RO,Sys,NX
expect_pmem_rd 0,1, 0x12345FC4, 0x12345001	; Present, RO,Sys,NX
// 0.R: Result
#testassert @step[0],$ready	@stage[2]	1
#testassert @step[0],$ready	$fault	1
#testassert @step[0],$ready	@fault_data	0b0010[0:31]
// 1: Wait
$next_step = ENABLE @step[1], (PULSE{1} $ready)

// 2: System Write to PD-level RO page
$enable,@virt_addr,@action = ENABLE @step[2], 1,0xFFFF2000[0:31], 0b001[0:2]
expect_pmem_rd 2,0, 0x00001FFC, 0x12345001	; Present, RO,Sys,NX
expect_pmem_rd 2,1, 0x12345FC8, 0x12345003	; Present, RW,Sys,NX
// 2.R: Result
#testassert @step[2],$ready	@stage	0b0100[0:3]
#testassert @step[2],$ready	$fault	1
#testassert @step[2],$ready	@fault_data	0b0010[0:31]
// 3: Wait for $ready to fall
$next_step = ENABLE @step[3], (PULSE{1} $ready)

// 4: System Write to PT-level RO page
$enable,@virt_addr,@action = ENABLE @step[4], 1,0xFFFF3000[0:31], 0b001[0:2]
expect_pmem_rd 4,0, 0x00001FFC, 0x12345003	; Present, RW,Sys,NX
expect_pmem_rd 4,1, 0x12345FCC, 0x12345001	; Present, RO,Sys,NX
// 4.R: Result
#testassert @step[4],$ready	@stage	0b0100[0:3]
#testassert @step[4],$ready	$fault	1
#testassert @step[4],$ready	@fault_data	0b0010[0:31]
// 5: Wait for $ready to fall
$next_step = ENABLE @step[5], (PULSE{1} $ready)

// 6: System Write to Fully RW/Sys/NX page
$enable,@virt_addr,@action = ENABLE @step[6], 1,0xFFFF0000[0:31], 0b001[0:2]
expect_pmem_rd 6,0, 0x00001FFC, 0x12345003	; Present, RW,Sys,NX
expect_pmem_rd 6,1, 0x12345FC0, 0x12345003	; Present, RW,Sys,NX
// 6.R: Result
#testassert @step[6],$ready	@stage	0b100[0:3]
#testassert @step[6],$ready	@paddr_out	0x12345000[0:31]
#testassert @step[6],$ready	$fault	0

#testcomplete @step[7]
#endtestcase

; vim: ft=logiccircuit
