<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Apr 21 00:47:45 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="kintexu" DEVICE="xcku025" NAME="tb_sim" PACKAGE="ffva1156" SPEEDGRADE="-1"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="3" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="8"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="tb_sim_sim_clk_gen_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tb_wrapper_0" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tb_wrapper_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tb_wrapper_0" HWVERSION="1.0" INSTANCE="tb_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tb_wrapper" VLNV="xilinx.com:module_ref:tb_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tb_sim_tb_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_100MHz" SIGIS="undef" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_rtl_0_rxd" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_rtl_0_txd" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="tb_sim_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tb_wrapper_0" PORT="uart_rtl_0_rxd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
