{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638469875037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638469875048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 21:31:14 2021 " "Processing started: Thu Dec 02 21:31:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638469875048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469875048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469875048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638469875779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638469875779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638469890475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469890475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_cell " "Found entity 1: sys_array_cell" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/sys_array_cell.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638469890485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469890485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/read_data.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638469890491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469890491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/module seven_segment_4_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/module seven_segment_4_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_4_digits " "Found entity 1: seven_segment_4_digits" {  } { { "source/module seven_segment_4_digits.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/module seven_segment_4_digits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638469890500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469890500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638469890506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469890506 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_i button_debouncer.sv(19) " "Verilog HDL error at button_debouncer.sv(19): object \"sw_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_state_o button_debouncer.sv(23) " "Verilog HDL error at button_debouncer.sv(23): object \"sw_state_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_state_o button_debouncer.sv(31) " "Verilog HDL error at button_debouncer.sv(31): object \"sw_state_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_state_o button_debouncer.sv(37) " "Verilog HDL error at button_debouncer.sv(37): object \"sw_state_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890511 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_down_o button_debouncer.sv(45) " "Verilog HDL error at button_debouncer.sv(45): object \"sw_down_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890511 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_state_o button_debouncer.sv(45) " "Verilog HDL error at button_debouncer.sv(45): object \"sw_state_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890511 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_up_o button_debouncer.sv(46) " "Verilog HDL error at button_debouncer.sv(46): object \"sw_up_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890511 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw_state_o button_debouncer.sv(46) " "Verilog HDL error at button_debouncer.sv(46): object \"sw_state_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1_full/source/button_debouncer.sv" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638469890511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638469890581 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 02 21:31:30 2021 " "Processing ended: Thu Dec 02 21:31:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638469890581 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638469890581 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638469890581 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469890581 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638469891314 ""}
