

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 21:43:18 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_244     |test_Pipeline_ARRAY_1_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_260     |test_Pipeline_ARRAY_2_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_VITIS_LOOP_36_1_fu_276  |test_Pipeline_VITIS_LOOP_36_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_316      |test_Pipeline_ARRAY_WRITE      |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1941|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|   752|    6067|   18043|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     324|    -|
|Register         |        -|     -|    1738|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|   752|    7805|   20308|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    29|       1|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|    424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|    880|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_244     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|     73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_260     |test_Pipeline_ARRAY_2_READ     |        0|    0|   587|     73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_316      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|    122|    0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_276  |test_Pipeline_VITIS_LOOP_36_1  |        0|  752|  3697|  16471|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |Total                                     |                               |        8|  752|  6067|  18043|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln60_1_fu_548_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_2_fu_629_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_3_fu_649_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_4_fu_669_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_5_fu_689_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_6_fu_803_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_7_fu_823_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_fu_528_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln61_1_fu_578_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln61_fu_862_p2    |         +|   0|  0|   79|          72|          72|
    |add_ln62_1_fu_598_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln62_fu_895_p2    |         +|   0|  0|   67|          60|          60|
    |out1_w_1_fu_886_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_922_p2    |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_709_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_4_fu_728_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_5_fu_748_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_6_fu_768_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_7_fu_933_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_8_fu_953_p2    |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_839_p2      |         +|   0|  0|   65|          58|          58|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1941|        1794|        1794|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  152|         33|    1|         33|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  324|         69|  201|        790|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln61_1_reg_1260                                    |  58|   0|   58|          0|
    |add_ln62_1_reg_1266                                    |  58|   0|   58|          0|
    |ap_CS_fsm                                              |  32|   0|   32|          0|
    |empty_31_reg_1204                                      |  63|   0|   63|          0|
    |empty_32_reg_1209                                      |  63|   0|   63|          0|
    |empty_33_reg_1214                                      |  63|   0|   63|          0|
    |empty_34_reg_1219                                      |  63|   0|   63|          0|
    |empty_35_reg_1224                                      |  63|   0|   63|          0|
    |empty_36_reg_1229                                      |  63|   0|   63|          0|
    |empty_37_reg_1234                                      |  63|   0|   63|          0|
    |empty_38_reg_1239                                      |  63|   0|   63|          0|
    |empty_39_reg_1244                                      |  63|   0|   64|          1|
    |grp_test_Pipeline_ARRAY_1_READ_fu_244_ap_start_reg     |   1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_260_ap_start_reg     |   1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_316_ap_start_reg      |   1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |out1_w_1_reg_1316                                      |  58|   0|   58|          0|
    |out1_w_2_reg_1321                                      |  59|   0|   59|          0|
    |out1_w_3_reg_1281                                      |  58|   0|   58|          0|
    |out1_w_4_reg_1286                                      |  58|   0|   58|          0|
    |out1_w_5_reg_1291                                      |  58|   0|   58|          0|
    |out1_w_6_reg_1296                                      |  58|   0|   58|          0|
    |out1_w_7_reg_1326                                      |  58|   0|   58|          0|
    |out1_w_8_reg_1331                                      |  57|   0|   57|          0|
    |out1_w_reg_1311                                        |  58|   0|   58|          0|
    |trunc_ln22_1_reg_1122                                  |  61|   0|   61|          0|
    |trunc_ln29_1_reg_1128                                  |  61|   0|   61|          0|
    |trunc_ln60_4_reg_1255                                  |  70|   0|   70|          0|
    |trunc_ln60_8_reg_1276                                  |  70|   0|   70|          0|
    |trunc_ln60_reg_1249                                    |  58|   0|   58|          0|
    |trunc_ln63_1_reg_1271                                  |  58|   0|   58|          0|
    |trunc_ln67_1_reg_1301                                  |  58|   0|   58|          0|
    |trunc_ln72_1_reg_1134                                  |  61|   0|   61|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |1738|   0| 1739|          1|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 33 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add32_2131_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add32_2131_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add59132_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add59132_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add59_124133_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add59_124133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add59_260134_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add59_260134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add59_3135_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add59_3135_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add59_4136_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add59_4136_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add59_5137_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add59_5137_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add59_6138_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add59_6138_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add59_7139_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add59_7139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg1_read, i32 3, i32 63" [d1.cpp:22]   --->   Operation 63 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg2_read, i32 3, i32 63" [d1.cpp:29]   --->   Operation 64 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out1_read, i32 3, i32 63" [d1.cpp:72]   --->   Operation 65 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i61 %trunc_ln22_1" [d1.cpp:22]   --->   Operation 66 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln22" [d1.cpp:22]   --->   Operation 67 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 69 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 73 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d1.cpp:22]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d1.cpp:22]   --->   Operation 76 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/2] (1.22ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d1.cpp:22]   --->   Operation 77 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i61 %trunc_ln29_1" [d1.cpp:29]   --->   Operation 78 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln29" [d1.cpp:29]   --->   Operation 79 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [8/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 80 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 81 [7/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 81 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 82 [6/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 82 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 83 [5/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 83 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [4/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 84 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 85 [3/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 85 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 86 [2/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 86 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 87 [1/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d1.cpp:29]   --->   Operation 87 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d1.cpp:29]   --->   Operation 88 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 89 [1/2] (1.22ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d1.cpp:29]   --->   Operation 89 'call' 'call_ln29' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i64 %arg1_r_8_loc"   --->   Operation 90 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i64 %arg1_r_7_loc"   --->   Operation 91 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i64 %arg1_r_6_loc"   --->   Operation 92 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i64 %arg1_r_5_loc"   --->   Operation 93 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i64 %arg1_r_4_loc"   --->   Operation 94 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i64 %arg1_r_3_loc"   --->   Operation 95 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i64 %arg1_r_2_loc"   --->   Operation 96 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i64 %arg1_r_1_loc"   --->   Operation 97 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i64 %arg1_r_loc"   --->   Operation 98 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i64 %arg2_r_8_loc"   --->   Operation 99 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i64 %arg2_r_7_loc"   --->   Operation 100 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i64 %arg2_r_6_loc"   --->   Operation 101 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i64 %arg2_r_5_loc"   --->   Operation 102 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i64 %arg2_r_4_loc"   --->   Operation 103 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i64 %arg2_r_3_loc"   --->   Operation 104 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i64 %arg2_r_2_loc"   --->   Operation 105 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i64 %arg2_r_1_loc"   --->   Operation 106 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i64 %arg2_r_loc"   --->   Operation 107 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%empty_31 = trunc i64 %arg2_r_1_loc_load"   --->   Operation 108 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%empty_32 = trunc i64 %arg2_r_2_loc_load"   --->   Operation 109 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%empty_33 = trunc i64 %arg2_r_3_loc_load"   --->   Operation 110 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%empty_34 = trunc i64 %arg2_r_4_loc_load"   --->   Operation 111 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%empty_35 = trunc i64 %arg2_r_5_loc_load"   --->   Operation 112 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%empty_36 = trunc i64 %arg2_r_6_loc_load"   --->   Operation 113 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%empty_37 = trunc i64 %arg2_r_8_loc_load"   --->   Operation 114 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%empty_38 = trunc i64 %arg2_r_7_loc_load"   --->   Operation 115 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%empty_39 = shl i64 %arg2_r_8_loc_load, i64 1"   --->   Operation 116 'shl' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %arg1_r_loc_load, i64 %arg1_r_1_loc_load, i64 %arg1_r_2_loc_load, i64 %arg1_r_3_loc_load, i64 %arg1_r_4_loc_load, i64 %arg1_r_5_loc_load, i64 %arg1_r_6_loc_load, i64 %arg2_r_2_loc_load, i64 %arg2_r_3_loc_load, i64 %arg2_r_4_loc_load, i64 %arg2_r_5_loc_load, i64 %arg2_r_6_loc_load, i64 %arg2_r_7_loc_load, i64 %arg2_r_8_loc_load, i64 %arg1_r_7_loc_load, i64 %arg1_r_8_loc_load, i64 %arg2_r_loc_load, i64 %arg2_r_1_loc_load, i63 %empty_38, i63 %empty_37, i63 %empty_36, i63 %empty_35, i63 %empty_34, i63 %empty_33, i63 %empty_32, i63 %empty_31, i64 %empty_39, i128 %add59_7139_loc, i128 %add59_6138_loc, i128 %add59_5137_loc, i128 %add59_4136_loc, i128 %add59_3135_loc, i128 %add59_260134_loc, i128 %add59_124133_loc, i128 %add59132_loc, i128 %add32_2131_loc"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %arg1_r_loc_load, i64 %arg1_r_1_loc_load, i64 %arg1_r_2_loc_load, i64 %arg1_r_3_loc_load, i64 %arg1_r_4_loc_load, i64 %arg1_r_5_loc_load, i64 %arg1_r_6_loc_load, i64 %arg2_r_2_loc_load, i64 %arg2_r_3_loc_load, i64 %arg2_r_4_loc_load, i64 %arg2_r_5_loc_load, i64 %arg2_r_6_loc_load, i64 %arg2_r_7_loc_load, i64 %arg2_r_8_loc_load, i64 %arg1_r_7_loc_load, i64 %arg1_r_8_loc_load, i64 %arg2_r_loc_load, i64 %arg2_r_1_loc_load, i63 %empty_38, i63 %empty_37, i63 %empty_36, i63 %empty_35, i63 %empty_34, i63 %empty_33, i63 %empty_32, i63 %empty_31, i64 %empty_39, i128 %add59_7139_loc, i128 %add59_6138_loc, i128 %add59_5137_loc, i128 %add59_4136_loc, i128 %add59_3135_loc, i128 %add59_260134_loc, i128 %add59_124133_loc, i128 %add59132_loc, i128 %add32_2131_loc"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.15>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%add59_7139_loc_load = load i128 %add59_7139_loc"   --->   Operation 119 'load' 'add59_7139_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%add59_6138_loc_load = load i128 %add59_6138_loc"   --->   Operation 120 'load' 'add59_6138_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%add59_5137_loc_load = load i128 %add59_5137_loc"   --->   Operation 121 'load' 'add59_5137_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i128 %add59_7139_loc_load" [d1.cpp:60]   --->   Operation 122 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add59_7139_loc_load, i32 58, i32 127" [d1.cpp:60]   --->   Operation 123 'partselect' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i70 %trunc_ln60_2" [d1.cpp:60]   --->   Operation 124 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (1.57ns)   --->   "%add_ln60 = add i128 %add59_6138_loc_load, i128 %sext_ln60" [d1.cpp:60]   --->   Operation 125 'add' 'add_ln60' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60, i32 58, i32 127" [d1.cpp:60]   --->   Operation 126 'partselect' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i70 %trunc_ln60_3" [d1.cpp:60]   --->   Operation 127 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (1.57ns)   --->   "%add_ln60_1 = add i128 %add59_5137_loc_load, i128 %sext_ln60_1" [d1.cpp:60]   --->   Operation 128 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60_1, i32 58, i32 127" [d1.cpp:60]   --->   Operation 129 'partselect' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i128 %add59_6138_loc_load" [d1.cpp:61]   --->   Operation 130 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add59_7139_loc_load, i32 58, i32 115" [d1.cpp:61]   --->   Operation 131 'partselect' 'trunc_ln61_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (1.09ns)   --->   "%add_ln61_1 = add i58 %trunc_ln61_3, i58 %trunc_ln61" [d1.cpp:61]   --->   Operation 132 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i128 %add59_5137_loc_load" [d1.cpp:62]   --->   Operation 133 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60, i32 58, i32 115" [d1.cpp:62]   --->   Operation 134 'partselect' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (1.09ns)   --->   "%add_ln62_1 = add i58 %trunc_ln62_2, i58 %trunc_ln62" [d1.cpp:62]   --->   Operation 135 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60_1, i32 58, i32 115" [d1.cpp:63]   --->   Operation 136 'partselect' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%add59_4136_loc_load = load i128 %add59_4136_loc"   --->   Operation 137 'load' 'add59_4136_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%add59_3135_loc_load = load i128 %add59_3135_loc"   --->   Operation 138 'load' 'add59_3135_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%add59_260134_loc_load = load i128 %add59_260134_loc"   --->   Operation 139 'load' 'add59_260134_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%add59_124133_loc_load = load i128 %add59_124133_loc"   --->   Operation 140 'load' 'add59_124133_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i70 %trunc_ln60_4" [d1.cpp:60]   --->   Operation 141 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (1.57ns)   --->   "%add_ln60_2 = add i128 %add59_4136_loc_load, i128 %sext_ln60_2" [d1.cpp:60]   --->   Operation 142 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60_2, i32 58, i32 127" [d1.cpp:60]   --->   Operation 143 'partselect' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i70 %trunc_ln60_5" [d1.cpp:60]   --->   Operation 144 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (1.57ns)   --->   "%add_ln60_3 = add i128 %add59_3135_loc_load, i128 %sext_ln60_3" [d1.cpp:60]   --->   Operation 145 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60_3, i32 58, i32 127" [d1.cpp:60]   --->   Operation 146 'partselect' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i70 %trunc_ln60_6" [d1.cpp:60]   --->   Operation 147 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (1.57ns)   --->   "%add_ln60_4 = add i128 %add59_260134_loc_load, i128 %sext_ln60_4" [d1.cpp:60]   --->   Operation 148 'add' 'add_ln60_4' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60_4, i32 58, i32 127" [d1.cpp:60]   --->   Operation 149 'partselect' 'trunc_ln60_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i70 %trunc_ln60_7" [d1.cpp:60]   --->   Operation 150 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (1.57ns)   --->   "%add_ln60_5 = add i128 %add59_124133_loc_load, i128 %sext_ln60_5" [d1.cpp:60]   --->   Operation 151 'add' 'add_ln60_5' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60_5, i32 58, i32 127" [d1.cpp:60]   --->   Operation 152 'partselect' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i128 %add59_4136_loc_load" [d1.cpp:63]   --->   Operation 153 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (1.09ns)   --->   "%out1_w_3 = add i58 %trunc_ln63_1, i58 %trunc_ln63" [d1.cpp:63]   --->   Operation 154 'add' 'out1_w_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i128 %add59_3135_loc_load" [d1.cpp:64]   --->   Operation 155 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60_2, i32 58, i32 115" [d1.cpp:64]   --->   Operation 156 'partselect' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (1.09ns)   --->   "%out1_w_4 = add i58 %trunc_ln64_1, i58 %trunc_ln64" [d1.cpp:64]   --->   Operation 157 'add' 'out1_w_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i128 %add59_260134_loc_load" [d1.cpp:65]   --->   Operation 158 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60_3, i32 58, i32 115" [d1.cpp:65]   --->   Operation 159 'partselect' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (1.09ns)   --->   "%out1_w_5 = add i58 %trunc_ln65_1, i58 %trunc_ln65" [d1.cpp:65]   --->   Operation 160 'add' 'out1_w_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i128 %add59_124133_loc_load" [d1.cpp:66]   --->   Operation 161 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60_4, i32 58, i32 115" [d1.cpp:66]   --->   Operation 162 'partselect' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (1.09ns)   --->   "%out1_w_6 = add i58 %trunc_ln66_1, i58 %trunc_ln66" [d1.cpp:66]   --->   Operation 163 'add' 'out1_w_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60_5, i32 58, i32 115" [d1.cpp:67]   --->   Operation 164 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i61 %trunc_ln72_1" [d1.cpp:72]   --->   Operation 165 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i64 %mem, i64 %sext_ln72" [d1.cpp:72]   --->   Operation 166 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %mem_addr_2, i32 9" [d1.cpp:72]   --->   Operation 167 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%add59132_loc_load = load i128 %add59132_loc"   --->   Operation 168 'load' 'add59132_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%add32_2131_loc_load = load i128 %add32_2131_loc"   --->   Operation 169 'load' 'add32_2131_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i70 %trunc_ln60_8" [d1.cpp:60]   --->   Operation 170 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (1.57ns)   --->   "%add_ln60_6 = add i128 %add59132_loc_load, i128 %sext_ln60_6" [d1.cpp:60]   --->   Operation 171 'add' 'add_ln60_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln60_6, i32 58, i32 127" [d1.cpp:60]   --->   Operation 172 'partselect' 'trunc_ln60_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i70 %trunc_ln60_9" [d1.cpp:60]   --->   Operation 173 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (1.57ns)   --->   "%add_ln60_7 = add i128 %add32_2131_loc_load, i128 %sext_ln60_7" [d1.cpp:60]   --->   Operation 174 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln60_7, i32 57, i32 114" [d1.cpp:60]   --->   Operation 175 'partselect' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (1.09ns)   --->   "%out1_w = add i58 %trunc_ln60_1, i58 %trunc_ln60" [d1.cpp:60]   --->   Operation 176 'add' 'out1_w' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i58 %trunc_ln60" [d1.cpp:61]   --->   Operation 177 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i71 @_ssdm_op_PartSelect.i71.i128.i32.i32, i128 %add_ln60_7, i32 57, i32 127" [d1.cpp:61]   --->   Operation 178 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i71 %trunc_ln3" [d1.cpp:61]   --->   Operation 179 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (1.13ns)   --->   "%add_ln61 = add i72 %sext_ln61, i72 %zext_ln61" [d1.cpp:61]   --->   Operation 180 'add' 'add_ln61' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = partselect i14 @_ssdm_op_PartSelect.i14.i72.i32.i32, i72 %add_ln61, i32 58, i32 71" [d1.cpp:61]   --->   Operation 181 'partselect' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i14 %trunc_ln61_1" [d1.cpp:61]   --->   Operation 182 'sext' 'sext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i14 %trunc_ln61_1" [d1.cpp:61]   --->   Operation 183 'sext' 'sext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (1.09ns)   --->   "%out1_w_1 = add i58 %sext_ln61_2, i58 %add_ln61_1" [d1.cpp:61]   --->   Operation 184 'add' 'out1_w_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i58 %add_ln61_1" [d1.cpp:62]   --->   Operation 185 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (1.09ns)   --->   "%add_ln62 = add i60 %sext_ln61_1, i60 %zext_ln62" [d1.cpp:62]   --->   Operation 186 'add' 'add_ln62' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i60.i32.i32, i60 %add_ln62, i32 58, i32 59" [d1.cpp:62]   --->   Operation 187 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i2 %tmp" [d1.cpp:62]   --->   Operation 188 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i6 %sext_ln62" [d1.cpp:62]   --->   Operation 189 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i58 %add_ln62_1" [d1.cpp:62]   --->   Operation 190 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (1.09ns)   --->   "%out1_w_2 = add i59 %zext_ln62_2, i59 %zext_ln62_1" [d1.cpp:62]   --->   Operation 191 'add' 'out1_w_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i128 %add59132_loc_load" [d1.cpp:67]   --->   Operation 192 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (1.09ns)   --->   "%out1_w_7 = add i58 %trunc_ln67_1, i58 %trunc_ln67" [d1.cpp:67]   --->   Operation 193 'add' 'out1_w_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i128 %add32_2131_loc_load" [d1.cpp:68]   --->   Operation 194 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = partselect i57 @_ssdm_op_PartSelect.i57.i128.i32.i32, i128 %add_ln60_6, i32 58, i32 114" [d1.cpp:68]   --->   Operation 195 'partselect' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (1.09ns)   --->   "%out1_w_8 = add i57 %trunc_ln68_1, i57 %trunc_ln68" [d1.cpp:68]   --->   Operation 196 'add' 'out1_w_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [2/2] (0.77ns)   --->   "%call_ln72 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln72_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d1.cpp:72]   --->   Operation 197 'call' 'call_ln72' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln72 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln72_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d1.cpp:72]   --->   Operation 198 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 199 [5/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d1.cpp:77]   --->   Operation 199 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 200 [4/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d1.cpp:77]   --->   Operation 200 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 201 [3/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d1.cpp:77]   --->   Operation 201 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 202 [2/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d1.cpp:77]   --->   Operation 202 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d1.cpp:3]   --->   Operation 203 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 9, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d1.cpp:77]   --->   Operation 213 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [d1.cpp:77]   --->   Operation 214 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arg2_read             (read         ) [ 000000000000000000000000000000000]
arg1_read             (read         ) [ 000000000000000000000000000000000]
out1_read             (read         ) [ 000000000000000000000000000000000]
add32_2131_loc        (alloca       ) [ 001111111111111111111111111000000]
add59132_loc          (alloca       ) [ 001111111111111111111111111000000]
add59_124133_loc      (alloca       ) [ 001111111111111111111111110000000]
add59_260134_loc      (alloca       ) [ 001111111111111111111111110000000]
add59_3135_loc        (alloca       ) [ 001111111111111111111111110000000]
add59_4136_loc        (alloca       ) [ 001111111111111111111111110000000]
add59_5137_loc        (alloca       ) [ 001111111111111111111111100000000]
add59_6138_loc        (alloca       ) [ 001111111111111111111111100000000]
add59_7139_loc        (alloca       ) [ 001111111111111111111111100000000]
arg2_r_loc            (alloca       ) [ 001111111111111111111110000000000]
arg2_r_1_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_2_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_3_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_4_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_5_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_6_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_7_loc          (alloca       ) [ 001111111111111111111110000000000]
arg2_r_8_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_loc            (alloca       ) [ 001111111111111111111110000000000]
arg1_r_1_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_2_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_3_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_4_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_5_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_6_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_7_loc          (alloca       ) [ 001111111111111111111110000000000]
arg1_r_8_loc          (alloca       ) [ 001111111111111111111110000000000]
trunc_ln22_1          (partselect   ) [ 001111111111000000000000000000000]
trunc_ln29_1          (partselect   ) [ 001111111111111111111100000000000]
trunc_ln72_1          (partselect   ) [ 001111111111111111111111111100000]
sext_ln22             (sext         ) [ 000000000000000000000000000000000]
mem_addr              (getelementptr) [ 000111111100000000000000000000000]
empty                 (readreq      ) [ 000000000000000000000000000000000]
call_ln22             (call         ) [ 000000000000000000000000000000000]
sext_ln29             (sext         ) [ 000000000000000000000000000000000]
mem_addr_1            (getelementptr) [ 000000000000011111110000000000000]
empty_30              (readreq      ) [ 000000000000000000000000000000000]
call_ln29             (call         ) [ 000000000000000000000000000000000]
arg1_r_8_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_7_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_6_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_5_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_4_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_3_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_2_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_1_loc_load     (load         ) [ 000000000000000000000001000000000]
arg1_r_loc_load       (load         ) [ 000000000000000000000001000000000]
arg2_r_8_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_7_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_6_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_5_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_4_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_3_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_2_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_1_loc_load     (load         ) [ 000000000000000000000001000000000]
arg2_r_loc_load       (load         ) [ 000000000000000000000001000000000]
empty_31              (trunc        ) [ 000000000000000000000001000000000]
empty_32              (trunc        ) [ 000000000000000000000001000000000]
empty_33              (trunc        ) [ 000000000000000000000001000000000]
empty_34              (trunc        ) [ 000000000000000000000001000000000]
empty_35              (trunc        ) [ 000000000000000000000001000000000]
empty_36              (trunc        ) [ 000000000000000000000001000000000]
empty_37              (trunc        ) [ 000000000000000000000001000000000]
empty_38              (trunc        ) [ 000000000000000000000001000000000]
empty_39              (shl          ) [ 000000000000000000000001000000000]
call_ln0              (call         ) [ 000000000000000000000000000000000]
add59_7139_loc_load   (load         ) [ 000000000000000000000000000000000]
add59_6138_loc_load   (load         ) [ 000000000000000000000000000000000]
add59_5137_loc_load   (load         ) [ 000000000000000000000000000000000]
trunc_ln60            (trunc        ) [ 000000000000000000000000011000000]
trunc_ln60_2          (partselect   ) [ 000000000000000000000000000000000]
sext_ln60             (sext         ) [ 000000000000000000000000000000000]
add_ln60              (add          ) [ 000000000000000000000000000000000]
trunc_ln60_3          (partselect   ) [ 000000000000000000000000000000000]
sext_ln60_1           (sext         ) [ 000000000000000000000000000000000]
add_ln60_1            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_4          (partselect   ) [ 000000000000000000000000010000000]
trunc_ln61            (trunc        ) [ 000000000000000000000000000000000]
trunc_ln61_3          (partselect   ) [ 000000000000000000000000000000000]
add_ln61_1            (add          ) [ 000000000000000000000000011000000]
trunc_ln62            (trunc        ) [ 000000000000000000000000000000000]
trunc_ln62_2          (partselect   ) [ 000000000000000000000000000000000]
add_ln62_1            (add          ) [ 000000000000000000000000011000000]
trunc_ln63_1          (partselect   ) [ 000000000000000000000000010000000]
add59_4136_loc_load   (load         ) [ 000000000000000000000000000000000]
add59_3135_loc_load   (load         ) [ 000000000000000000000000000000000]
add59_260134_loc_load (load         ) [ 000000000000000000000000000000000]
add59_124133_loc_load (load         ) [ 000000000000000000000000000000000]
sext_ln60_2           (sext         ) [ 000000000000000000000000000000000]
add_ln60_2            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_5          (partselect   ) [ 000000000000000000000000000000000]
sext_ln60_3           (sext         ) [ 000000000000000000000000000000000]
add_ln60_3            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_6          (partselect   ) [ 000000000000000000000000000000000]
sext_ln60_4           (sext         ) [ 000000000000000000000000000000000]
add_ln60_4            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_7          (partselect   ) [ 000000000000000000000000000000000]
sext_ln60_5           (sext         ) [ 000000000000000000000000000000000]
add_ln60_5            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_8          (partselect   ) [ 000000000000000000000000001000000]
trunc_ln63            (trunc        ) [ 000000000000000000000000000000000]
out1_w_3              (add          ) [ 000000000000000000000000001100000]
trunc_ln64            (trunc        ) [ 000000000000000000000000000000000]
trunc_ln64_1          (partselect   ) [ 000000000000000000000000000000000]
out1_w_4              (add          ) [ 000000000000000000000000001100000]
trunc_ln65            (trunc        ) [ 000000000000000000000000000000000]
trunc_ln65_1          (partselect   ) [ 000000000000000000000000000000000]
out1_w_5              (add          ) [ 000000000000000000000000001100000]
trunc_ln66            (trunc        ) [ 000000000000000000000000000000000]
trunc_ln66_1          (partselect   ) [ 000000000000000000000000000000000]
out1_w_6              (add          ) [ 000000000000000000000000001100000]
trunc_ln67_1          (partselect   ) [ 000000000000000000000000001000000]
sext_ln72             (sext         ) [ 000000000000000000000000000000000]
mem_addr_2            (getelementptr) [ 000000000000000000000000001111111]
empty_40              (writereq     ) [ 000000000000000000000000000000000]
add59132_loc_load     (load         ) [ 000000000000000000000000000000000]
add32_2131_loc_load   (load         ) [ 000000000000000000000000000000000]
sext_ln60_6           (sext         ) [ 000000000000000000000000000000000]
add_ln60_6            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_9          (partselect   ) [ 000000000000000000000000000000000]
sext_ln60_7           (sext         ) [ 000000000000000000000000000000000]
add_ln60_7            (add          ) [ 000000000000000000000000000000000]
trunc_ln60_1          (partselect   ) [ 000000000000000000000000000000000]
out1_w                (add          ) [ 000000000000000000000000000100000]
zext_ln61             (zext         ) [ 000000000000000000000000000000000]
trunc_ln3             (partselect   ) [ 000000000000000000000000000000000]
sext_ln61             (sext         ) [ 000000000000000000000000000000000]
add_ln61              (add          ) [ 000000000000000000000000000000000]
trunc_ln61_1          (partselect   ) [ 000000000000000000000000000000000]
sext_ln61_1           (sext         ) [ 000000000000000000000000000000000]
sext_ln61_2           (sext         ) [ 000000000000000000000000000000000]
out1_w_1              (add          ) [ 000000000000000000000000000100000]
zext_ln62             (zext         ) [ 000000000000000000000000000000000]
add_ln62              (add          ) [ 000000000000000000000000000000000]
tmp                   (partselect   ) [ 000000000000000000000000000000000]
sext_ln62             (sext         ) [ 000000000000000000000000000000000]
zext_ln62_1           (zext         ) [ 000000000000000000000000000000000]
zext_ln62_2           (zext         ) [ 000000000000000000000000000000000]
out1_w_2              (add          ) [ 000000000000000000000000000100000]
trunc_ln67            (trunc        ) [ 000000000000000000000000000000000]
out1_w_7              (add          ) [ 000000000000000000000000000100000]
trunc_ln68            (trunc        ) [ 000000000000000000000000000000000]
trunc_ln68_1          (partselect   ) [ 000000000000000000000000000000000]
out1_w_8              (add          ) [ 000000000000000000000000000100000]
call_ln72             (call         ) [ 000000000000000000000000000000000]
spectopmodule_ln3     (spectopmodule) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000000000000000]
empty_41              (writeresp    ) [ 000000000000000000000000000000000]
ret_ln77              (ret          ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_ARRAY_1_READ"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_ARRAY_2_READ"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_VITIS_LOOP_36_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i70.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_ARRAY_WRITE"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="add32_2131_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add32_2131_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add59132_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59132_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add59_124133_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_124133_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add59_260134_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_260134_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add59_3135_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_3135_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add59_4136_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_4136_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add59_5137_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_5137_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add59_6138_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_6138_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add59_7139_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add59_7139_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg2_r_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg2_r_1_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_1_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg2_r_2_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_2_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg2_r_3_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_3_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg2_r_4_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_4_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg2_r_5_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_5_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg2_r_6_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_6_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg2_r_7_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_7_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg2_r_8_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_8_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_1_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_2_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_2_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arg1_r_3_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_3_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_4_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_4_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arg1_r_5_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_5_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arg1_r_6_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_6_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arg1_r_7_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_7_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="arg1_r_8_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_8_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arg2_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="arg1_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out1_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_readreq_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_writeresp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/25 empty_41/28 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_test_Pipeline_ARRAY_1_READ_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="61" slack="9"/>
<pin id="248" dir="0" index="3" bw="64" slack="9"/>
<pin id="249" dir="0" index="4" bw="64" slack="9"/>
<pin id="250" dir="0" index="5" bw="64" slack="9"/>
<pin id="251" dir="0" index="6" bw="64" slack="9"/>
<pin id="252" dir="0" index="7" bw="64" slack="9"/>
<pin id="253" dir="0" index="8" bw="64" slack="9"/>
<pin id="254" dir="0" index="9" bw="64" slack="9"/>
<pin id="255" dir="0" index="10" bw="64" slack="9"/>
<pin id="256" dir="0" index="11" bw="64" slack="9"/>
<pin id="257" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_test_Pipeline_ARRAY_2_READ_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="61" slack="19"/>
<pin id="264" dir="0" index="3" bw="64" slack="19"/>
<pin id="265" dir="0" index="4" bw="64" slack="19"/>
<pin id="266" dir="0" index="5" bw="64" slack="19"/>
<pin id="267" dir="0" index="6" bw="64" slack="19"/>
<pin id="268" dir="0" index="7" bw="64" slack="19"/>
<pin id="269" dir="0" index="8" bw="64" slack="19"/>
<pin id="270" dir="0" index="9" bw="64" slack="19"/>
<pin id="271" dir="0" index="10" bw="64" slack="19"/>
<pin id="272" dir="0" index="11" bw="64" slack="19"/>
<pin id="273" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/20 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="64" slack="0"/>
<pin id="280" dir="0" index="3" bw="64" slack="0"/>
<pin id="281" dir="0" index="4" bw="64" slack="0"/>
<pin id="282" dir="0" index="5" bw="64" slack="0"/>
<pin id="283" dir="0" index="6" bw="64" slack="0"/>
<pin id="284" dir="0" index="7" bw="64" slack="0"/>
<pin id="285" dir="0" index="8" bw="64" slack="0"/>
<pin id="286" dir="0" index="9" bw="64" slack="0"/>
<pin id="287" dir="0" index="10" bw="64" slack="0"/>
<pin id="288" dir="0" index="11" bw="64" slack="0"/>
<pin id="289" dir="0" index="12" bw="64" slack="0"/>
<pin id="290" dir="0" index="13" bw="64" slack="0"/>
<pin id="291" dir="0" index="14" bw="64" slack="0"/>
<pin id="292" dir="0" index="15" bw="64" slack="0"/>
<pin id="293" dir="0" index="16" bw="64" slack="0"/>
<pin id="294" dir="0" index="17" bw="64" slack="0"/>
<pin id="295" dir="0" index="18" bw="64" slack="0"/>
<pin id="296" dir="0" index="19" bw="63" slack="0"/>
<pin id="297" dir="0" index="20" bw="63" slack="0"/>
<pin id="298" dir="0" index="21" bw="63" slack="0"/>
<pin id="299" dir="0" index="22" bw="63" slack="0"/>
<pin id="300" dir="0" index="23" bw="63" slack="0"/>
<pin id="301" dir="0" index="24" bw="63" slack="0"/>
<pin id="302" dir="0" index="25" bw="63" slack="0"/>
<pin id="303" dir="0" index="26" bw="63" slack="0"/>
<pin id="304" dir="0" index="27" bw="64" slack="0"/>
<pin id="305" dir="0" index="28" bw="128" slack="21"/>
<pin id="306" dir="0" index="29" bw="128" slack="21"/>
<pin id="307" dir="0" index="30" bw="128" slack="21"/>
<pin id="308" dir="0" index="31" bw="128" slack="21"/>
<pin id="309" dir="0" index="32" bw="128" slack="21"/>
<pin id="310" dir="0" index="33" bw="128" slack="21"/>
<pin id="311" dir="0" index="34" bw="128" slack="21"/>
<pin id="312" dir="0" index="35" bw="128" slack="21"/>
<pin id="313" dir="0" index="36" bw="128" slack="21"/>
<pin id="314" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_test_Pipeline_ARRAY_WRITE_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="61" slack="25"/>
<pin id="320" dir="0" index="3" bw="58" slack="0"/>
<pin id="321" dir="0" index="4" bw="58" slack="0"/>
<pin id="322" dir="0" index="5" bw="59" slack="0"/>
<pin id="323" dir="0" index="6" bw="58" slack="1"/>
<pin id="324" dir="0" index="7" bw="58" slack="1"/>
<pin id="325" dir="0" index="8" bw="58" slack="1"/>
<pin id="326" dir="0" index="9" bw="58" slack="1"/>
<pin id="327" dir="0" index="10" bw="58" slack="0"/>
<pin id="328" dir="0" index="11" bw="57" slack="0"/>
<pin id="329" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/26 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln22_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="61" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln29_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="61" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="61" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln72_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="61" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="61" slack="24"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln22_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="61" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="mem_addr_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln29_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="61" slack="11"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/12 "/>
</bind>
</comp>

<comp id="375" class="1004" name="mem_addr_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="arg1_r_8_loc_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="21"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="386" class="1004" name="arg1_r_7_loc_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="21"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_7_loc_load/22 "/>
</bind>
</comp>

<comp id="390" class="1004" name="arg1_r_6_loc_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="21"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_6_loc_load/22 "/>
</bind>
</comp>

<comp id="394" class="1004" name="arg1_r_5_loc_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="21"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_5_loc_load/22 "/>
</bind>
</comp>

<comp id="398" class="1004" name="arg1_r_4_loc_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="21"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_4_loc_load/22 "/>
</bind>
</comp>

<comp id="402" class="1004" name="arg1_r_3_loc_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="21"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_3_loc_load/22 "/>
</bind>
</comp>

<comp id="406" class="1004" name="arg1_r_2_loc_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="21"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_2_loc_load/22 "/>
</bind>
</comp>

<comp id="410" class="1004" name="arg1_r_1_loc_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="21"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_loc_load/22 "/>
</bind>
</comp>

<comp id="414" class="1004" name="arg1_r_loc_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="21"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_loc_load/22 "/>
</bind>
</comp>

<comp id="418" class="1004" name="arg2_r_8_loc_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="21"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="422" class="1004" name="arg2_r_7_loc_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="21"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_7_loc_load/22 "/>
</bind>
</comp>

<comp id="426" class="1004" name="arg2_r_6_loc_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="21"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_6_loc_load/22 "/>
</bind>
</comp>

<comp id="430" class="1004" name="arg2_r_5_loc_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="21"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_5_loc_load/22 "/>
</bind>
</comp>

<comp id="434" class="1004" name="arg2_r_4_loc_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="21"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_4_loc_load/22 "/>
</bind>
</comp>

<comp id="438" class="1004" name="arg2_r_3_loc_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="21"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_3_loc_load/22 "/>
</bind>
</comp>

<comp id="442" class="1004" name="arg2_r_2_loc_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="21"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_2_loc_load/22 "/>
</bind>
</comp>

<comp id="446" class="1004" name="arg2_r_1_loc_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="21"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_1_loc_load/22 "/>
</bind>
</comp>

<comp id="450" class="1004" name="arg2_r_loc_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="21"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_loc_load/22 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_31_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/22 "/>
</bind>
</comp>

<comp id="459" class="1004" name="empty_32_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/22 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_33_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/22 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_34_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_35_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/22 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_36_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/22 "/>
</bind>
</comp>

<comp id="484" class="1004" name="empty_37_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/22 "/>
</bind>
</comp>

<comp id="489" class="1004" name="empty_38_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/22 "/>
</bind>
</comp>

<comp id="494" class="1004" name="empty_39_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_39/22 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add59_7139_loc_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="128" slack="23"/>
<pin id="503" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_7139_loc_load/24 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add59_6138_loc_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="128" slack="23"/>
<pin id="506" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_6138_loc_load/24 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add59_5137_loc_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="128" slack="23"/>
<pin id="509" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_5137_loc_load/24 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln60_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="128" slack="0"/>
<pin id="512" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/24 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln60_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="70" slack="0"/>
<pin id="516" dir="0" index="1" bw="128" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="0" index="3" bw="8" slack="0"/>
<pin id="519" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_2/24 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln60_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="70" slack="0"/>
<pin id="526" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/24 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln60_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="128" slack="0"/>
<pin id="530" dir="0" index="1" bw="70" slack="0"/>
<pin id="531" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln60_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="70" slack="0"/>
<pin id="536" dir="0" index="1" bw="128" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="0" index="3" bw="8" slack="0"/>
<pin id="539" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_3/24 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln60_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="70" slack="0"/>
<pin id="546" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/24 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln60_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="128" slack="0"/>
<pin id="550" dir="0" index="1" bw="70" slack="0"/>
<pin id="551" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/24 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln60_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="70" slack="0"/>
<pin id="556" dir="0" index="1" bw="128" slack="0"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="0" index="3" bw="8" slack="0"/>
<pin id="559" dir="1" index="4" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_4/24 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln61_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="128" slack="0"/>
<pin id="566" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/24 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln61_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="58" slack="0"/>
<pin id="570" dir="0" index="1" bw="128" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="0" index="3" bw="8" slack="0"/>
<pin id="573" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_3/24 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln61_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="58" slack="0"/>
<pin id="580" dir="0" index="1" bw="58" slack="0"/>
<pin id="581" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/24 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln62_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="128" slack="0"/>
<pin id="586" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/24 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln62_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="58" slack="0"/>
<pin id="590" dir="0" index="1" bw="128" slack="0"/>
<pin id="591" dir="0" index="2" bw="7" slack="0"/>
<pin id="592" dir="0" index="3" bw="8" slack="0"/>
<pin id="593" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_2/24 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln62_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="58" slack="0"/>
<pin id="600" dir="0" index="1" bw="58" slack="0"/>
<pin id="601" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/24 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln63_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="58" slack="0"/>
<pin id="606" dir="0" index="1" bw="128" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="8" slack="0"/>
<pin id="609" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln63_1/24 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add59_4136_loc_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="128" slack="24"/>
<pin id="616" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_4136_loc_load/25 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add59_3135_loc_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="128" slack="24"/>
<pin id="619" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_3135_loc_load/25 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add59_260134_loc_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="128" slack="24"/>
<pin id="622" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_260134_loc_load/25 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add59_124133_loc_load_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="128" slack="24"/>
<pin id="625" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59_124133_loc_load/25 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln60_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="70" slack="1"/>
<pin id="628" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/25 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln60_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="128" slack="0"/>
<pin id="631" dir="0" index="1" bw="70" slack="0"/>
<pin id="632" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/25 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln60_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="70" slack="0"/>
<pin id="637" dir="0" index="1" bw="128" slack="0"/>
<pin id="638" dir="0" index="2" bw="7" slack="0"/>
<pin id="639" dir="0" index="3" bw="8" slack="0"/>
<pin id="640" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_5/25 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln60_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="70" slack="0"/>
<pin id="647" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/25 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln60_3_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="128" slack="0"/>
<pin id="651" dir="0" index="1" bw="70" slack="0"/>
<pin id="652" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/25 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln60_6_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="70" slack="0"/>
<pin id="657" dir="0" index="1" bw="128" slack="0"/>
<pin id="658" dir="0" index="2" bw="7" slack="0"/>
<pin id="659" dir="0" index="3" bw="8" slack="0"/>
<pin id="660" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_6/25 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln60_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="70" slack="0"/>
<pin id="667" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/25 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln60_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="128" slack="0"/>
<pin id="671" dir="0" index="1" bw="70" slack="0"/>
<pin id="672" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/25 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln60_7_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="70" slack="0"/>
<pin id="677" dir="0" index="1" bw="128" slack="0"/>
<pin id="678" dir="0" index="2" bw="7" slack="0"/>
<pin id="679" dir="0" index="3" bw="8" slack="0"/>
<pin id="680" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_7/25 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln60_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="70" slack="0"/>
<pin id="687" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/25 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln60_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="128" slack="0"/>
<pin id="691" dir="0" index="1" bw="70" slack="0"/>
<pin id="692" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_5/25 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln60_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="70" slack="0"/>
<pin id="697" dir="0" index="1" bw="128" slack="0"/>
<pin id="698" dir="0" index="2" bw="7" slack="0"/>
<pin id="699" dir="0" index="3" bw="8" slack="0"/>
<pin id="700" dir="1" index="4" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_8/25 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln63_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="128" slack="0"/>
<pin id="707" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/25 "/>
</bind>
</comp>

<comp id="709" class="1004" name="out1_w_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="58" slack="1"/>
<pin id="711" dir="0" index="1" bw="58" slack="0"/>
<pin id="712" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_3/25 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln64_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="128" slack="0"/>
<pin id="716" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/25 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln64_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="58" slack="0"/>
<pin id="720" dir="0" index="1" bw="128" slack="0"/>
<pin id="721" dir="0" index="2" bw="7" slack="0"/>
<pin id="722" dir="0" index="3" bw="8" slack="0"/>
<pin id="723" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_1/25 "/>
</bind>
</comp>

<comp id="728" class="1004" name="out1_w_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="58" slack="0"/>
<pin id="730" dir="0" index="1" bw="58" slack="0"/>
<pin id="731" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_4/25 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln65_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="128" slack="0"/>
<pin id="736" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/25 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln65_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="58" slack="0"/>
<pin id="740" dir="0" index="1" bw="128" slack="0"/>
<pin id="741" dir="0" index="2" bw="7" slack="0"/>
<pin id="742" dir="0" index="3" bw="8" slack="0"/>
<pin id="743" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln65_1/25 "/>
</bind>
</comp>

<comp id="748" class="1004" name="out1_w_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="58" slack="0"/>
<pin id="750" dir="0" index="1" bw="58" slack="0"/>
<pin id="751" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_5/25 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln66_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="128" slack="0"/>
<pin id="756" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/25 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln66_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="58" slack="0"/>
<pin id="760" dir="0" index="1" bw="128" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="0"/>
<pin id="762" dir="0" index="3" bw="8" slack="0"/>
<pin id="763" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln66_1/25 "/>
</bind>
</comp>

<comp id="768" class="1004" name="out1_w_6_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="58" slack="0"/>
<pin id="770" dir="0" index="1" bw="58" slack="0"/>
<pin id="771" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_6/25 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln67_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="58" slack="0"/>
<pin id="776" dir="0" index="1" bw="128" slack="0"/>
<pin id="777" dir="0" index="2" bw="7" slack="0"/>
<pin id="778" dir="0" index="3" bw="8" slack="0"/>
<pin id="779" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln67_1/25 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln72_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="61" slack="24"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72/25 "/>
</bind>
</comp>

<comp id="787" class="1004" name="mem_addr_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="0"/>
<pin id="789" dir="0" index="1" bw="64" slack="0"/>
<pin id="790" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/25 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add59132_loc_load_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="128" slack="25"/>
<pin id="796" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add59132_loc_load/26 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add32_2131_loc_load_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="128" slack="25"/>
<pin id="799" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add32_2131_loc_load/26 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln60_6_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="70" slack="1"/>
<pin id="802" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_6/26 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln60_6_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="128" slack="0"/>
<pin id="805" dir="0" index="1" bw="70" slack="0"/>
<pin id="806" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_6/26 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln60_9_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="70" slack="0"/>
<pin id="811" dir="0" index="1" bw="128" slack="0"/>
<pin id="812" dir="0" index="2" bw="7" slack="0"/>
<pin id="813" dir="0" index="3" bw="8" slack="0"/>
<pin id="814" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_9/26 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sext_ln60_7_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="70" slack="0"/>
<pin id="821" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_7/26 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln60_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="128" slack="0"/>
<pin id="825" dir="0" index="1" bw="70" slack="0"/>
<pin id="826" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_7/26 "/>
</bind>
</comp>

<comp id="829" class="1004" name="trunc_ln60_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="58" slack="0"/>
<pin id="831" dir="0" index="1" bw="128" slack="0"/>
<pin id="832" dir="0" index="2" bw="7" slack="0"/>
<pin id="833" dir="0" index="3" bw="8" slack="0"/>
<pin id="834" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_1/26 "/>
</bind>
</comp>

<comp id="839" class="1004" name="out1_w_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="58" slack="0"/>
<pin id="841" dir="0" index="1" bw="58" slack="2"/>
<pin id="842" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w/26 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln61_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="58" slack="2"/>
<pin id="847" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/26 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="71" slack="0"/>
<pin id="850" dir="0" index="1" bw="128" slack="0"/>
<pin id="851" dir="0" index="2" bw="7" slack="0"/>
<pin id="852" dir="0" index="3" bw="8" slack="0"/>
<pin id="853" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/26 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sext_ln61_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="71" slack="0"/>
<pin id="860" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/26 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln61_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="71" slack="0"/>
<pin id="864" dir="0" index="1" bw="58" slack="0"/>
<pin id="865" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/26 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln61_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="0"/>
<pin id="870" dir="0" index="1" bw="72" slack="0"/>
<pin id="871" dir="0" index="2" bw="7" slack="0"/>
<pin id="872" dir="0" index="3" bw="8" slack="0"/>
<pin id="873" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_1/26 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln61_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="0"/>
<pin id="880" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/26 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sext_ln61_2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="14" slack="0"/>
<pin id="884" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2/26 "/>
</bind>
</comp>

<comp id="886" class="1004" name="out1_w_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="0"/>
<pin id="888" dir="0" index="1" bw="58" slack="2"/>
<pin id="889" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_1/26 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln62_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="58" slack="2"/>
<pin id="894" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/26 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln62_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="14" slack="0"/>
<pin id="897" dir="0" index="1" bw="58" slack="0"/>
<pin id="898" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/26 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="0" index="1" bw="60" slack="0"/>
<pin id="904" dir="0" index="2" bw="7" slack="0"/>
<pin id="905" dir="0" index="3" bw="7" slack="0"/>
<pin id="906" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln62_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/26 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln62_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="0"/>
<pin id="917" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/26 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln62_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="58" slack="2"/>
<pin id="921" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/26 "/>
</bind>
</comp>

<comp id="922" class="1004" name="out1_w_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="58" slack="0"/>
<pin id="924" dir="0" index="1" bw="6" slack="0"/>
<pin id="925" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_2/26 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln67_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="128" slack="0"/>
<pin id="931" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/26 "/>
</bind>
</comp>

<comp id="933" class="1004" name="out1_w_7_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="58" slack="1"/>
<pin id="935" dir="0" index="1" bw="58" slack="0"/>
<pin id="936" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_7/26 "/>
</bind>
</comp>

<comp id="939" class="1004" name="trunc_ln68_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="128" slack="0"/>
<pin id="941" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/26 "/>
</bind>
</comp>

<comp id="943" class="1004" name="trunc_ln68_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="57" slack="0"/>
<pin id="945" dir="0" index="1" bw="128" slack="0"/>
<pin id="946" dir="0" index="2" bw="7" slack="0"/>
<pin id="947" dir="0" index="3" bw="8" slack="0"/>
<pin id="948" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln68_1/26 "/>
</bind>
</comp>

<comp id="953" class="1004" name="out1_w_8_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="57" slack="0"/>
<pin id="955" dir="0" index="1" bw="57" slack="0"/>
<pin id="956" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_8/26 "/>
</bind>
</comp>

<comp id="960" class="1005" name="add32_2131_loc_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="128" slack="21"/>
<pin id="962" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add32_2131_loc "/>
</bind>
</comp>

<comp id="966" class="1005" name="add59132_loc_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="128" slack="21"/>
<pin id="968" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59132_loc "/>
</bind>
</comp>

<comp id="972" class="1005" name="add59_124133_loc_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="128" slack="21"/>
<pin id="974" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_124133_loc "/>
</bind>
</comp>

<comp id="978" class="1005" name="add59_260134_loc_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="128" slack="21"/>
<pin id="980" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_260134_loc "/>
</bind>
</comp>

<comp id="984" class="1005" name="add59_3135_loc_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="128" slack="21"/>
<pin id="986" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_3135_loc "/>
</bind>
</comp>

<comp id="990" class="1005" name="add59_4136_loc_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="128" slack="21"/>
<pin id="992" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_4136_loc "/>
</bind>
</comp>

<comp id="996" class="1005" name="add59_5137_loc_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="128" slack="21"/>
<pin id="998" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_5137_loc "/>
</bind>
</comp>

<comp id="1002" class="1005" name="add59_6138_loc_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="128" slack="21"/>
<pin id="1004" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_6138_loc "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add59_7139_loc_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="128" slack="21"/>
<pin id="1010" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add59_7139_loc "/>
</bind>
</comp>

<comp id="1014" class="1005" name="arg2_r_loc_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="19"/>
<pin id="1016" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_loc "/>
</bind>
</comp>

<comp id="1020" class="1005" name="arg2_r_1_loc_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="19"/>
<pin id="1022" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_1_loc "/>
</bind>
</comp>

<comp id="1026" class="1005" name="arg2_r_2_loc_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="19"/>
<pin id="1028" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_2_loc "/>
</bind>
</comp>

<comp id="1032" class="1005" name="arg2_r_3_loc_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="19"/>
<pin id="1034" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_3_loc "/>
</bind>
</comp>

<comp id="1038" class="1005" name="arg2_r_4_loc_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="19"/>
<pin id="1040" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_4_loc "/>
</bind>
</comp>

<comp id="1044" class="1005" name="arg2_r_5_loc_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="64" slack="19"/>
<pin id="1046" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_5_loc "/>
</bind>
</comp>

<comp id="1050" class="1005" name="arg2_r_6_loc_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="64" slack="19"/>
<pin id="1052" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_6_loc "/>
</bind>
</comp>

<comp id="1056" class="1005" name="arg2_r_7_loc_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="19"/>
<pin id="1058" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_7_loc "/>
</bind>
</comp>

<comp id="1062" class="1005" name="arg2_r_8_loc_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="19"/>
<pin id="1064" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_8_loc "/>
</bind>
</comp>

<comp id="1068" class="1005" name="arg1_r_loc_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="9"/>
<pin id="1070" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_loc "/>
</bind>
</comp>

<comp id="1074" class="1005" name="arg1_r_1_loc_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="64" slack="9"/>
<pin id="1076" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_loc "/>
</bind>
</comp>

<comp id="1080" class="1005" name="arg1_r_2_loc_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="64" slack="9"/>
<pin id="1082" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_loc "/>
</bind>
</comp>

<comp id="1086" class="1005" name="arg1_r_3_loc_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="9"/>
<pin id="1088" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_3_loc "/>
</bind>
</comp>

<comp id="1092" class="1005" name="arg1_r_4_loc_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="9"/>
<pin id="1094" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_4_loc "/>
</bind>
</comp>

<comp id="1098" class="1005" name="arg1_r_5_loc_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="9"/>
<pin id="1100" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_5_loc "/>
</bind>
</comp>

<comp id="1104" class="1005" name="arg1_r_6_loc_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="64" slack="9"/>
<pin id="1106" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_6_loc "/>
</bind>
</comp>

<comp id="1110" class="1005" name="arg1_r_7_loc_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="64" slack="9"/>
<pin id="1112" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_7_loc "/>
</bind>
</comp>

<comp id="1116" class="1005" name="arg1_r_8_loc_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="64" slack="9"/>
<pin id="1118" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_8_loc "/>
</bind>
</comp>

<comp id="1122" class="1005" name="trunc_ln22_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="61" slack="1"/>
<pin id="1124" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="trunc_ln29_1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="61" slack="11"/>
<pin id="1130" dir="1" index="1" bw="61" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="trunc_ln72_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="61" slack="24"/>
<pin id="1136" dir="1" index="1" bw="61" slack="24"/>
</pin_list>
<bind>
<opset="trunc_ln72_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="mem_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="64" slack="1"/>
<pin id="1142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1145" class="1005" name="mem_addr_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="64" slack="1"/>
<pin id="1147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="empty_31_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="63" slack="1"/>
<pin id="1206" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="empty_32_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="63" slack="1"/>
<pin id="1211" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="empty_33_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="63" slack="1"/>
<pin id="1216" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="empty_34_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="63" slack="1"/>
<pin id="1221" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="empty_35_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="63" slack="1"/>
<pin id="1226" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="empty_36_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="63" slack="1"/>
<pin id="1231" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="empty_37_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="63" slack="1"/>
<pin id="1236" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="empty_38_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="63" slack="1"/>
<pin id="1241" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="empty_39_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="1"/>
<pin id="1246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="trunc_ln60_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="58" slack="2"/>
<pin id="1251" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="trunc_ln60_4_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="70" slack="1"/>
<pin id="1257" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_4 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="add_ln61_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="58" slack="2"/>
<pin id="1262" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="add_ln61_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="add_ln62_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="58" slack="2"/>
<pin id="1268" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="trunc_ln63_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="58" slack="1"/>
<pin id="1273" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="trunc_ln60_8_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="70" slack="1"/>
<pin id="1278" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_8 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="out1_w_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="58" slack="1"/>
<pin id="1283" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="out1_w_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="58" slack="1"/>
<pin id="1288" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_4 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="out1_w_5_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="58" slack="1"/>
<pin id="1293" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_5 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="out1_w_6_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="58" slack="1"/>
<pin id="1298" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_6 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="trunc_ln67_1_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="58" slack="1"/>
<pin id="1303" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="mem_addr_2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="64" slack="3"/>
<pin id="1308" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="out1_w_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="58" slack="1"/>
<pin id="1313" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w "/>
</bind>
</comp>

<comp id="1316" class="1005" name="out1_w_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="58" slack="1"/>
<pin id="1318" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="out1_w_2_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="59" slack="1"/>
<pin id="1323" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_2 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="out1_w_7_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="58" slack="1"/>
<pin id="1328" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_7 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="out1_w_8_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="57" slack="1"/>
<pin id="1333" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="210" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="12" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="204" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="216" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="369"><net_src comp="0" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="365" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="276" pin=16"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="276" pin=15"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="276" pin=7"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="276" pin=5"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="276" pin=14"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="276" pin=13"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="276" pin=12"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="276" pin=11"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="276" pin=10"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="276" pin=9"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="276" pin=18"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="276" pin=17"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="276" pin=26"/></net>

<net id="462"><net_src comp="442" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="276" pin=25"/></net>

<net id="467"><net_src comp="438" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="276" pin=24"/></net>

<net id="472"><net_src comp="434" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="276" pin=23"/></net>

<net id="477"><net_src comp="430" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="276" pin=22"/></net>

<net id="482"><net_src comp="426" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="276" pin=21"/></net>

<net id="487"><net_src comp="418" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="276" pin=20"/></net>

<net id="492"><net_src comp="422" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="276" pin=19"/></net>

<net id="498"><net_src comp="418" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="10" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="276" pin=27"/></net>

<net id="513"><net_src comp="501" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="501" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="30" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="32" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="504" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="28" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="30" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="507" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="28" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="32" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="567"><net_src comp="504" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="34" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="501" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="30" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="36" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="582"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="507" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="34" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="528" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="30" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="36" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="602"><net_src comp="588" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="584" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="548" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="30" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="633"><net_src comp="614" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="30" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="32" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="635" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="617" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="28" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="32" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="620" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="28" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="30" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="32" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="675" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="623" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="28" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="30" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="32" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="614" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="617" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="34" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="629" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="30" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="36" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="732"><net_src comp="718" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="714" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="620" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="34" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="649" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="30" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="36" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="752"><net_src comp="738" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="734" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="623" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="34" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="669" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="30" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="36" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="772"><net_src comp="758" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="754" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="34" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="689" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="30" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="36" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="791"><net_src comp="0" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="787" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="807"><net_src comp="794" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="815"><net_src comp="28" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="30" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="32" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="822"><net_src comp="809" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="797" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="819" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="835"><net_src comp="34" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="823" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="40" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="42" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="843"><net_src comp="829" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="839" pin="2"/><net_sink comp="316" pin=3"/></net>

<net id="854"><net_src comp="44" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="823" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="40" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="32" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="861"><net_src comp="848" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="845" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="874"><net_src comp="46" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="30" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="48" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="881"><net_src comp="868" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="868" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="886" pin="2"/><net_sink comp="316" pin=4"/></net>

<net id="899"><net_src comp="878" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="50" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="895" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="909"><net_src comp="30" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="910"><net_src comp="52" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="914"><net_src comp="901" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="911" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="915" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="928"><net_src comp="922" pin="2"/><net_sink comp="316" pin=5"/></net>

<net id="932"><net_src comp="794" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="938"><net_src comp="933" pin="2"/><net_sink comp="316" pin=10"/></net>

<net id="942"><net_src comp="797" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="949"><net_src comp="54" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="803" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="30" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="42" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="957"><net_src comp="943" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="939" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="959"><net_src comp="953" pin="2"/><net_sink comp="316" pin=11"/></net>

<net id="963"><net_src comp="96" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="276" pin=36"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="969"><net_src comp="100" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="276" pin=35"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="975"><net_src comp="104" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="276" pin=34"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="981"><net_src comp="108" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="276" pin=33"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="987"><net_src comp="112" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="276" pin=32"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="993"><net_src comp="116" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="276" pin=31"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="999"><net_src comp="120" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="276" pin=30"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1005"><net_src comp="124" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="276" pin=29"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1011"><net_src comp="128" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="276" pin=28"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1017"><net_src comp="132" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="260" pin=11"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1023"><net_src comp="136" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="260" pin=10"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1029"><net_src comp="140" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="260" pin=9"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1035"><net_src comp="144" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="260" pin=8"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1041"><net_src comp="148" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="260" pin=7"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1047"><net_src comp="152" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1053"><net_src comp="156" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="260" pin=5"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1059"><net_src comp="160" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1065"><net_src comp="164" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1071"><net_src comp="168" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1077"><net_src comp="172" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1083"><net_src comp="176" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1089"><net_src comp="180" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1095"><net_src comp="184" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="244" pin=7"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1101"><net_src comp="188" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1107"><net_src comp="192" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1113"><net_src comp="196" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1119"><net_src comp="200" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1125"><net_src comp="332" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1131"><net_src comp="342" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1137"><net_src comp="352" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1143"><net_src comp="365" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1148"><net_src comp="375" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1207"><net_src comp="454" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="276" pin=26"/></net>

<net id="1212"><net_src comp="459" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="276" pin=25"/></net>

<net id="1217"><net_src comp="464" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="276" pin=24"/></net>

<net id="1222"><net_src comp="469" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="276" pin=23"/></net>

<net id="1227"><net_src comp="474" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="276" pin=22"/></net>

<net id="1232"><net_src comp="479" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="276" pin=21"/></net>

<net id="1237"><net_src comp="484" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="276" pin=20"/></net>

<net id="1242"><net_src comp="489" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="276" pin=19"/></net>

<net id="1247"><net_src comp="494" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="276" pin=27"/></net>

<net id="1252"><net_src comp="510" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1258"><net_src comp="554" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1263"><net_src comp="578" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1269"><net_src comp="598" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1274"><net_src comp="604" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1279"><net_src comp="695" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1284"><net_src comp="709" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="1289"><net_src comp="728" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="316" pin=7"/></net>

<net id="1294"><net_src comp="748" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="316" pin=8"/></net>

<net id="1299"><net_src comp="768" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="316" pin=9"/></net>

<net id="1304"><net_src comp="774" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1309"><net_src comp="787" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1314"><net_src comp="839" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="1319"><net_src comp="886" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="1324"><net_src comp="922" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="1329"><net_src comp="933" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="316" pin=10"/></net>

<net id="1334"><net_src comp="953" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="316" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {25 26 27 28 29 30 31 32 }
 - Input state : 
	Port: test : mem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: test : out1 | {1 }
	Port: test : arg1 | {1 }
	Port: test : arg2 | {1 }
  - Chain level:
	State 1
	State 2
		mem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mem_addr_1 : 1
		empty_30 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_31 : 1
		empty_32 : 1
		empty_33 : 1
		empty_34 : 1
		empty_35 : 1
		empty_36 : 1
		empty_37 : 1
		empty_38 : 1
		empty_39 : 1
		call_ln0 : 2
	State 23
	State 24
		trunc_ln60 : 1
		trunc_ln60_2 : 1
		sext_ln60 : 2
		add_ln60 : 3
		trunc_ln60_3 : 4
		sext_ln60_1 : 5
		add_ln60_1 : 6
		trunc_ln60_4 : 7
		trunc_ln61 : 1
		trunc_ln61_3 : 1
		add_ln61_1 : 2
		trunc_ln62 : 1
		trunc_ln62_2 : 4
		add_ln62_1 : 5
		trunc_ln63_1 : 7
	State 25
		add_ln60_2 : 1
		trunc_ln60_5 : 2
		sext_ln60_3 : 3
		add_ln60_3 : 4
		trunc_ln60_6 : 5
		sext_ln60_4 : 6
		add_ln60_4 : 7
		trunc_ln60_7 : 8
		sext_ln60_5 : 9
		add_ln60_5 : 10
		trunc_ln60_8 : 11
		trunc_ln63 : 1
		out1_w_3 : 2
		trunc_ln64 : 1
		trunc_ln64_1 : 2
		out1_w_4 : 3
		trunc_ln65 : 1
		trunc_ln65_1 : 5
		out1_w_5 : 6
		trunc_ln66 : 1
		trunc_ln66_1 : 8
		out1_w_6 : 9
		trunc_ln67_1 : 11
		mem_addr_2 : 1
		empty_40 : 2
	State 26
		add_ln60_6 : 1
		trunc_ln60_9 : 2
		sext_ln60_7 : 3
		add_ln60_7 : 4
		trunc_ln60_1 : 5
		out1_w : 6
		trunc_ln3 : 5
		sext_ln61 : 6
		add_ln61 : 7
		trunc_ln61_1 : 8
		sext_ln61_1 : 9
		sext_ln61_2 : 9
		out1_w_1 : 10
		add_ln62 : 10
		tmp : 11
		sext_ln62 : 12
		zext_ln62_1 : 13
		out1_w_2 : 14
		trunc_ln67 : 1
		out1_w_7 : 2
		trunc_ln68 : 1
		trunc_ln68_1 : 2
		out1_w_8 : 3
		call_ln72 : 15
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|          |   grp_test_Pipeline_ARRAY_1_READ_fu_244  |    0    |   648   |    24   |
|   call   |   grp_test_Pipeline_ARRAY_2_READ_fu_260  |    0    |   648   |    24   |
|          | grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |   752   |   5412  |  20026  |
|          |   grp_test_Pipeline_ARRAY_WRITE_fu_316   |    0    |   127   |    73   |
|----------|------------------------------------------|---------|---------|---------|
|          |              add_ln60_fu_528             |    0    |    0    |   135   |
|          |             add_ln60_1_fu_548            |    0    |    0    |   135   |
|          |             add_ln61_1_fu_578            |    0    |    0    |    65   |
|          |             add_ln62_1_fu_598            |    0    |    0    |    65   |
|          |             add_ln60_2_fu_629            |    0    |    0    |   135   |
|          |             add_ln60_3_fu_649            |    0    |    0    |   135   |
|          |             add_ln60_4_fu_669            |    0    |    0    |   135   |
|          |             add_ln60_5_fu_689            |    0    |    0    |   135   |
|          |              out1_w_3_fu_709             |    0    |    0    |    65   |
|          |              out1_w_4_fu_728             |    0    |    0    |    65   |
|    add   |              out1_w_5_fu_748             |    0    |    0    |    65   |
|          |              out1_w_6_fu_768             |    0    |    0    |    65   |
|          |             add_ln60_6_fu_803            |    0    |    0    |   135   |
|          |             add_ln60_7_fu_823            |    0    |    0    |   135   |
|          |               out1_w_fu_839              |    0    |    0    |    65   |
|          |              add_ln61_fu_862             |    0    |    0    |    78   |
|          |              out1_w_1_fu_886             |    0    |    0    |    65   |
|          |              add_ln62_fu_895             |    0    |    0    |    65   |
|          |              out1_w_2_fu_922             |    0    |    0    |    65   |
|          |              out1_w_7_fu_933             |    0    |    0    |    65   |
|          |              out1_w_8_fu_953             |    0    |    0    |    64   |
|----------|------------------------------------------|---------|---------|---------|
|          |           arg2_read_read_fu_204          |    0    |    0    |    0    |
|   read   |           arg1_read_read_fu_210          |    0    |    0    |    0    |
|          |           out1_read_read_fu_216          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|  readreq |            grp_readreq_fu_222            |    0    |    0    |    0    |
|          |            grp_readreq_fu_229            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_236           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |            trunc_ln22_1_fu_332           |    0    |    0    |    0    |
|          |            trunc_ln29_1_fu_342           |    0    |    0    |    0    |
|          |            trunc_ln72_1_fu_352           |    0    |    0    |    0    |
|          |            trunc_ln60_2_fu_514           |    0    |    0    |    0    |
|          |            trunc_ln60_3_fu_534           |    0    |    0    |    0    |
|          |            trunc_ln60_4_fu_554           |    0    |    0    |    0    |
|          |            trunc_ln61_3_fu_568           |    0    |    0    |    0    |
|          |            trunc_ln62_2_fu_588           |    0    |    0    |    0    |
|          |            trunc_ln63_1_fu_604           |    0    |    0    |    0    |
|          |            trunc_ln60_5_fu_635           |    0    |    0    |    0    |
|          |            trunc_ln60_6_fu_655           |    0    |    0    |    0    |
|partselect|            trunc_ln60_7_fu_675           |    0    |    0    |    0    |
|          |            trunc_ln60_8_fu_695           |    0    |    0    |    0    |
|          |            trunc_ln64_1_fu_718           |    0    |    0    |    0    |
|          |            trunc_ln65_1_fu_738           |    0    |    0    |    0    |
|          |            trunc_ln66_1_fu_758           |    0    |    0    |    0    |
|          |            trunc_ln67_1_fu_774           |    0    |    0    |    0    |
|          |            trunc_ln60_9_fu_809           |    0    |    0    |    0    |
|          |            trunc_ln60_1_fu_829           |    0    |    0    |    0    |
|          |             trunc_ln3_fu_848             |    0    |    0    |    0    |
|          |            trunc_ln61_1_fu_868           |    0    |    0    |    0    |
|          |                tmp_fu_901                |    0    |    0    |    0    |
|          |            trunc_ln68_1_fu_943           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             sext_ln22_fu_362             |    0    |    0    |    0    |
|          |             sext_ln29_fu_372             |    0    |    0    |    0    |
|          |             sext_ln60_fu_524             |    0    |    0    |    0    |
|          |            sext_ln60_1_fu_544            |    0    |    0    |    0    |
|          |            sext_ln60_2_fu_626            |    0    |    0    |    0    |
|          |            sext_ln60_3_fu_645            |    0    |    0    |    0    |
|          |            sext_ln60_4_fu_665            |    0    |    0    |    0    |
|   sext   |            sext_ln60_5_fu_685            |    0    |    0    |    0    |
|          |             sext_ln72_fu_784             |    0    |    0    |    0    |
|          |            sext_ln60_6_fu_800            |    0    |    0    |    0    |
|          |            sext_ln60_7_fu_819            |    0    |    0    |    0    |
|          |             sext_ln61_fu_858             |    0    |    0    |    0    |
|          |            sext_ln61_1_fu_878            |    0    |    0    |    0    |
|          |            sext_ln61_2_fu_882            |    0    |    0    |    0    |
|          |             sext_ln62_fu_911             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |              empty_31_fu_454             |    0    |    0    |    0    |
|          |              empty_32_fu_459             |    0    |    0    |    0    |
|          |              empty_33_fu_464             |    0    |    0    |    0    |
|          |              empty_34_fu_469             |    0    |    0    |    0    |
|          |              empty_35_fu_474             |    0    |    0    |    0    |
|          |              empty_36_fu_479             |    0    |    0    |    0    |
|          |              empty_37_fu_484             |    0    |    0    |    0    |
|          |              empty_38_fu_489             |    0    |    0    |    0    |
|   trunc  |             trunc_ln60_fu_510            |    0    |    0    |    0    |
|          |             trunc_ln61_fu_564            |    0    |    0    |    0    |
|          |             trunc_ln62_fu_584            |    0    |    0    |    0    |
|          |             trunc_ln63_fu_705            |    0    |    0    |    0    |
|          |             trunc_ln64_fu_714            |    0    |    0    |    0    |
|          |             trunc_ln65_fu_734            |    0    |    0    |    0    |
|          |             trunc_ln66_fu_754            |    0    |    0    |    0    |
|          |             trunc_ln67_fu_929            |    0    |    0    |    0    |
|          |             trunc_ln68_fu_939            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|    shl   |              empty_39_fu_494             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             zext_ln61_fu_845             |    0    |    0    |    0    |
|   zext   |             zext_ln62_fu_892             |    0    |    0    |    0    |
|          |            zext_ln62_1_fu_915            |    0    |    0    |    0    |
|          |            zext_ln62_2_fu_919            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |   752   |   6835  |  22084  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add32_2131_loc_reg_960 |   128  |
|  add59132_loc_reg_966  |   128  |
|add59_124133_loc_reg_972|   128  |
|add59_260134_loc_reg_978|   128  |
| add59_3135_loc_reg_984 |   128  |
| add59_4136_loc_reg_990 |   128  |
| add59_5137_loc_reg_996 |   128  |
| add59_6138_loc_reg_1002|   128  |
| add59_7139_loc_reg_1008|   128  |
|   add_ln61_1_reg_1260  |   58   |
|   add_ln62_1_reg_1266  |   58   |
|  arg1_r_1_loc_reg_1074 |   64   |
|  arg1_r_2_loc_reg_1080 |   64   |
|  arg1_r_3_loc_reg_1086 |   64   |
|  arg1_r_4_loc_reg_1092 |   64   |
|  arg1_r_5_loc_reg_1098 |   64   |
|  arg1_r_6_loc_reg_1104 |   64   |
|  arg1_r_7_loc_reg_1110 |   64   |
|  arg1_r_8_loc_reg_1116 |   64   |
|   arg1_r_loc_reg_1068  |   64   |
|  arg2_r_1_loc_reg_1020 |   64   |
|  arg2_r_2_loc_reg_1026 |   64   |
|  arg2_r_3_loc_reg_1032 |   64   |
|  arg2_r_4_loc_reg_1038 |   64   |
|  arg2_r_5_loc_reg_1044 |   64   |
|  arg2_r_6_loc_reg_1050 |   64   |
|  arg2_r_7_loc_reg_1056 |   64   |
|  arg2_r_8_loc_reg_1062 |   64   |
|   arg2_r_loc_reg_1014  |   64   |
|    empty_31_reg_1204   |   63   |
|    empty_32_reg_1209   |   63   |
|    empty_33_reg_1214   |   63   |
|    empty_34_reg_1219   |   63   |
|    empty_35_reg_1224   |   63   |
|    empty_36_reg_1229   |   63   |
|    empty_37_reg_1234   |   63   |
|    empty_38_reg_1239   |   63   |
|    empty_39_reg_1244   |   64   |
|   mem_addr_1_reg_1145  |   64   |
|   mem_addr_2_reg_1306  |   64   |
|    mem_addr_reg_1140   |   64   |
|    out1_w_1_reg_1316   |   58   |
|    out1_w_2_reg_1321   |   59   |
|    out1_w_3_reg_1281   |   58   |
|    out1_w_4_reg_1286   |   58   |
|    out1_w_5_reg_1291   |   58   |
|    out1_w_6_reg_1296   |   58   |
|    out1_w_7_reg_1326   |   58   |
|    out1_w_8_reg_1331   |   57   |
|     out1_w_reg_1311    |   58   |
|  trunc_ln22_1_reg_1122 |   61   |
|  trunc_ln29_1_reg_1128 |   61   |
|  trunc_ln60_4_reg_1255 |   70   |
|  trunc_ln60_8_reg_1276 |   70   |
|   trunc_ln60_reg_1249  |   58   |
|  trunc_ln63_1_reg_1271 |   58   |
|  trunc_ln67_1_reg_1301 |   58   |
|  trunc_ln72_1_reg_1134 |   61   |
+------------------------+--------+
|          Total         |  4199  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|            grp_readreq_fu_222            |  p1  |   2  |  64  |   128  ||    9    |
|            grp_readreq_fu_229            |  p1  |   2  |  64  |   128  ||    9    |
|           grp_writeresp_fu_236           |  p0  |   2  |   1  |    2   |
|           grp_writeresp_fu_236           |  p1  |   2  |  64  |   128  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p19 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p20 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p21 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p22 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p23 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p24 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p25 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p26 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_276 |  p27 |   2  |  64  |   128  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_316   |  p3  |   2  |  58  |   116  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_316   |  p4  |   2  |  58  |   116  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_316   |  p5  |   2  |  59  |   118  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_316   |  p10 |   2  |  58  |   116  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_316   |  p11 |   2  |  57  |   114  ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |  2102  ||  7.686  ||   153   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   752  |    -   |  6835  |  22084 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   153  |
|  Register |    -   |    -   |  4199  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   752  |    7   |  11034 |  22237 |
+-----------+--------+--------+--------+--------+
