// Seed: 1554399439
`define pp_4 0
`define pp_5 0
`define pp_6 0
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3
);
  assign id_2[1'b0] = 1'b0;
endmodule
