#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 31 11:00:20 2021
# Process ID: 18792
# Current directory: F:/Desk/Success Vivado/OEXP05/OExp05_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11412 F:\Desk\Success Vivado\OEXP05\OExp05_CPU\OExp05_CPU.xpr
# Log file: F:/Desk/Success Vivado/OEXP05/OExp05_CPU/vivado.log
# Journal file: F:/Desk/Success Vivado/OEXP05/OExp05_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.xpr}
INFO: [Project 1-313] Project file moved from 'F:/Desk/lab6/OExp05_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 869.355 ; gain = 111.031
update_compile_order -fileset sources_1
set_property top RSDP9 [current_fileset]
update_compile_order -fileset sources_1
file mkdir F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new
file mkdir F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new
file mkdir F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new
file mkdir F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new
file mkdir F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new
file mkdir {F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new}
close [ open {F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new/sim.v} w ]
add_files -fileset sim_1 {{F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sim_1/new/sim.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'OEXp05_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim/RISCV-DEMO9.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OEXp05_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/RSDP9/ALU_5359/ALU_5359.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_5359
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/Arraykeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arraykeys
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/DEBUG/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/Clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/DSEGIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSEGIO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/Disp2Hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disp2Hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/EnterT32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnterT32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/DEBUG/VGA/Font816.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FONT8_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/MIOBUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIOBUS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/IO/PIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCPU9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSCPU9
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSCU9
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/new/RSDP9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSDP9
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/DEBUG/VGA/VGATEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/RSDP9/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/DEBUG/VGA/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/new/OEXp05_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OEXp05_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 915.625 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ff1206c71c6743f9ba5f9aff85fa1e4f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot OEXp05_CPU_behav xil_defaultlib.OEXp05_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 10 for port addra [F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/new/OEXp05_CPU.v:118]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 10 for port ram_addr [F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.srcs/sources_1/new/OEXp05_CPU.v:148]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSCU9
Compiling module xil_defaultlib.ALU_5359
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.RSDP9
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RSCPU9
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MIOBUS
Compiling module xil_defaultlib.DSEGIO
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.Disp2Hex
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.PIO
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Clkdiv
Compiling module xil_defaultlib.Arraykeys
Compiling module xil_defaultlib.EnterT32
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111010...
Compiling module unisims_ver.RAMB16_S1(INIT_00=256'b011111101...
Compiling module xil_defaultlib.FONT8_16
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.VGA_TEST
Compiling module xil_defaultlib.OEXp05_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot OEXp05_CPU_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Desk/Success -notrace
couldn't read file "F:/Desk/Success": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 31 11:13:49 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 915.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/Success Vivado/OEXP05/OExp05_CPU/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OEXp05_CPU_behav -key {Behavioral:sim_1:Functional:OEXp05_CPU} -tclbatch {OEXp05_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source OEXp05_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module OEXp05_CPU.U3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OEXp05_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 943.781 ; gain = 28.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 31 11:17:57 2021...
