\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Memory Address Space layout}}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Central Processing Unit}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}The Core Pipeline}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Cache System}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Memory Interface}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {4}VGA Controller}{3}}
