{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 10:47:10 2013 " "Info: Processing started: Thu May 02 10:47:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off designtemplate -c designtemplate " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off designtemplate -c designtemplate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7SEG " "Info: Found entity 1: BCD7SEG" {  } { { "BCD7SEG.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/BCD7SEG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file int_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT_CLK_GEN-BEHAVORIAL " "Info: Found design unit 1: INT_CLK_GEN-BEHAVORIAL" {  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INT_CLK_GEN " "Info: Found entity 1: INT_CLK_GEN" {  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designtemplate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file designtemplate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 designtemplate " "Info: Found entity 1: designtemplate" {  } { { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "designtemplate " "Info: Elaborating entity \"designtemplate\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7SEG BCD7SEG:BCD7SEG_1 " "Info: Elaborating entity \"BCD7SEG\" for hierarchy \"BCD7SEG:BCD7SEG_1\"" {  } { { "designtemplate.bdf" "BCD7SEG_1" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 120 808 928 280 "BCD7SEG_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 BCD7SEG:BCD7SEG_1\|lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\"" {  } { { "BCD7SEG.bdf" "inst" { Schematic "Z:/ENGN3050/tutorial3/BCD7SEG.bdf" { { 136 280 368 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Info: Parameter \"lpm_size\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Info: Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mux.tdf" "external_latency_ffs" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "lpm_mux0.vhd" "" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\"" {  } { { "lpm_mux.tdf" "\$00009" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009 BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"BCD7SEG:BCD7SEG_1\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "lpm_mux0.vhd" "" { Text "Z:/ENGN3050/tutorial3/lpm_mux0.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_CLK_GEN INT_CLK_GEN:INT_CLK_GEN_1 " "Info: Elaborating entity \"INT_CLK_GEN\" for hierarchy \"INT_CLK_GEN:INT_CLK_GEN_1\"" {  } { { "designtemplate.bdf" "INT_CLK_GEN_1" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 80 280 432 176 "INT_CLK_GEN_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "INT_CLK_GEN:INT_CLK_GEN_1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"INT_CLK_GEN:INT_CLK_GEN_1\|Add0\"" {  } { { "INT_CLK_GEN.vhd" "Add0" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\] INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:oflow_node INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|look_add:look_ahead_unit INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "24 " "Info: Ignored 24 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "24 " "Info: Ignored 24 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK_Y " "Info: Promoted clock signal driven by pin \"CLK_Y\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Info: Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "38 " "Info: Implemented 38 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Info: Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 10:47:26 2013 " "Info: Processing ended: Thu May 02 10:47:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
