[board]
type=System
children=cache_hierarchy clk_domain dvfs_handler iobus memory pc processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:3221225472 3221225472:3222274048
memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=O3/readfile
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=ruby_system
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.ruby_system]
type=RubySystem
children=directory_controllers0 directory_controllers1 dma_controllers0 dma_controllers1 l1_controllers0 l1_controllers1 l2_controllers network power_state sys_port_proxy
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=board.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=64
num_of_sequencers=4
number_of_virtual_networks=3
phys_mem=Null
power_model=
power_state=board.cache_hierarchy.ruby_system.power_state
randomization=false
system=board

[board.cache_hierarchy.ruby_system.directory_controllers0]
type=Directory_Controller
children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
addr_ranges=0:3221225472:0:64
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
directory=board.cache_hierarchy.ruby_system.directory_controllers0.directory
directory_latency=6
downstream_destinations=
eventq_index=0
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.directory_controllers0.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir
requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory
responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir
responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory
responseToDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_mem_ctrl_latency=1
transitions_per_cycle=32
upstream_destinations=
version=0
memory_out_port=board.memory.mem_ctrl0.port

[board.cache_hierarchy.ruby_system.directory_controllers0.directory]
type=RubyDirectoryMemory
addr_ranges=0:3221225472:0:64
eventq_index=0

[board.cache_hierarchy.ruby_system.directory_controllers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[7]

[board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[9]

[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[8]

[board.cache_hierarchy.ruby_system.directory_controllers1]
type=Directory_Controller
children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
addr_ranges=0:3221225472:1:64
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
directory=board.cache_hierarchy.ruby_system.directory_controllers1.directory
directory_latency=6
downstream_destinations=
eventq_index=0
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.directory_controllers1.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir
requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory
responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir
responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory
responseToDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_mem_ctrl_latency=1
transitions_per_cycle=32
upstream_destinations=
version=1
memory_out_port=board.memory.mem_ctrl1.port

[board.cache_hierarchy.ruby_system.directory_controllers1.directory]
type=RubyDirectoryMemory
addr_ranges=0:3221225472:1:64
eventq_index=0

[board.cache_hierarchy.ruby_system.directory_controllers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[9]

[board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[10]

[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[10]

[board.cache_hierarchy.ruby_system.dma_controllers0]
type=DMA_Controller
children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer
downstream_destinations=
eventq_index=0
mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.dma_controllers0.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir
request_latency=6
responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
transitions_per_cycle=32
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer]
type=DMASequencer
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
max_outstanding_requests=64
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.pc.south_bridge.ide.dma

[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.dma_controllers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[11]

[board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[11]

[board.cache_hierarchy.ruby_system.dma_controllers1]
type=DMA_Controller
children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer
downstream_destinations=
eventq_index=0
mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.dma_controllers1.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir
request_latency=6
responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
transitions_per_cycle=32
upstream_destinations=
version=1

[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer]
type=DMASequencer
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
max_outstanding_requests=64
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=1
in_ports=board.iobus.mem_side_ports[17]

[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.dma_controllers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[12]

[board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[12]

[board.cache_hierarchy.ruby_system.l1_controllers0]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers0.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.processor.start0.core.icache_port board.processor.start0.core.dcache_port board.processor.start0.core.mmu.itb.walker.port board.processor.start0.core.mmu.dtb.walker.port board.processor.start0.core.interrupts.int_requestor
interrupt_out_port=board.processor.start0.core.interrupts.pio board.processor.start0.core.interrupts.int_responder
mem_request_port=board.iobus.cpu_side_ports[2]
pio_request_port=board.iobus.cpu_side_ports[1]
pio_response_port=board.iobus.mem_side_ports[15]

[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[2]

[board.cache_hierarchy.ruby_system.l1_controllers1]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers1.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache
upstream_destinations=
version=1

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[3]

[board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[2]

[board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[4]

[board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[3]

[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=1
in_ports=board.processor.start1.core.icache_port board.processor.start1.core.dcache_port board.processor.start1.core.mmu.itb.walker.port board.processor.start1.core.mmu.dtb.walker.port board.processor.start1.core.interrupts.int_requestor
interrupt_out_port=board.processor.start1.core.interrupts.pio board.processor.start1.core.interrupts.int_responder
mem_request_port=board.iobus.cpu_side_ports[4]
pio_request_port=board.iobus.cpu_side_ports[3]
pio_response_port=board.iobus.mem_side_ports[16]

[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[5]

[board.cache_hierarchy.ruby_system.l2_controllers]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[6]

[board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[7]

[board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[5]

[board.cache_hierarchy.ruby_system.l2_controllers.L2cache]
type=RubyCache
children=replacement_policy
assoc=16
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=262144
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[board.cache_hierarchy.ruby_system.l2_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[8]

[board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[6]

[board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[4]

[board.cache_hierarchy.ruby_system.network]
type=SimpleNetwork
children=ext_links0 ext_links1 ext_links2 ext_links3 ext_links4 ext_links5 ext_links6 int_links00 int_links01 int_links02 int_links03 int_links04 int_links05 int_links06 int_links07 int_links08 int_links09 int_links10 int_links11 int_links12 int_links13 int_links14 int_links15 int_links16 int_links17 int_links18 int_links19 int_links20 int_links21 int_links22 int_links23 int_links24 int_links25 int_links26 int_links27 int_links28 int_links29 int_links30 int_links31 int_links32 int_links33 int_links34 int_links35 int_links36 int_links37 int_links38 int_links39 int_links40 int_links41 power_state routers0 routers1 routers2 routers3 routers4 routers5 routers6
buffer_size=0
clk_domain=board.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=board.cache_hierarchy.ruby_system.network.ext_links0 board.cache_hierarchy.ruby_system.network.ext_links1 board.cache_hierarchy.ruby_system.network.ext_links2 board.cache_hierarchy.ruby_system.network.ext_links3 board.cache_hierarchy.ruby_system.network.ext_links4 board.cache_hierarchy.ruby_system.network.ext_links5 board.cache_hierarchy.ruby_system.network.ext_links6
int_links=board.cache_hierarchy.ruby_system.network.int_links00 board.cache_hierarchy.ruby_system.network.int_links01 board.cache_hierarchy.ruby_system.network.int_links02 board.cache_hierarchy.ruby_system.network.int_links03 board.cache_hierarchy.ruby_system.network.int_links04 board.cache_hierarchy.ruby_system.network.int_links05 board.cache_hierarchy.ruby_system.network.int_links06 board.cache_hierarchy.ruby_system.network.int_links07 board.cache_hierarchy.ruby_system.network.int_links08 board.cache_hierarchy.ruby_system.network.int_links09 board.cache_hierarchy.ruby_system.network.int_links10 board.cache_hierarchy.ruby_system.network.int_links11 board.cache_hierarchy.ruby_system.network.int_links12 board.cache_hierarchy.ruby_system.network.int_links13 board.cache_hierarchy.ruby_system.network.int_links14 board.cache_hierarchy.ruby_system.network.int_links15 board.cache_hierarchy.ruby_system.network.int_links16 board.cache_hierarchy.ruby_system.network.int_links17 board.cache_hierarchy.ruby_system.network.int_links18 board.cache_hierarchy.ruby_system.network.int_links19 board.cache_hierarchy.ruby_system.network.int_links20 board.cache_hierarchy.ruby_system.network.int_links21 board.cache_hierarchy.ruby_system.network.int_links22 board.cache_hierarchy.ruby_system.network.int_links23 board.cache_hierarchy.ruby_system.network.int_links24 board.cache_hierarchy.ruby_system.network.int_links25 board.cache_hierarchy.ruby_system.network.int_links26 board.cache_hierarchy.ruby_system.network.int_links27 board.cache_hierarchy.ruby_system.network.int_links28 board.cache_hierarchy.ruby_system.network.int_links29 board.cache_hierarchy.ruby_system.network.int_links30 board.cache_hierarchy.ruby_system.network.int_links31 board.cache_hierarchy.ruby_system.network.int_links32 board.cache_hierarchy.ruby_system.network.int_links33 board.cache_hierarchy.ruby_system.network.int_links34 board.cache_hierarchy.ruby_system.network.int_links35 board.cache_hierarchy.ruby_system.network.int_links36 board.cache_hierarchy.ruby_system.network.int_links37 board.cache_hierarchy.ruby_system.network.int_links38 board.cache_hierarchy.ruby_system.network.int_links39 board.cache_hierarchy.ruby_system.network.int_links40 board.cache_hierarchy.ruby_system.network.int_links41
netifs=
number_of_virtual_networks=3
physical_vnets_bandwidth=
physical_vnets_channels=
power_model=
power_state=board.cache_hierarchy.ruby_system.network.power_state
routers=board.cache_hierarchy.ruby_system.network.routers0 board.cache_hierarchy.ruby_system.network.routers1 board.cache_hierarchy.ruby_system.network.routers2 board.cache_hierarchy.ruby_system.network.routers3 board.cache_hierarchy.ruby_system.network.routers4 board.cache_hierarchy.ruby_system.network.routers5 board.cache_hierarchy.ruby_system.network.routers6
ruby_system=board.cache_hierarchy.ruby_system
topology=Not Specified
in_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.out_port board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.out_port board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.out_port board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir.out_port
out_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.in_port board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.in_port board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir.in_port

[board.cache_hierarchy.ruby_system.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers0
int_node=board.cache_hierarchy.ruby_system.network.routers0
latency=1
link_id=0
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers1
int_node=board.cache_hierarchy.ruby_system.network.routers1
latency=1
link_id=1
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers
int_node=board.cache_hierarchy.ruby_system.network.routers2
latency=1
link_id=2
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links3]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.directory_controllers0
int_node=board.cache_hierarchy.ruby_system.network.routers3
latency=1
link_id=3
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links4]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.directory_controllers1
int_node=board.cache_hierarchy.ruby_system.network.routers4
latency=1
link_id=4
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links5]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.dma_controllers0
int_node=board.cache_hierarchy.ruby_system.network.routers5
latency=1
link_id=5
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links6]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.dma_controllers1
int_node=board.cache_hierarchy.ruby_system.network.routers6
latency=1
link_id=6
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links00]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links00.buffers0 board.cache_hierarchy.ruby_system.network.int_links00.buffers1 board.cache_hierarchy.ruby_system.network.int_links00.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=1
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links00.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links00.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links00.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links01]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links01.buffers0 board.cache_hierarchy.ruby_system.network.int_links01.buffers1 board.cache_hierarchy.ruby_system.network.int_links01.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=2
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links01.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links01.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links01.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links02]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links02.buffers0 board.cache_hierarchy.ruby_system.network.int_links02.buffers1 board.cache_hierarchy.ruby_system.network.int_links02.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers3
eventq_index=0
latency=1
link_id=3
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links02.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links02.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links02.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links03]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links03.buffers0 board.cache_hierarchy.ruby_system.network.int_links03.buffers1 board.cache_hierarchy.ruby_system.network.int_links03.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers4
eventq_index=0
latency=1
link_id=4
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links03.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links03.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links03.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links04]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links04.buffers0 board.cache_hierarchy.ruby_system.network.int_links04.buffers1 board.cache_hierarchy.ruby_system.network.int_links04.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers5
eventq_index=0
latency=1
link_id=5
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links04.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links04.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links04.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links05]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links05.buffers0 board.cache_hierarchy.ruby_system.network.int_links05.buffers1 board.cache_hierarchy.ruby_system.network.int_links05.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers6
eventq_index=0
latency=1
link_id=6
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links05.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links05.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links05.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links06]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links06.buffers0 board.cache_hierarchy.ruby_system.network.int_links06.buffers1 board.cache_hierarchy.ruby_system.network.int_links06.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=7
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links06.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links06.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links06.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links07]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links07.buffers0 board.cache_hierarchy.ruby_system.network.int_links07.buffers1 board.cache_hierarchy.ruby_system.network.int_links07.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=8
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links07.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links07.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links07.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links08]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links08.buffers0 board.cache_hierarchy.ruby_system.network.int_links08.buffers1 board.cache_hierarchy.ruby_system.network.int_links08.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers3
eventq_index=0
latency=1
link_id=9
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links08.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links08.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links08.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links09]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links09.buffers0 board.cache_hierarchy.ruby_system.network.int_links09.buffers1 board.cache_hierarchy.ruby_system.network.int_links09.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers4
eventq_index=0
latency=1
link_id=10
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links09.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links09.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links09.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links10]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links10.buffers0 board.cache_hierarchy.ruby_system.network.int_links10.buffers1 board.cache_hierarchy.ruby_system.network.int_links10.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers5
eventq_index=0
latency=1
link_id=11
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links10.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links10.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links10.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links11]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links11.buffers0 board.cache_hierarchy.ruby_system.network.int_links11.buffers1 board.cache_hierarchy.ruby_system.network.int_links11.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers6
eventq_index=0
latency=1
link_id=12
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links11.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links11.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links11.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links12]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links12.buffers0 board.cache_hierarchy.ruby_system.network.int_links12.buffers1 board.cache_hierarchy.ruby_system.network.int_links12.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=13
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links12.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links12.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links12.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links13]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links13.buffers0 board.cache_hierarchy.ruby_system.network.int_links13.buffers1 board.cache_hierarchy.ruby_system.network.int_links13.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=14
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links13.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links13.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links13.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links14]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links14.buffers0 board.cache_hierarchy.ruby_system.network.int_links14.buffers1 board.cache_hierarchy.ruby_system.network.int_links14.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers3
eventq_index=0
latency=1
link_id=15
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links14.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links14.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links14.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links15]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links15.buffers0 board.cache_hierarchy.ruby_system.network.int_links15.buffers1 board.cache_hierarchy.ruby_system.network.int_links15.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers4
eventq_index=0
latency=1
link_id=16
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links15.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links15.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links15.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links16]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links16.buffers0 board.cache_hierarchy.ruby_system.network.int_links16.buffers1 board.cache_hierarchy.ruby_system.network.int_links16.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers5
eventq_index=0
latency=1
link_id=17
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links16.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links16.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links16.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links17]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links17.buffers0 board.cache_hierarchy.ruby_system.network.int_links17.buffers1 board.cache_hierarchy.ruby_system.network.int_links17.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers6
eventq_index=0
latency=1
link_id=18
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links17.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links17.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links17.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links18]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links18.buffers0 board.cache_hierarchy.ruby_system.network.int_links18.buffers1 board.cache_hierarchy.ruby_system.network.int_links18.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=19
src_node=board.cache_hierarchy.ruby_system.network.routers3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links18.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links18.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links18.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links19]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links19.buffers0 board.cache_hierarchy.ruby_system.network.int_links19.buffers1 board.cache_hierarchy.ruby_system.network.int_links19.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=20
src_node=board.cache_hierarchy.ruby_system.network.routers3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links19.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links19.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links19.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links20]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links20.buffers0 board.cache_hierarchy.ruby_system.network.int_links20.buffers1 board.cache_hierarchy.ruby_system.network.int_links20.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=21
src_node=board.cache_hierarchy.ruby_system.network.routers3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links20.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links20.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links20.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links21]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links21.buffers0 board.cache_hierarchy.ruby_system.network.int_links21.buffers1 board.cache_hierarchy.ruby_system.network.int_links21.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers4
eventq_index=0
latency=1
link_id=22
src_node=board.cache_hierarchy.ruby_system.network.routers3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links21.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links21.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links21.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links22]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links22.buffers0 board.cache_hierarchy.ruby_system.network.int_links22.buffers1 board.cache_hierarchy.ruby_system.network.int_links22.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers5
eventq_index=0
latency=1
link_id=23
src_node=board.cache_hierarchy.ruby_system.network.routers3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links22.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links22.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links22.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links23]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links23.buffers0 board.cache_hierarchy.ruby_system.network.int_links23.buffers1 board.cache_hierarchy.ruby_system.network.int_links23.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers6
eventq_index=0
latency=1
link_id=24
src_node=board.cache_hierarchy.ruby_system.network.routers3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links23.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links23.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links23.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links24]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links24.buffers0 board.cache_hierarchy.ruby_system.network.int_links24.buffers1 board.cache_hierarchy.ruby_system.network.int_links24.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=25
src_node=board.cache_hierarchy.ruby_system.network.routers4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links24.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links24.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links24.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links25]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links25.buffers0 board.cache_hierarchy.ruby_system.network.int_links25.buffers1 board.cache_hierarchy.ruby_system.network.int_links25.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=26
src_node=board.cache_hierarchy.ruby_system.network.routers4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links25.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links25.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links25.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links26]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links26.buffers0 board.cache_hierarchy.ruby_system.network.int_links26.buffers1 board.cache_hierarchy.ruby_system.network.int_links26.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=27
src_node=board.cache_hierarchy.ruby_system.network.routers4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links26.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links26.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links26.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links27]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links27.buffers0 board.cache_hierarchy.ruby_system.network.int_links27.buffers1 board.cache_hierarchy.ruby_system.network.int_links27.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers3
eventq_index=0
latency=1
link_id=28
src_node=board.cache_hierarchy.ruby_system.network.routers4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links27.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links27.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links27.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links28]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links28.buffers0 board.cache_hierarchy.ruby_system.network.int_links28.buffers1 board.cache_hierarchy.ruby_system.network.int_links28.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers5
eventq_index=0
latency=1
link_id=29
src_node=board.cache_hierarchy.ruby_system.network.routers4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links28.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links28.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links28.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links29]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links29.buffers0 board.cache_hierarchy.ruby_system.network.int_links29.buffers1 board.cache_hierarchy.ruby_system.network.int_links29.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers6
eventq_index=0
latency=1
link_id=30
src_node=board.cache_hierarchy.ruby_system.network.routers4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links29.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links29.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links29.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links30]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links30.buffers0 board.cache_hierarchy.ruby_system.network.int_links30.buffers1 board.cache_hierarchy.ruby_system.network.int_links30.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=31
src_node=board.cache_hierarchy.ruby_system.network.routers5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links30.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links30.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links30.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links31]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links31.buffers0 board.cache_hierarchy.ruby_system.network.int_links31.buffers1 board.cache_hierarchy.ruby_system.network.int_links31.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=32
src_node=board.cache_hierarchy.ruby_system.network.routers5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links31.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links31.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links31.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links32]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links32.buffers0 board.cache_hierarchy.ruby_system.network.int_links32.buffers1 board.cache_hierarchy.ruby_system.network.int_links32.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=33
src_node=board.cache_hierarchy.ruby_system.network.routers5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links32.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links32.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links32.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links33]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links33.buffers0 board.cache_hierarchy.ruby_system.network.int_links33.buffers1 board.cache_hierarchy.ruby_system.network.int_links33.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers3
eventq_index=0
latency=1
link_id=34
src_node=board.cache_hierarchy.ruby_system.network.routers5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links33.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links33.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links33.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links34]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links34.buffers0 board.cache_hierarchy.ruby_system.network.int_links34.buffers1 board.cache_hierarchy.ruby_system.network.int_links34.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers4
eventq_index=0
latency=1
link_id=35
src_node=board.cache_hierarchy.ruby_system.network.routers5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links34.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links34.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links34.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links35]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links35.buffers0 board.cache_hierarchy.ruby_system.network.int_links35.buffers1 board.cache_hierarchy.ruby_system.network.int_links35.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers6
eventq_index=0
latency=1
link_id=36
src_node=board.cache_hierarchy.ruby_system.network.routers5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links35.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links35.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links35.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links36]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links36.buffers0 board.cache_hierarchy.ruby_system.network.int_links36.buffers1 board.cache_hierarchy.ruby_system.network.int_links36.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=37
src_node=board.cache_hierarchy.ruby_system.network.routers6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links36.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links36.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links36.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links37]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links37.buffers0 board.cache_hierarchy.ruby_system.network.int_links37.buffers1 board.cache_hierarchy.ruby_system.network.int_links37.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=38
src_node=board.cache_hierarchy.ruby_system.network.routers6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links37.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links37.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links37.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links38]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links38.buffers0 board.cache_hierarchy.ruby_system.network.int_links38.buffers1 board.cache_hierarchy.ruby_system.network.int_links38.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=39
src_node=board.cache_hierarchy.ruby_system.network.routers6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links38.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links38.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links38.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links39]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links39.buffers0 board.cache_hierarchy.ruby_system.network.int_links39.buffers1 board.cache_hierarchy.ruby_system.network.int_links39.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers3
eventq_index=0
latency=1
link_id=40
src_node=board.cache_hierarchy.ruby_system.network.routers6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links39.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links39.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links39.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links40]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links40.buffers0 board.cache_hierarchy.ruby_system.network.int_links40.buffers1 board.cache_hierarchy.ruby_system.network.int_links40.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers4
eventq_index=0
latency=1
link_id=41
src_node=board.cache_hierarchy.ruby_system.network.routers6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links40.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links40.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links40.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links41]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links41.buffers0 board.cache_hierarchy.ruby_system.network.int_links41.buffers1 board.cache_hierarchy.ruby_system.network.int_links41.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers5
eventq_index=0
latency=1
link_id=42
src_node=board.cache_hierarchy.ruby_system.network.routers6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links41.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links41.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links41.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers0]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers0.port_buffers00 board.cache_hierarchy.ruby_system.network.routers0.port_buffers01 board.cache_hierarchy.ruby_system.network.routers0.port_buffers02 board.cache_hierarchy.ruby_system.network.routers0.port_buffers03 board.cache_hierarchy.ruby_system.network.routers0.port_buffers04 board.cache_hierarchy.ruby_system.network.routers0.port_buffers05 board.cache_hierarchy.ruby_system.network.routers0.port_buffers06 board.cache_hierarchy.ruby_system.network.routers0.port_buffers07 board.cache_hierarchy.ruby_system.network.routers0.port_buffers08 board.cache_hierarchy.ruby_system.network.routers0.port_buffers09 board.cache_hierarchy.ruby_system.network.routers0.port_buffers10 board.cache_hierarchy.ruby_system.network.routers0.port_buffers11 board.cache_hierarchy.ruby_system.network.routers0.port_buffers12 board.cache_hierarchy.ruby_system.network.routers0.port_buffers13 board.cache_hierarchy.ruby_system.network.routers0.port_buffers14 board.cache_hierarchy.ruby_system.network.routers0.port_buffers15 board.cache_hierarchy.ruby_system.network.routers0.port_buffers16 board.cache_hierarchy.ruby_system.network.routers0.port_buffers17 board.cache_hierarchy.ruby_system.network.routers0.port_buffers18 board.cache_hierarchy.ruby_system.network.routers0.port_buffers19 board.cache_hierarchy.ruby_system.network.routers0.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers0.power_state
router_id=0
routing_unit=board.cache_hierarchy.ruby_system.network.routers0.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers1]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers1.port_buffers00 board.cache_hierarchy.ruby_system.network.routers1.port_buffers01 board.cache_hierarchy.ruby_system.network.routers1.port_buffers02 board.cache_hierarchy.ruby_system.network.routers1.port_buffers03 board.cache_hierarchy.ruby_system.network.routers1.port_buffers04 board.cache_hierarchy.ruby_system.network.routers1.port_buffers05 board.cache_hierarchy.ruby_system.network.routers1.port_buffers06 board.cache_hierarchy.ruby_system.network.routers1.port_buffers07 board.cache_hierarchy.ruby_system.network.routers1.port_buffers08 board.cache_hierarchy.ruby_system.network.routers1.port_buffers09 board.cache_hierarchy.ruby_system.network.routers1.port_buffers10 board.cache_hierarchy.ruby_system.network.routers1.port_buffers11 board.cache_hierarchy.ruby_system.network.routers1.port_buffers12 board.cache_hierarchy.ruby_system.network.routers1.port_buffers13 board.cache_hierarchy.ruby_system.network.routers1.port_buffers14 board.cache_hierarchy.ruby_system.network.routers1.port_buffers15 board.cache_hierarchy.ruby_system.network.routers1.port_buffers16 board.cache_hierarchy.ruby_system.network.routers1.port_buffers17 board.cache_hierarchy.ruby_system.network.routers1.port_buffers18 board.cache_hierarchy.ruby_system.network.routers1.port_buffers19 board.cache_hierarchy.ruby_system.network.routers1.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers1.power_state
router_id=1
routing_unit=board.cache_hierarchy.ruby_system.network.routers1.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers1.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers2]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers2.port_buffers00 board.cache_hierarchy.ruby_system.network.routers2.port_buffers01 board.cache_hierarchy.ruby_system.network.routers2.port_buffers02 board.cache_hierarchy.ruby_system.network.routers2.port_buffers03 board.cache_hierarchy.ruby_system.network.routers2.port_buffers04 board.cache_hierarchy.ruby_system.network.routers2.port_buffers05 board.cache_hierarchy.ruby_system.network.routers2.port_buffers06 board.cache_hierarchy.ruby_system.network.routers2.port_buffers07 board.cache_hierarchy.ruby_system.network.routers2.port_buffers08 board.cache_hierarchy.ruby_system.network.routers2.port_buffers09 board.cache_hierarchy.ruby_system.network.routers2.port_buffers10 board.cache_hierarchy.ruby_system.network.routers2.port_buffers11 board.cache_hierarchy.ruby_system.network.routers2.port_buffers12 board.cache_hierarchy.ruby_system.network.routers2.port_buffers13 board.cache_hierarchy.ruby_system.network.routers2.port_buffers14 board.cache_hierarchy.ruby_system.network.routers2.port_buffers15 board.cache_hierarchy.ruby_system.network.routers2.port_buffers16 board.cache_hierarchy.ruby_system.network.routers2.port_buffers17 board.cache_hierarchy.ruby_system.network.routers2.port_buffers18 board.cache_hierarchy.ruby_system.network.routers2.port_buffers19 board.cache_hierarchy.ruby_system.network.routers2.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers2.power_state
router_id=2
routing_unit=board.cache_hierarchy.ruby_system.network.routers2.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers2.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers3]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers3.port_buffers00 board.cache_hierarchy.ruby_system.network.routers3.port_buffers01 board.cache_hierarchy.ruby_system.network.routers3.port_buffers02 board.cache_hierarchy.ruby_system.network.routers3.port_buffers03 board.cache_hierarchy.ruby_system.network.routers3.port_buffers04 board.cache_hierarchy.ruby_system.network.routers3.port_buffers05 board.cache_hierarchy.ruby_system.network.routers3.port_buffers06 board.cache_hierarchy.ruby_system.network.routers3.port_buffers07 board.cache_hierarchy.ruby_system.network.routers3.port_buffers08 board.cache_hierarchy.ruby_system.network.routers3.port_buffers09 board.cache_hierarchy.ruby_system.network.routers3.port_buffers10 board.cache_hierarchy.ruby_system.network.routers3.port_buffers11 board.cache_hierarchy.ruby_system.network.routers3.port_buffers12 board.cache_hierarchy.ruby_system.network.routers3.port_buffers13 board.cache_hierarchy.ruby_system.network.routers3.port_buffers14 board.cache_hierarchy.ruby_system.network.routers3.port_buffers15 board.cache_hierarchy.ruby_system.network.routers3.port_buffers16 board.cache_hierarchy.ruby_system.network.routers3.port_buffers17 board.cache_hierarchy.ruby_system.network.routers3.port_buffers18 board.cache_hierarchy.ruby_system.network.routers3.port_buffers19 board.cache_hierarchy.ruby_system.network.routers3.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers3.power_state
router_id=3
routing_unit=board.cache_hierarchy.ruby_system.network.routers3.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers3.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers4]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers4.port_buffers00 board.cache_hierarchy.ruby_system.network.routers4.port_buffers01 board.cache_hierarchy.ruby_system.network.routers4.port_buffers02 board.cache_hierarchy.ruby_system.network.routers4.port_buffers03 board.cache_hierarchy.ruby_system.network.routers4.port_buffers04 board.cache_hierarchy.ruby_system.network.routers4.port_buffers05 board.cache_hierarchy.ruby_system.network.routers4.port_buffers06 board.cache_hierarchy.ruby_system.network.routers4.port_buffers07 board.cache_hierarchy.ruby_system.network.routers4.port_buffers08 board.cache_hierarchy.ruby_system.network.routers4.port_buffers09 board.cache_hierarchy.ruby_system.network.routers4.port_buffers10 board.cache_hierarchy.ruby_system.network.routers4.port_buffers11 board.cache_hierarchy.ruby_system.network.routers4.port_buffers12 board.cache_hierarchy.ruby_system.network.routers4.port_buffers13 board.cache_hierarchy.ruby_system.network.routers4.port_buffers14 board.cache_hierarchy.ruby_system.network.routers4.port_buffers15 board.cache_hierarchy.ruby_system.network.routers4.port_buffers16 board.cache_hierarchy.ruby_system.network.routers4.port_buffers17 board.cache_hierarchy.ruby_system.network.routers4.port_buffers18 board.cache_hierarchy.ruby_system.network.routers4.port_buffers19 board.cache_hierarchy.ruby_system.network.routers4.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers4.power_state
router_id=4
routing_unit=board.cache_hierarchy.ruby_system.network.routers4.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers4.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers5]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers5.port_buffers00 board.cache_hierarchy.ruby_system.network.routers5.port_buffers01 board.cache_hierarchy.ruby_system.network.routers5.port_buffers02 board.cache_hierarchy.ruby_system.network.routers5.port_buffers03 board.cache_hierarchy.ruby_system.network.routers5.port_buffers04 board.cache_hierarchy.ruby_system.network.routers5.port_buffers05 board.cache_hierarchy.ruby_system.network.routers5.port_buffers06 board.cache_hierarchy.ruby_system.network.routers5.port_buffers07 board.cache_hierarchy.ruby_system.network.routers5.port_buffers08 board.cache_hierarchy.ruby_system.network.routers5.port_buffers09 board.cache_hierarchy.ruby_system.network.routers5.port_buffers10 board.cache_hierarchy.ruby_system.network.routers5.port_buffers11 board.cache_hierarchy.ruby_system.network.routers5.port_buffers12 board.cache_hierarchy.ruby_system.network.routers5.port_buffers13 board.cache_hierarchy.ruby_system.network.routers5.port_buffers14 board.cache_hierarchy.ruby_system.network.routers5.port_buffers15 board.cache_hierarchy.ruby_system.network.routers5.port_buffers16 board.cache_hierarchy.ruby_system.network.routers5.port_buffers17 board.cache_hierarchy.ruby_system.network.routers5.port_buffers18 board.cache_hierarchy.ruby_system.network.routers5.port_buffers19 board.cache_hierarchy.ruby_system.network.routers5.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers5.power_state
router_id=5
routing_unit=board.cache_hierarchy.ruby_system.network.routers5.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers5.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers6]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers6.port_buffers00 board.cache_hierarchy.ruby_system.network.routers6.port_buffers01 board.cache_hierarchy.ruby_system.network.routers6.port_buffers02 board.cache_hierarchy.ruby_system.network.routers6.port_buffers03 board.cache_hierarchy.ruby_system.network.routers6.port_buffers04 board.cache_hierarchy.ruby_system.network.routers6.port_buffers05 board.cache_hierarchy.ruby_system.network.routers6.port_buffers06 board.cache_hierarchy.ruby_system.network.routers6.port_buffers07 board.cache_hierarchy.ruby_system.network.routers6.port_buffers08 board.cache_hierarchy.ruby_system.network.routers6.port_buffers09 board.cache_hierarchy.ruby_system.network.routers6.port_buffers10 board.cache_hierarchy.ruby_system.network.routers6.port_buffers11 board.cache_hierarchy.ruby_system.network.routers6.port_buffers12 board.cache_hierarchy.ruby_system.network.routers6.port_buffers13 board.cache_hierarchy.ruby_system.network.routers6.port_buffers14 board.cache_hierarchy.ruby_system.network.routers6.port_buffers15 board.cache_hierarchy.ruby_system.network.routers6.port_buffers16 board.cache_hierarchy.ruby_system.network.routers6.port_buffers17 board.cache_hierarchy.ruby_system.network.routers6.port_buffers18 board.cache_hierarchy.ruby_system.network.routers6.port_buffers19 board.cache_hierarchy.ruby_system.network.routers6.port_buffers20
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers6.power_state
router_id=6
routing_unit=board.cache_hierarchy.ruby_system.network.routers6.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers6.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.system_port

[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=board.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=board.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=board.pc.south_bridge.io_apic.int_requestor board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem_request_port
default=board.pc.default_bus.cpu_side_ports[0]
mem_side_ports=board.pc.south_bridge.cmos.pio board.pc.south_bridge.dma1.pio board.pc.south_bridge.ide.pio board.pc.south_bridge.keyboard.pio board.pc.south_bridge.pic1.pio board.pc.south_bridge.pic2.pio board.pc.south_bridge.pit.pio board.pc.south_bridge.speaker.pio board.pc.south_bridge.io_apic.pio board.pc.com_1.pio board.pc.fake_com_2.pio board.pc.fake_com_3.pio board.pc.fake_com_4.pio board.pc.fake_floppy.pio board.pc.pci_host.pio board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_response_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_response_port board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.in_ports[0]

[board.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory]
type=SubSystem
children=mem_ctrl0 mem_ctrl1
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl0]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl0.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl0.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.ruby_system.directory_controllers0.memory_out_port

[board.memory.mem_ctrl0.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl0.dram.power_state
range=0:3221225472:0:64
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128
writeable=true

[board.memory.mem_ctrl0.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl1]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl1.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl1.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.ruby_system.directory_controllers1.memory_out_port

[board.memory.mem_ctrl1.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl1.dram.power_state
range=0:3221225472:1:64
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128
writeable=true

[board.memory.mem_ctrl1.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc]
type=Pc
children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
eventq_index=0
south_bridge=board.pc.south_bridge
system=board

[board.pc.bad_addr]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.bad_addr.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.pc.default_bus.default

[board.pc.bad_addr.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.com_1]
type=Uart8250
children=device power_state
clk_domain=board.clk_domain
device=board.pc.com_1.device
eventq_index=0
pio_addr=9223372036854776824
pio_latency=100000
pio_size=8
platform=board.pc
power_model=
power_state=board.pc.com_1.power_state
system=board
pio=board.iobus.mem_side_ports[9]

[board.pc.com_1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[board.pc.com_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.default_bus]
type=NoncoherentXBar
children=power_state
clk_domain=board.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=board.pc.default_bus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=board.iobus.default
default=board.pc.bad_addr.pio
mem_side_ports=board.pc.empty_isa.pio

[board.pc.default_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.empty_isa]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854775808
pio_latency=100000
pio_size=65536
power_model=
power_state=board.pc.empty_isa.power_state
ret_bad_addr=false
ret_data16=0
ret_data32=0
ret_data64=0
ret_data8=0
system=board
update_data=false
warn_access=
pio=board.pc.default_bus.mem_side_ports[0]

[board.pc.empty_isa.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_com_2]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.fake_com_2.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[10]

[board.pc.fake_com_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_com_3]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.fake_com_3.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[11]

[board.pc.fake_com_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_com_4]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.fake_com_4.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[12]

[board.pc.fake_com_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_floppy]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
power_model=
power_state=board.pc.fake_floppy.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[13]

[board.pc.fake_floppy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.pci_host]
type=GenericPciHost
children=power_state
clk_domain=board.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=board.pc
power_model=
power_state=board.pc.pci_host.power_state
system=board
pio=board.iobus.mem_side_ports[14]

[board.pc.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
cmos=board.pc.south_bridge.cmos
dma1=board.pc.south_bridge.dma1
eventq_index=0
io_apic=board.pc.south_bridge.io_apic
keyboard=board.pc.south_bridge.keyboard
pic1=board.pc.south_bridge.pic1
pic2=board.pc.south_bridge.pic2
pit=board.pc.south_bridge.pit
speaker=board.pc.south_bridge.speaker

[board.pc.south_bridge.cmos]
type=Cmos
children=power_state
clk_domain=board.clk_domain
eventq_index=0
pio_addr=9223372036854775920
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.cmos.power_state
system=board
time=Sun Jan  1 00:00:00 2012
int_pin=board.pc.south_bridge.pic2.inputs[0]
pio=board.iobus.mem_side_ports[0]

[board.pc.south_bridge.cmos.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.dma1]
type=I8237
children=power_state
clk_domain=board.clk_domain
eventq_index=0
pio_addr=9223372036854775808
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.dma1.power_state
system=board
pio=board.iobus.mem_side_ports[1]

[board.pc.south_bridge.dma1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.ide]
type=X86IdeController
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
BAR0=board.pc.south_bridge.ide.BAR0
BAR1=board.pc.south_bridge.ide.BAR1
BAR2=board.pc.south_bridge.ide.BAR2
BAR3=board.pc.south_bridge.ide.BAR3
BAR4=board.pc.south_bridge.ide.BAR4
BAR5=board.pc.south_bridge.ide.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=255
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=board.clk_domain
config_latency=20000
ctrl_offset=0
disks=board.pc.south_bridge.ide.disks
eventq_index=0
host=board.pc.pci_host
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
power_model=
power_state=board.pc.south_bridge.ide.power_state
sid=0
ssid=0
system=board
dma=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.in_ports[0]
int_primary=board.pc.south_bridge.pic2.inputs[6] board.pc.south_bridge.io_apic.inputs[14]
int_secondary=board.pc.south_bridge.pic2.inputs[7] board.pc.south_bridge.io_apic.inputs[15]
pio=board.iobus.mem_side_ports[2]

[board.pc.south_bridge.ide.BAR0]
type=PciLegacyIoBar
addr=496
eventq_index=0
size=8

[board.pc.south_bridge.ide.BAR1]
type=PciLegacyIoBar
addr=1012
eventq_index=0
size=3

[board.pc.south_bridge.ide.BAR2]
type=PciLegacyIoBar
addr=368
eventq_index=0
size=8

[board.pc.south_bridge.ide.BAR3]
type=PciLegacyIoBar
addr=884
eventq_index=0
size=3

[board.pc.south_bridge.ide.BAR4]
type=PciIoBar
eventq_index=0
size=16

[board.pc.south_bridge.ide.BAR5]
type=PciBarNone
eventq_index=0

[board.pc.south_bridge.ide.disks]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=board.pc.south_bridge.ide.disks.image

[board.pc.south_bridge.ide.disks.image]
type=CowDiskImage
children=child
child=board.pc.south_bridge.ide.disks.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[board.pc.south_bridge.ide.disks.image.child]
type=RawDiskImage
eventq_index=0
image_file=mm2-x86-ubuntu-18.04-img
read_only=true

[board.pc.south_bridge.ide.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.io_apic]
type=I82094AA
children=power_state
apic_id=2
clk_domain=board.clk_domain
eventq_index=0
int_latency=1000
pio_addr=4273995776
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.io_apic.power_state
system=board
inputs=board.pc.south_bridge.pic1.output[0] board.pc.south_bridge.keyboard.keyboard_int_pin[0] board.pc.south_bridge.pit.int_pin[1] None None None None None None None None None board.pc.south_bridge.keyboard.mouse_int_pin[0] None board.pc.south_bridge.ide.int_primary[1] board.pc.south_bridge.ide.int_secondary[1]
int_requestor=board.iobus.cpu_side_ports[0]
pio=board.iobus.mem_side_ports[8]

[board.pc.south_bridge.io_apic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.keyboard]
type=I8042
children=keyboard mouse power_state
clk_domain=board.clk_domain
command_port=9223372036854775908
data_port=9223372036854775904
eventq_index=0
keyboard=board.pc.south_bridge.keyboard.keyboard
mouse=board.pc.south_bridge.keyboard.mouse
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.keyboard.power_state
system=board
keyboard_int_pin=board.pc.south_bridge.io_apic.inputs[1]
mouse_int_pin=board.pc.south_bridge.io_apic.inputs[12]
pio=board.iobus.mem_side_ports[3]

[board.pc.south_bridge.keyboard.keyboard]
type=PS2Keyboard
eventq_index=0
vnc=Null

[board.pc.south_bridge.keyboard.mouse]
type=PS2Mouse
eventq_index=0

[board.pc.south_bridge.keyboard.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.pic1]
type=I8259
children=power_state
clk_domain=board.clk_domain
eventq_index=0
mode=I8259Master
pio_addr=9223372036854775840
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.pic1.power_state
slave=board.pc.south_bridge.pic2
system=board
inputs=board.pc.south_bridge.pit.int_pin[0] None board.pc.south_bridge.pic2.output[0]
output=board.pc.south_bridge.io_apic.inputs[0]
pio=board.iobus.mem_side_ports[4]

[board.pc.south_bridge.pic1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.pic2]
type=I8259
children=power_state
clk_domain=board.clk_domain
eventq_index=0
mode=I8259Slave
pio_addr=9223372036854775968
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.pic2.power_state
slave=Null
system=board
inputs=board.pc.south_bridge.cmos.int_pin[0] None None None None None board.pc.south_bridge.ide.int_primary[0] board.pc.south_bridge.ide.int_secondary[0]
output=board.pc.south_bridge.pic1.inputs[2]
pio=board.iobus.mem_side_ports[5]

[board.pc.south_bridge.pic2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.pit]
type=I8254
children=power_state
clk_domain=board.clk_domain
eventq_index=0
pio_addr=9223372036854775872
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.pit.power_state
system=board
int_pin=board.pc.south_bridge.pic1.inputs[0] board.pc.south_bridge.io_apic.inputs[2]
pio=board.iobus.mem_side_ports[6]

[board.pc.south_bridge.pit.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.speaker]
type=PcSpeaker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
i8254=board.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.speaker.power_state
system=board
pio=board.iobus.mem_side_ports[7]

[board.pc.south_bridge.speaker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=start0 start1 switch0 switch1
eventq_index=0
thermal_domain=Null

[board.processor.start0]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start0.core]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decoder=board.processor.start0.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start0.core.interrupts
isa=board.processor.start0.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start0.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start0.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start0.core.tracer
workload=
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[0]

[board.processor.start0.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start0.core.isa

[board.processor.start0.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start0.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[0]

[board.processor.start0.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start0.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start0.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start0.core.mmu.dtb
eventq_index=0
itb=board.processor.start0.core.mmu.itb

[board.processor.start0.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.start0.core.mmu.dtb.walker

[board.processor.start0.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start0.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[3]

[board.processor.start0.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start0.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.start0.core.mmu.itb.walker

[board.processor.start0.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start0.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[2]

[board.processor.start0.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start0.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start0.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start0.core.tracer.disassembler
eventq_index=0

[board.processor.start0.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start1]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start1.core]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=1
decoder=board.processor.start1.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start1.core.interrupts
isa=board.processor.start1.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start1.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start1.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start1.core.tracer
workload=
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[0]

[board.processor.start1.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start1.core.isa

[board.processor.start1.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start1.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[0]

[board.processor.start1.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start1.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start1.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start1.core.mmu.dtb
eventq_index=0
itb=board.processor.start1.core.mmu.itb

[board.processor.start1.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.start1.core.mmu.dtb.walker

[board.processor.start1.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start1.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[3]

[board.processor.start1.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start1.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.start1.core.mmu.itb.walker

[board.processor.start1.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start1.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[2]

[board.processor.start1.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start1.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start1.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start1.core.tracer.disassembler
eventq_index=0

[board.processor.start1.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch0]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch0.core]
type=BaseO3CPU
children=branchPred decoder fuPool isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.switch0.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.switch0.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.switch0.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=board.processor.switch0.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch0.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch0.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch0.core.tracer
trapLatency=13
wbWidth=8
workload=

[board.processor.switch0.core.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=board.processor.switch0.core.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.switch0.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=board.processor.switch0.core.branchPred.ras
requiresBTBHit=false

[board.processor.switch0.core.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.switch0.core.branchPred.btb.power_state
tagBits=16

[board.processor.switch0.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch0.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[board.processor.switch0.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[board.processor.switch0.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch0.core.isa

[board.processor.switch0.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.switch0.core.fuPool.FUList0 board.processor.switch0.core.fuPool.FUList1 board.processor.switch0.core.fuPool.FUList2 board.processor.switch0.core.fuPool.FUList3 board.processor.switch0.core.fuPool.FUList4 board.processor.switch0.core.fuPool.FUList5 board.processor.switch0.core.fuPool.FUList6 board.processor.switch0.core.fuPool.FUList7 board.processor.switch0.core.fuPool.FUList8 board.processor.switch0.core.fuPool.FUList9
eventq_index=0

[board.processor.switch0.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList0.opList

[board.processor.switch0.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList1.opList0 board.processor.switch0.core.fuPool.FUList1.opList1

[board.processor.switch0.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.switch0.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.switch0.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList2.opList0 board.processor.switch0.core.fuPool.FUList2.opList1 board.processor.switch0.core.fuPool.FUList2.opList2

[board.processor.switch0.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.switch0.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.switch0.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.switch0.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList3.opList0 board.processor.switch0.core.fuPool.FUList3.opList1 board.processor.switch0.core.fuPool.FUList3.opList2 board.processor.switch0.core.fuPool.FUList3.opList3 board.processor.switch0.core.fuPool.FUList3.opList4

[board.processor.switch0.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.switch0.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.switch0.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.switch0.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.switch0.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.switch0.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList4.opList0 board.processor.switch0.core.fuPool.FUList4.opList1

[board.processor.switch0.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList5.opList00 board.processor.switch0.core.fuPool.FUList5.opList01 board.processor.switch0.core.fuPool.FUList5.opList02 board.processor.switch0.core.fuPool.FUList5.opList03 board.processor.switch0.core.fuPool.FUList5.opList04 board.processor.switch0.core.fuPool.FUList5.opList05 board.processor.switch0.core.fuPool.FUList5.opList06 board.processor.switch0.core.fuPool.FUList5.opList07 board.processor.switch0.core.fuPool.FUList5.opList08 board.processor.switch0.core.fuPool.FUList5.opList09 board.processor.switch0.core.fuPool.FUList5.opList10 board.processor.switch0.core.fuPool.FUList5.opList11 board.processor.switch0.core.fuPool.FUList5.opList12 board.processor.switch0.core.fuPool.FUList5.opList13 board.processor.switch0.core.fuPool.FUList5.opList14 board.processor.switch0.core.fuPool.FUList5.opList15 board.processor.switch0.core.fuPool.FUList5.opList16 board.processor.switch0.core.fuPool.FUList5.opList17 board.processor.switch0.core.fuPool.FUList5.opList18 board.processor.switch0.core.fuPool.FUList5.opList19 board.processor.switch0.core.fuPool.FUList5.opList20 board.processor.switch0.core.fuPool.FUList5.opList21 board.processor.switch0.core.fuPool.FUList5.opList22 board.processor.switch0.core.fuPool.FUList5.opList23 board.processor.switch0.core.fuPool.FUList5.opList24 board.processor.switch0.core.fuPool.FUList5.opList25 board.processor.switch0.core.fuPool.FUList5.opList26 board.processor.switch0.core.fuPool.FUList5.opList27

[board.processor.switch0.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList6.opList

[board.processor.switch0.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList7.opList0 board.processor.switch0.core.fuPool.FUList7.opList1

[board.processor.switch0.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList8.opList0 board.processor.switch0.core.fuPool.FUList8.opList1 board.processor.switch0.core.fuPool.FUList8.opList2 board.processor.switch0.core.fuPool.FUList8.opList3

[board.processor.switch0.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch0.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch0.core.fuPool.FUList9.opList

[board.processor.switch0.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.switch0.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch0.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch0.core.mmu.dtb
eventq_index=0
itb=board.processor.switch0.core.mmu.itb

[board.processor.switch0.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch0.core.mmu.dtb.walker

[board.processor.switch0.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch0.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch0.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch0.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch0.core.mmu.itb.walker

[board.processor.switch0.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch0.core.mmu.itb.walker.power_state
system=board

[board.processor.switch0.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch0.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch0.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch0.core.tracer.disassembler
eventq_index=0

[board.processor.switch0.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch1]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch1.core]
type=BaseO3CPU
children=branchPred decoder fuPool isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.switch1.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.switch1.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.switch1.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=board.processor.switch1.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch1.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch1.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch1.core.tracer
trapLatency=13
wbWidth=8
workload=

[board.processor.switch1.core.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=board.processor.switch1.core.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.switch1.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=board.processor.switch1.core.branchPred.ras
requiresBTBHit=false

[board.processor.switch1.core.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.switch1.core.branchPred.btb.power_state
tagBits=16

[board.processor.switch1.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch1.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[board.processor.switch1.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[board.processor.switch1.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch1.core.isa

[board.processor.switch1.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.switch1.core.fuPool.FUList0 board.processor.switch1.core.fuPool.FUList1 board.processor.switch1.core.fuPool.FUList2 board.processor.switch1.core.fuPool.FUList3 board.processor.switch1.core.fuPool.FUList4 board.processor.switch1.core.fuPool.FUList5 board.processor.switch1.core.fuPool.FUList6 board.processor.switch1.core.fuPool.FUList7 board.processor.switch1.core.fuPool.FUList8 board.processor.switch1.core.fuPool.FUList9
eventq_index=0

[board.processor.switch1.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList0.opList

[board.processor.switch1.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList1.opList0 board.processor.switch1.core.fuPool.FUList1.opList1

[board.processor.switch1.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.switch1.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.switch1.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList2.opList0 board.processor.switch1.core.fuPool.FUList2.opList1 board.processor.switch1.core.fuPool.FUList2.opList2

[board.processor.switch1.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.switch1.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.switch1.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.switch1.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList3.opList0 board.processor.switch1.core.fuPool.FUList3.opList1 board.processor.switch1.core.fuPool.FUList3.opList2 board.processor.switch1.core.fuPool.FUList3.opList3 board.processor.switch1.core.fuPool.FUList3.opList4

[board.processor.switch1.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.switch1.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.switch1.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.switch1.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.switch1.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.switch1.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList4.opList0 board.processor.switch1.core.fuPool.FUList4.opList1

[board.processor.switch1.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList5.opList00 board.processor.switch1.core.fuPool.FUList5.opList01 board.processor.switch1.core.fuPool.FUList5.opList02 board.processor.switch1.core.fuPool.FUList5.opList03 board.processor.switch1.core.fuPool.FUList5.opList04 board.processor.switch1.core.fuPool.FUList5.opList05 board.processor.switch1.core.fuPool.FUList5.opList06 board.processor.switch1.core.fuPool.FUList5.opList07 board.processor.switch1.core.fuPool.FUList5.opList08 board.processor.switch1.core.fuPool.FUList5.opList09 board.processor.switch1.core.fuPool.FUList5.opList10 board.processor.switch1.core.fuPool.FUList5.opList11 board.processor.switch1.core.fuPool.FUList5.opList12 board.processor.switch1.core.fuPool.FUList5.opList13 board.processor.switch1.core.fuPool.FUList5.opList14 board.processor.switch1.core.fuPool.FUList5.opList15 board.processor.switch1.core.fuPool.FUList5.opList16 board.processor.switch1.core.fuPool.FUList5.opList17 board.processor.switch1.core.fuPool.FUList5.opList18 board.processor.switch1.core.fuPool.FUList5.opList19 board.processor.switch1.core.fuPool.FUList5.opList20 board.processor.switch1.core.fuPool.FUList5.opList21 board.processor.switch1.core.fuPool.FUList5.opList22 board.processor.switch1.core.fuPool.FUList5.opList23 board.processor.switch1.core.fuPool.FUList5.opList24 board.processor.switch1.core.fuPool.FUList5.opList25 board.processor.switch1.core.fuPool.FUList5.opList26 board.processor.switch1.core.fuPool.FUList5.opList27

[board.processor.switch1.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList6.opList

[board.processor.switch1.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList7.opList0 board.processor.switch1.core.fuPool.FUList7.opList1

[board.processor.switch1.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList8.opList0 board.processor.switch1.core.fuPool.FUList8.opList1 board.processor.switch1.core.fuPool.FUList8.opList2 board.processor.switch1.core.fuPool.FUList8.opList3

[board.processor.switch1.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList9.opList

[board.processor.switch1.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.switch1.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch1.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch1.core.mmu.dtb
eventq_index=0
itb=board.processor.switch1.core.mmu.itb

[board.processor.switch1.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch1.core.mmu.dtb.walker

[board.processor.switch1.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch1.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch1.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch1.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch1.core.mmu.itb.walker

[board.processor.switch1.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch1.core.mmu.itb.walker.power_state
system=board

[board.processor.switch1.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch1.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch1.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch1.core.tracer.disassembler
eventq_index=0

[board.processor.switch1.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.workload]
type=X86FsLinux
children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
acpi_description_table_pointer=board.workload.acpi_description_table_pointer
addr_check=true
command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1 disk_device=/dev/hda
e820_table=board.workload.e820_table
enable_osxsave=false
eventq_index=0
extras=
extras_addrs=
intel_mp_pointer=board.workload.intel_mp_pointer
intel_mp_table=board.workload.intel_mp_table
load_addr_mask=18446744073709551615
load_addr_offset=0
object_file=/root/.cache/gem5/x86-linux-kernel-4.19.83
on_oops=DumpDmesgAndExit
on_panic=DumpDmesgAndExit
remote_gdb_port=#7000
smbios_table=board.workload.smbios_table
wait_for_remote_gdb=false

[board.workload.acpi_description_table_pointer]
type=X86ACPIRSDP
children=rsdt xsdt
eventq_index=0
oem_id=
revision=2
rsdt=board.workload.acpi_description_table_pointer.rsdt
xsdt=board.workload.acpi_description_table_pointer.xsdt

[board.workload.acpi_description_table_pointer.rsdt]
type=X86ACPIRSDT
creator_id=0
creator_revision=0
entries=
eventq_index=0
oem_id=
oem_revision=0
oem_table_id=

[board.workload.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=0
creator_revision=0
entries=
eventq_index=0
oem_id=
oem_revision=0
oem_table_id=

[board.workload.e820_table]
type=X86E820Table
children=entries0 entries1 entries2 entries3
entries=board.workload.e820_table.entries0 board.workload.e820_table.entries1 board.workload.e820_table.entries2 board.workload.e820_table.entries3
eventq_index=0

[board.workload.e820_table.entries0]
type=X86E820Entry
addr=0
eventq_index=0
range_type=1
size=654336

[board.workload.e820_table.entries1]
type=X86E820Entry
addr=654336
eventq_index=0
range_type=2
size=394240

[board.workload.e820_table.entries2]
type=X86E820Entry
addr=1048576
eventq_index=0
range_type=1
size=3220176896

[board.workload.e820_table.entries3]
type=X86E820Entry
addr=4294901760
eventq_index=0
range_type=2
size=65536

[board.workload.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
eventq_index=0
imcr_present=true
spec_rev=4

[board.workload.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 ext_entries
base_entries=board.workload.intel_mp_table.base_entries00 board.workload.intel_mp_table.base_entries01 board.workload.intel_mp_table.base_entries02 board.workload.intel_mp_table.base_entries03 board.workload.intel_mp_table.base_entries04 board.workload.intel_mp_table.base_entries05 board.workload.intel_mp_table.base_entries06 board.workload.intel_mp_table.base_entries07 board.workload.intel_mp_table.base_entries08 board.workload.intel_mp_table.base_entries09 board.workload.intel_mp_table.base_entries10 board.workload.intel_mp_table.base_entries11 board.workload.intel_mp_table.base_entries12 board.workload.intel_mp_table.base_entries13 board.workload.intel_mp_table.base_entries14 board.workload.intel_mp_table.base_entries15 board.workload.intel_mp_table.base_entries16 board.workload.intel_mp_table.base_entries17 board.workload.intel_mp_table.base_entries18 board.workload.intel_mp_table.base_entries19 board.workload.intel_mp_table.base_entries20 board.workload.intel_mp_table.base_entries21 board.workload.intel_mp_table.base_entries22 board.workload.intel_mp_table.base_entries23 board.workload.intel_mp_table.base_entries24 board.workload.intel_mp_table.base_entries25 board.workload.intel_mp_table.base_entries26 board.workload.intel_mp_table.base_entries27 board.workload.intel_mp_table.base_entries28 board.workload.intel_mp_table.base_entries29 board.workload.intel_mp_table.base_entries30 board.workload.intel_mp_table.base_entries31 board.workload.intel_mp_table.base_entries32 board.workload.intel_mp_table.base_entries33
eventq_index=0
ext_entries=board.workload.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[board.workload.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries01]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=1
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries02]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
eventq_index=0
id=2
version=17

[board.workload.intel_mp_table.base_entries03]
type=X86IntelMPBus
bus_id=0
bus_type=PCI   
eventq_index=0

[board.workload.intel_mp_table.base_entries04]
type=X86IntelMPBus
bus_id=1
bus_type=ISA   
eventq_index=0

[board.workload.intel_mp_table.base_entries05]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=16
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries06]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries07]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=2
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries08]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries09]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=1
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries10]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries11]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=3
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries12]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries13]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=4
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries14]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries15]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=5
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries16]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries17]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=6
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries18]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=7
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=8
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=9
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=10
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=11
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=12
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=13
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries33]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=2
dest_io_apic_intin=14
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[board.workload.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
eventq_index=0
parent_bus=0
subtractive_decode=true

[board.workload.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
eventq_index=0
major_version=2
minor_version=5
structures=board.workload.smbios_table.structures

[board.workload.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
eventq_index=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

[root]
type=Root
children=board
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

