{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553946890200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553946890207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 15:54:50 2019 " "Processing started: Sat Mar 30 15:54:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553946890207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946890207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Audio_Effects -c FPGA_Audio_Effects " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Audio_Effects -c FPGA_Audio_Effects" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946890207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553946891097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553946891097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/serializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/serializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "modules/serializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/serializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946907794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946907794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/deserializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/deserializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deserializer " "Found entity 1: deserializer" {  } { { "modules/deserializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/deserializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946907799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946907799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946907803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946907803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "modules/i2c.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/i2c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946907809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946907809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "modules/CLOCK_500.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/CLOCK_500.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946907815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946907815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/keytr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/keytr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "modules/keytr.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946907821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946907821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "falling_edge keytr.sv(20) " "Verilog HDL Implicit Net warning at keytr.sv(20): created implicit net for \"falling_edge\"" {  } { { "modules/keytr.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946907822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553946907881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 88 208 400 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946907894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.sv(21) " "Verilog HDL assignment warning at CLOCK_500.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "modules/CLOCK_500.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/CLOCK_500.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907895 "|main|CLOCK_500:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.sv(28) " "Verilog HDL assignment warning at CLOCK_500.sv(28): truncated value with size 32 to match size of target (6)" {  } { { "modules/CLOCK_500.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/CLOCK_500.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907895 "|main|CLOCK_500:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CLOCK_500.sv(36) " "Verilog HDL assignment warning at CLOCK_500.sv(36): truncated value with size 32 to match size of target (5)" {  } { { "modules/CLOCK_500.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/CLOCK_500.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907896 "|main|CLOCK_500:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CLOCK_500.sv(39) " "Verilog HDL assignment warning at CLOCK_500.sv(39): truncated value with size 32 to match size of target (7)" {  } { { "modules/CLOCK_500.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/CLOCK_500.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907896 "|main|CLOCK_500:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.sv(57) " "Verilog HDL assignment warning at CLOCK_500.sv(57): truncated value with size 32 to match size of target (11)" {  } { { "modules/CLOCK_500.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/CLOCK_500.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907896 "|main|CLOCK_500:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:inst2 " "Elaborating entity \"i2c\" for hierarchy \"i2c:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 88 592 856 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946907898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.sv(19) " "Verilog HDL assignment warning at i2c.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "modules/i2c.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/i2c.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907899 "|main|i2c:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.sv(20) " "Verilog HDL assignment warning at i2c.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "modules/i2c.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/i2c.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907899 "|main|i2c:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(33) " "Verilog HDL assignment warning at i2c.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "modules/i2c.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/i2c.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907900 "|main|i2c:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:inst3 " "Elaborating entity \"keytr\" for hierarchy \"keytr:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 224 40 208 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946907901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keytr.sv(36) " "Verilog HDL assignment warning at keytr.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "modules/keytr.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907902 "|main|keytr:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter keytr.sv(8) " "Output port \"counter\" at keytr.sv(8) has no driver" {  } { { "modules/keytr.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553946907903 "|main|keytr:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ON keytr.sv(4) " "Output port \"ON\" at keytr.sv(4) has no driver" {  } { { "modules/keytr.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553946907903 "|main|keytr:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer serializer:inst4 " "Elaborating entity \"serializer\" for hierarchy \"serializer:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 424 448 712 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946907904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serializer.sv(17) " "Verilog HDL assignment warning at serializer.sv(17): truncated value with size 32 to match size of target (6)" {  } { { "modules/serializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/serializer.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907905 "|main|serializer:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serializer.sv(27) " "Verilog HDL assignment warning at serializer.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "modules/serializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/serializer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907906 "|main|serializer:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serializer.sv(38) " "Verilog HDL assignment warning at serializer.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "modules/serializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/serializer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907906 "|main|serializer:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serializer.sv(46) " "Verilog HDL assignment warning at serializer.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "modules/serializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/serializer.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907907 "|main|serializer:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deserializer deserializer:inst1 " "Elaborating entity \"deserializer\" for hierarchy \"deserializer:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 424 8 248 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946907919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 deserializer.sv(13) " "Verilog HDL assignment warning at deserializer.sv(13): truncated value with size 32 to match size of target (6)" {  } { { "modules/deserializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/deserializer.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907920 "|main|deserializer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 deserializer.sv(18) " "Verilog HDL assignment warning at deserializer.sv(18): truncated value with size 32 to match size of target (6)" {  } { { "modules/deserializer.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/deserializer.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553946907921 "|main|deserializer:inst1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 448 248 424 464 "AUD_BCLK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553946908704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 464 712 888 480 "AUD_DACLRCK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553946908704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/main.bdf" { { 464 248 424 480 "AUD_ADCLRCK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553946908704 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553946908704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553946909128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553946909604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553946909853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946909853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553946909921 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553946909921 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553946909921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553946909921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553946909921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553946909935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 15:55:09 2019 " "Processing ended: Sat Mar 30 15:55:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553946909935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553946909935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553946909935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946909935 ""}
