{"filters": 64, "kernel": [1, 1], "strides": [1, 1], "padding": "valid", "dilation": [1, 1], "groups": 64, "input shape": [null, 28, 28, 64], "output shape": [null, 28, 28, 64], "output dtype": "float32", "compute dtype": "float32", "workload": "conv2d", "layers": {"param": {"time": 0.0}, "tvmgen_default_fused_layout_transform": {"time": 0.0142195, "power": 74, "CPU0": 74, "DDR_AB": 1, "DDR_CD": 0, "CPU1": 17, "DDR_EF": 2, "DDR_GH": 0, "BLADE": 185}, "tvmgen_default_fused_nn_contrib_depthwise_conv2d_NCHWc": {"time": 0.066965, "power": 80, "CPU0": 80, "DDR_AB": 1, "DDR_CD": 0, "CPU1": 20, "DDR_EF": 2, "DDR_GH": 0, "BLADE": 187}, "tvmgen_default_fused_layout_transform_1": {"time": 0.0444882, "power": 101, "CPU0": 99, "DDR_AB": 1, "DDR_CD": 1, "CPU1": 29, "DDR_EF": 2, "DDR_GH": 0, "BLADE": 216}}, "data layout": "NCHW", "batch_size": 8, "time": 0.066965, "power": 80.0, "memory": -1, "relay": "free_var %data: Tensor[(8, 64, 28, 28), float32];\nnn.conv2d(%data, meta[relay.Constant][0], padding=[0, 0, 0, 0], groups=64, channels=64, kernel_size=[1, 1])\n"}