digraph av_protocol.xml_av_protocol.xml {
  0 [first_intval="", first_vloc="<start>", initial="true", second_intval="", second_vloc="<start>", zones="(0<=Process_clock_A_c_1 && 0<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  1 [first_intval="", first_vloc="<other_started>", initial="false", second_intval="", second_vloc="<other_started>", zones="(0<=Process_clock_A_c_1<=3124 && 0<=Process_clock_A_c_2<=3124 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  2 [first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>", zones="(0<=Process_clock_A_c_1<=2343 && 0<=Process_clock_A_c_2<=2343 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  3 [first_intval="", first_vloc="<goto_idle>", initial="false", second_intval="", second_vloc="<goto_idle>", zones="(781<=Process_clock_A_c_1 && 781<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  4 [first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>", zones="(0<=Process_clock_A_c_1 && 0<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  5 [first_intval="", first_vloc="<nPf>", initial="false", second_intval="", second_vloc="<nPf>", zones="(781<=Process_clock_A_c_1 && 781<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  6 [first_intval="", first_vloc="<check_eof>", initial="false", second_intval="", second_vloc="<check_eof>", zones="(0<=Process_clock_A_c_1 && 0<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  7 [first_intval="", first_vloc="<jam>", initial="false", second_intval="", second_vloc="<jam>", zones="(0<=Process_clock_A_c_1<=25000 && 0<=Process_clock_A_c_2<=25000 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  8 [first_intval="", first_vloc="<transmit>", initial="false", second_intval="", second_vloc="<transmit>", zones="(0<=Process_clock_A_c_1<=781 && 0<=Process_clock_A_c_2<=781 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  9 [first_intval="", first_vloc="<ex_jam>", initial="false", second_intval="", second_vloc="<ex_jam>", zones="(0<=Process_clock_A_c_1<=781 && 0<=Process_clock_A_c_2<=781 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  10 [first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<until_silence>", zones="(0<=Process_clock_A_c_1<=781 && 0<=Process_clock_A_c_2<=781 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  13 [first_intval="", first_vloc="<newPn>", initial="false", second_intval="", second_vloc="<newPn>", zones="(0<=Process_clock_A_c_1<=40 && 0<=Process_clock_A_c_2<=40 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  14 [first_intval="", first_vloc="<stop>", initial="false", second_intval="", second_vloc="<stop>", zones="(0<=Process_clock_A_c_1<=50000 && 0<=Process_clock_A_c_2<=50000 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  15 [first_intval="", first_vloc="<call_check>", initial="false", second_intval="", second_vloc="<call_check>", zones="(781<=Process_clock_A_c_1 && 781<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  16 [first_intval="", first_vloc="<ex_start>", initial="false", second_intval="", second_vloc="<ex_start>", zones="(781<=Process_clock_A_c_1 && 781<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  17 [first_intval="", first_vloc="<sample>", initial="false", second_intval="", second_vloc="<sample>", zones="(0<=Process_clock_A_c_1<=781 && 0<=Process_clock_A_c_2<=781 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  18 [first_intval="", first_vloc="<ex_silence2>", initial="false", second_intval="", second_vloc="<ex_silence2>", zones="(0<=Process_clock_A_c_1<=781 && 0<=Process_clock_A_c_2<=781 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  19 [first_intval="", first_vloc="<call_observe>", initial="false", second_intval="", second_vloc="<call_observe>", zones="(781<=Process_clock_A_c_1 && 781<=Process_clock_A_c_2 && Process_clock_A_c_1==Process_clock_A_c_2)"]
  1 -> 2 [first_vedge="<Process@Process_i_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_i_emit>", second_vedge_do="Process_clock_A_c=0"]
  3 -> 4 [first_vedge="<Process@Process_g_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_g_emit>", second_vedge_do="Process_clock_A_c=0"]
  5 -> 6 [first_vedge="<Process@Process_b_emit>", second_vedge="<Process@Process_b_emit>"]
  7 -> 8 [first_vedge="<Process@Process_a_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_a_emit>", second_vedge_do="Process_clock_A_c=0"]
  0 -> 4 [first_vedge="<Process@Process_l_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_l_emit>", second_vedge_do="Process_clock_A_c=0"]
  9 -> 10 [first_vedge="<Process@Process__A_reset_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__A_reset_emit>", second_vedge_do="Process_clock_A_c=0"]
  9 -> 7 [first_vedge="<Process@Process__A_reset_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__A_reset_emit>", second_vedge_do="Process_clock_A_c=0"]
  9 -> 5 [first_vedge="<Process@Process_c_emit>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process_c_emit>", second_vedge_prov="(Process_clock_A_c == 781)"]
  6 -> 13 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  6 -> 13 [first_vedge="<Process@Process__zero_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__zero_recv>", second_vedge_do="Process_clock_A_c=0"]
  6 -> 14 [first_vedge="<Process@Process_e_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_e_emit>", second_vedge_do="Process_clock_A_c=0"]
  15 -> 9 [first_vedge="<Process@Process__fast_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__fast_recv>", second_vedge_do="Process_clock_A_c=0"]
  15 -> 9 [first_vedge="<Process@Process__slow_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__slow_recv>", second_vedge_do="Process_clock_A_c=0"]
  16 -> 2 [first_vedge="<Process@Process_h_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_h_emit>", second_vedge_do="Process_clock_A_c=0"]
  16 -> 1 [first_vedge="<Process@Process_j_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_j_emit>", second_vedge_do="Process_clock_A_c=0"]
  13 -> 17 [first_vedge="<Process@Process__errMode1_recv>", first_vedge_prov="(Process_clock_A_c < 30)", second_vedge="<Process@Process__errMode1_recv>", second_vedge_prov="(Process_clock_A_c < 30)"]
  13 -> 17 [first_vedge="<Process@Process__errMode2_recv>", first_vedge_prov="(Process_clock_A_c > 30)", second_vedge="<Process@Process__errMode2_recv>", second_vedge_prov="(Process_clock_A_c > 30)"]
  13 -> 17 [first_vedge="<Process@Process__errMode3_recv>", first_vedge_prov="(Process_clock_A_c > 30)", second_vedge="<Process@Process__errMode3_recv>", second_vedge_prov="(Process_clock_A_c > 30)"]
  10 -> 14 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  10 -> 10 [first_vedge="<Process@Process__zero_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__zero_recv>", second_vedge_do="Process_clock_A_c=0"]
  14 -> 4 [first_vedge="<Process@Process_d_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_d_emit>", second_vedge_do="Process_clock_A_c=0"]
  18 -> 8 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  18 -> 3 [first_vedge="<Process@Process__zero_recv>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process__zero_recv>", second_vedge_prov="(Process_clock_A_c == 781)"]
  4 -> 16 [first_vedge="<Process@Process_k_emit>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process_k_emit>", second_vedge_prov="(Process_clock_A_c == 781)"]
  2 -> 18 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  2 -> 3 [first_vedge="<Process@Process__zero_recv>", first_vedge_prov="(Process_clock_A_c == 2343)", second_vedge="<Process@Process__zero_recv>", second_vedge_prov="(Process_clock_A_c == 2343)"]
  8 -> 6 [first_vedge="<Process@Process_f_emit>", second_vedge="<Process@Process_f_emit>"]
  19 -> 15 [first_vedge="<Process@Process_A_observe_emit>", second_vedge="<Process@Process_A_observe_emit>"]
  17 -> 19 [first_vedge="<Process@Process__one_recv>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process__one_recv>", second_vedge_prov="(Process_clock_A_c == 781)"]
  17 -> 19 [first_vedge="<Process@Process__zero_recv>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process__zero_recv>", second_vedge_prov="(Process_clock_A_c == 781)"]
}
MEMORY_MAX_RSS  xxxx
RELATIONSHIP_FULFILLED true
RUNNING_TIME_SECONDS  xxxx
VISITED_PAIR_OF_STATES 39
