

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_211_15'
================================================================
* Date:           Mon May 13 18:48:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.726 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_211_15  |       10|       10|         3|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body548.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = load i7 %i" [receiver.cpp:211]   --->   Operation 9 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_9, i32 3, i32 6" [receiver.cpp:211]   --->   Operation 10 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i4 %lshr_ln" [receiver.cpp:211]   --->   Operation 11 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_4_I_addr = getelementptr i27 %arr_4_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 12 'getelementptr' 'arr_4_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%arr_4_I_load = load i4 %arr_4_I_addr" [receiver.cpp:213]   --->   Operation 13 'load' 'arr_4_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_4_I_1_addr = getelementptr i27 %arr_4_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 14 'getelementptr' 'arr_4_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%arr_4_I_1_load = load i4 %arr_4_I_1_addr" [receiver.cpp:213]   --->   Operation 15 'load' 'arr_4_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_4_Q_addr = getelementptr i27 %arr_4_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 16 'getelementptr' 'arr_4_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_4_Q_1_addr = getelementptr i27 %arr_4_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 17 'getelementptr' 'arr_4_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_4_I_2_addr = getelementptr i27 %arr_4_I_2, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 18 'getelementptr' 'arr_4_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_4_I_3_addr = getelementptr i27 %arr_4_I_3, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 19 'getelementptr' 'arr_4_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_4_Q_2_addr = getelementptr i27 %arr_4_Q_2, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 20 'getelementptr' 'arr_4_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_4_Q_3_addr = getelementptr i27 %arr_4_Q_3, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 21 'getelementptr' 'arr_4_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_4_I_4_addr = getelementptr i27 %arr_4_I_4, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 22 'getelementptr' 'arr_4_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_4_I_5_addr = getelementptr i27 %arr_4_I_5, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 23 'getelementptr' 'arr_4_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%arr_4_I_2_load = load i4 %arr_4_I_2_addr" [receiver.cpp:213]   --->   Operation 24 'load' 'arr_4_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_4_I_3_load = load i4 %arr_4_I_3_addr" [receiver.cpp:213]   --->   Operation 25 'load' 'arr_4_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%arr_4_I_4_load = load i4 %arr_4_I_4_addr" [receiver.cpp:213]   --->   Operation 26 'load' 'arr_4_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%arr_4_I_5_load = load i4 %arr_4_I_5_addr" [receiver.cpp:213]   --->   Operation 27 'load' 'arr_4_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_4_Q_4_addr = getelementptr i27 %arr_4_Q_4, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 28 'getelementptr' 'arr_4_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_4_Q_5_addr = getelementptr i27 %arr_4_Q_5, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 29 'getelementptr' 'arr_4_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%arr_4_Q_load = load i4 %arr_4_Q_addr" [receiver.cpp:214]   --->   Operation 30 'load' 'arr_4_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%arr_4_Q_1_load = load i4 %arr_4_Q_1_addr" [receiver.cpp:214]   --->   Operation 31 'load' 'arr_4_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%arr_4_Q_2_load = load i4 %arr_4_Q_2_addr" [receiver.cpp:214]   --->   Operation 32 'load' 'arr_4_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%arr_4_Q_3_load = load i4 %arr_4_Q_3_addr" [receiver.cpp:214]   --->   Operation 33 'load' 'arr_4_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%arr_4_Q_4_load = load i4 %arr_4_Q_4_addr" [receiver.cpp:214]   --->   Operation 34 'load' 'arr_4_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%arr_4_Q_5_load = load i4 %arr_4_Q_5_addr" [receiver.cpp:214]   --->   Operation 35 'load' 'arr_4_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln211)   --->   "%or_ln211 = or i7 %i_9, i7 6" [receiver.cpp:211]   --->   Operation 36 'or' 'or_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.87ns) (out node of the LUT)   --->   "%icmp_ln211 = icmp_ult  i7 %or_ln211, i7 70" [receiver.cpp:211]   --->   Operation 37 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %for.end569.exitStub, void %for.body548.3" [receiver.cpp:211]   --->   Operation 38 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_4_I_6_addr = getelementptr i27 %arr_4_I_6, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 39 'getelementptr' 'arr_4_I_6_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%arr_4_I_6_load = load i4 %arr_4_I_6_addr" [receiver.cpp:213]   --->   Operation 40 'load' 'arr_4_I_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arr_4_I_7_addr = getelementptr i27 %arr_4_I_7, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 41 'getelementptr' 'arr_4_I_7_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%arr_4_I_7_load = load i4 %arr_4_I_7_addr" [receiver.cpp:213]   --->   Operation 42 'load' 'arr_4_I_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arr_4_Q_6_addr = getelementptr i27 %arr_4_Q_6, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 43 'getelementptr' 'arr_4_Q_6_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arr_4_Q_7_addr = getelementptr i27 %arr_4_Q_7, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 44 'getelementptr' 'arr_4_Q_7_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%arr_4_Q_6_load = load i4 %arr_4_Q_6_addr" [receiver.cpp:214]   --->   Operation 45 'load' 'arr_4_Q_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%arr_4_Q_7_load = load i4 %arr_4_Q_7_addr" [receiver.cpp:214]   --->   Operation 46 'load' 'arr_4_Q_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (1.87ns)   --->   "%add_ln211 = add i7 %i_9, i7 8" [receiver.cpp:211]   --->   Operation 47 'add' 'add_ln211' <Predicate = (icmp_ln211)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln211 = store i7 %add_ln211, i7 %i" [receiver.cpp:211]   --->   Operation 48 'store' 'store_ln211' <Predicate = (icmp_ln211)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%arr_4_I_load = load i4 %arr_4_I_addr" [receiver.cpp:213]   --->   Operation 49 'load' 'arr_4_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i27 %arr_4_I_load" [receiver.cpp:213]   --->   Operation 50 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%arr_4_I_1_load = load i4 %arr_4_I_1_addr" [receiver.cpp:213]   --->   Operation 51 'load' 'arr_4_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln213_1 = sext i27 %arr_4_I_1_load" [receiver.cpp:213]   --->   Operation 52 'sext' 'sext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.40ns)   --->   "%add_ln213 = add i28 %sext_ln213_1, i28 %sext_ln213" [receiver.cpp:213]   --->   Operation 53 'add' 'add_ln213' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%arr_4_I_2_load = load i4 %arr_4_I_2_addr" [receiver.cpp:213]   --->   Operation 54 'load' 'arr_4_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln213_2 = sext i27 %arr_4_I_2_load" [receiver.cpp:213]   --->   Operation 55 'sext' 'sext_ln213_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%arr_4_I_3_load = load i4 %arr_4_I_3_addr" [receiver.cpp:213]   --->   Operation 56 'load' 'arr_4_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln213_3 = sext i27 %arr_4_I_3_load" [receiver.cpp:213]   --->   Operation 57 'sext' 'sext_ln213_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.40ns)   --->   "%add_ln213_1 = add i28 %sext_ln213_3, i28 %sext_ln213_2" [receiver.cpp:213]   --->   Operation 58 'add' 'add_ln213_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%arr_4_I_4_load = load i4 %arr_4_I_4_addr" [receiver.cpp:213]   --->   Operation 59 'load' 'arr_4_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln213_4 = sext i27 %arr_4_I_4_load" [receiver.cpp:213]   --->   Operation 60 'sext' 'sext_ln213_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%arr_4_I_5_load = load i4 %arr_4_I_5_addr" [receiver.cpp:213]   --->   Operation 61 'load' 'arr_4_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln213_5 = sext i27 %arr_4_I_5_load" [receiver.cpp:213]   --->   Operation 62 'sext' 'sext_ln213_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.40ns)   --->   "%add_ln213_2 = add i28 %sext_ln213_5, i28 %sext_ln213_4" [receiver.cpp:213]   --->   Operation 63 'add' 'add_ln213_2' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%arr_4_Q_load = load i4 %arr_4_Q_addr" [receiver.cpp:214]   --->   Operation 64 'load' 'arr_4_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i27 %arr_4_Q_load" [receiver.cpp:214]   --->   Operation 65 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%arr_4_Q_1_load = load i4 %arr_4_Q_1_addr" [receiver.cpp:214]   --->   Operation 66 'load' 'arr_4_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i27 %arr_4_Q_1_load" [receiver.cpp:214]   --->   Operation 67 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.40ns)   --->   "%add_ln214 = add i28 %sext_ln214_1, i28 %sext_ln214" [receiver.cpp:214]   --->   Operation 68 'add' 'add_ln214' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%arr_4_Q_2_load = load i4 %arr_4_Q_2_addr" [receiver.cpp:214]   --->   Operation 69 'load' 'arr_4_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i27 %arr_4_Q_2_load" [receiver.cpp:214]   --->   Operation 70 'sext' 'sext_ln214_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%arr_4_Q_3_load = load i4 %arr_4_Q_3_addr" [receiver.cpp:214]   --->   Operation 71 'load' 'arr_4_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i27 %arr_4_Q_3_load" [receiver.cpp:214]   --->   Operation 72 'sext' 'sext_ln214_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.40ns)   --->   "%add_ln214_1 = add i28 %sext_ln214_3, i28 %sext_ln214_2" [receiver.cpp:214]   --->   Operation 73 'add' 'add_ln214_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%arr_4_Q_4_load = load i4 %arr_4_Q_4_addr" [receiver.cpp:214]   --->   Operation 74 'load' 'arr_4_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln214_4 = sext i27 %arr_4_Q_4_load" [receiver.cpp:214]   --->   Operation 75 'sext' 'sext_ln214_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%arr_4_Q_5_load = load i4 %arr_4_Q_5_addr" [receiver.cpp:214]   --->   Operation 76 'load' 'arr_4_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln214_5 = sext i27 %arr_4_Q_5_load" [receiver.cpp:214]   --->   Operation 77 'sext' 'sext_ln214_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.40ns)   --->   "%add_ln214_2 = add i28 %sext_ln214_5, i28 %sext_ln214_4" [receiver.cpp:214]   --->   Operation 78 'add' 'add_ln214_2' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%arr_4_I_6_load = load i4 %arr_4_I_6_addr" [receiver.cpp:213]   --->   Operation 79 'load' 'arr_4_I_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln213_6 = sext i27 %arr_4_I_6_load" [receiver.cpp:213]   --->   Operation 80 'sext' 'sext_ln213_6' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%arr_4_I_7_load = load i4 %arr_4_I_7_addr" [receiver.cpp:213]   --->   Operation 81 'load' 'arr_4_I_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln213_7 = sext i27 %arr_4_I_7_load" [receiver.cpp:213]   --->   Operation 82 'sext' 'sext_ln213_7' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.40ns)   --->   "%add_ln213_3 = add i28 %sext_ln213_7, i28 %sext_ln213_6" [receiver.cpp:213]   --->   Operation 83 'add' 'add_ln213_3' <Predicate = (icmp_ln211)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%arr_4_Q_6_load = load i4 %arr_4_Q_6_addr" [receiver.cpp:214]   --->   Operation 84 'load' 'arr_4_Q_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln214_6 = sext i27 %arr_4_Q_6_load" [receiver.cpp:214]   --->   Operation 85 'sext' 'sext_ln214_6' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%arr_4_Q_7_load = load i4 %arr_4_Q_7_addr" [receiver.cpp:214]   --->   Operation 86 'load' 'arr_4_Q_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln214_7 = sext i27 %arr_4_Q_7_load" [receiver.cpp:214]   --->   Operation 87 'sext' 'sext_ln214_7' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.40ns)   --->   "%add_ln214_3 = add i28 %sext_ln214_7, i28 %sext_ln214_6" [receiver.cpp:214]   --->   Operation 88 'add' 'add_ln214_3' <Predicate = (icmp_ln211)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [receiver.cpp:211]   --->   Operation 90 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 91 'getelementptr' 'arr_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 92 'getelementptr' 'arr_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 93 'getelementptr' 'arr_5_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 94 'getelementptr' 'arr_5_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 95 'getelementptr' 'arr_5_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213, i4 %arr_5_I_addr" [receiver.cpp:213]   --->   Operation 96 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213_1, i4 %arr_5_I_1_addr" [receiver.cpp:213]   --->   Operation 97 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213_2, i4 %arr_5_I_2_addr" [receiver.cpp:213]   --->   Operation 98 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 99 'getelementptr' 'arr_5_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214, i4 %arr_5_Q_addr" [receiver.cpp:214]   --->   Operation 100 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214_1, i4 %arr_5_Q_1_addr" [receiver.cpp:214]   --->   Operation 101 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214_2, i4 %arr_5_Q_2_addr" [receiver.cpp:214]   --->   Operation 102 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 104 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213_3, i4 %arr_5_I_3_addr" [receiver.cpp:213]   --->   Operation 105 'store' 'store_ln213' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 106 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214_3, i4 %arr_5_Q_3_addr" [receiver.cpp:214]   --->   Operation 107 'store' 'store_ln214' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln211 = br void %for.body548.0.split" [receiver.cpp:211]   --->   Operation 108 'br' 'br_ln211' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_4_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_9                   (load             ) [ 0000]
lshr_ln               (partselect       ) [ 0000]
zext_ln211            (zext             ) [ 0111]
arr_4_I_addr          (getelementptr    ) [ 0110]
arr_4_I_1_addr        (getelementptr    ) [ 0110]
arr_4_Q_addr          (getelementptr    ) [ 0110]
arr_4_Q_1_addr        (getelementptr    ) [ 0110]
arr_4_I_2_addr        (getelementptr    ) [ 0110]
arr_4_I_3_addr        (getelementptr    ) [ 0110]
arr_4_Q_2_addr        (getelementptr    ) [ 0110]
arr_4_Q_3_addr        (getelementptr    ) [ 0110]
arr_4_I_4_addr        (getelementptr    ) [ 0110]
arr_4_I_5_addr        (getelementptr    ) [ 0110]
arr_4_Q_4_addr        (getelementptr    ) [ 0110]
arr_4_Q_5_addr        (getelementptr    ) [ 0110]
or_ln211              (or               ) [ 0000]
icmp_ln211            (icmp             ) [ 0111]
br_ln211              (br               ) [ 0000]
arr_4_I_6_addr        (getelementptr    ) [ 0110]
arr_4_I_7_addr        (getelementptr    ) [ 0110]
arr_4_Q_6_addr        (getelementptr    ) [ 0110]
arr_4_Q_7_addr        (getelementptr    ) [ 0110]
add_ln211             (add              ) [ 0000]
store_ln211           (store            ) [ 0000]
arr_4_I_load          (load             ) [ 0000]
sext_ln213            (sext             ) [ 0000]
arr_4_I_1_load        (load             ) [ 0000]
sext_ln213_1          (sext             ) [ 0000]
add_ln213             (add              ) [ 0101]
arr_4_I_2_load        (load             ) [ 0000]
sext_ln213_2          (sext             ) [ 0000]
arr_4_I_3_load        (load             ) [ 0000]
sext_ln213_3          (sext             ) [ 0000]
add_ln213_1           (add              ) [ 0101]
arr_4_I_4_load        (load             ) [ 0000]
sext_ln213_4          (sext             ) [ 0000]
arr_4_I_5_load        (load             ) [ 0000]
sext_ln213_5          (sext             ) [ 0000]
add_ln213_2           (add              ) [ 0101]
arr_4_Q_load          (load             ) [ 0000]
sext_ln214            (sext             ) [ 0000]
arr_4_Q_1_load        (load             ) [ 0000]
sext_ln214_1          (sext             ) [ 0000]
add_ln214             (add              ) [ 0101]
arr_4_Q_2_load        (load             ) [ 0000]
sext_ln214_2          (sext             ) [ 0000]
arr_4_Q_3_load        (load             ) [ 0000]
sext_ln214_3          (sext             ) [ 0000]
add_ln214_1           (add              ) [ 0101]
arr_4_Q_4_load        (load             ) [ 0000]
sext_ln214_4          (sext             ) [ 0000]
arr_4_Q_5_load        (load             ) [ 0000]
sext_ln214_5          (sext             ) [ 0000]
add_ln214_2           (add              ) [ 0101]
arr_4_I_6_load        (load             ) [ 0000]
sext_ln213_6          (sext             ) [ 0000]
arr_4_I_7_load        (load             ) [ 0000]
sext_ln213_7          (sext             ) [ 0000]
add_ln213_3           (add              ) [ 0101]
arr_4_Q_6_load        (load             ) [ 0000]
sext_ln214_6          (sext             ) [ 0000]
arr_4_Q_7_load        (load             ) [ 0000]
sext_ln214_7          (sext             ) [ 0000]
add_ln214_3           (add              ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln211    (specloopname     ) [ 0000]
arr_5_I_addr          (getelementptr    ) [ 0000]
arr_5_Q_addr          (getelementptr    ) [ 0000]
arr_5_I_1_addr        (getelementptr    ) [ 0000]
arr_5_Q_1_addr        (getelementptr    ) [ 0000]
arr_5_I_2_addr        (getelementptr    ) [ 0000]
store_ln213           (store            ) [ 0000]
store_ln213           (store            ) [ 0000]
store_ln213           (store            ) [ 0000]
arr_5_Q_2_addr        (getelementptr    ) [ 0000]
store_ln214           (store            ) [ 0000]
store_ln214           (store            ) [ 0000]
store_ln214           (store            ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
arr_5_I_3_addr        (getelementptr    ) [ 0000]
store_ln213           (store            ) [ 0000]
arr_5_Q_3_addr        (getelementptr    ) [ 0000]
store_ln214           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_4_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_4_I_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_5_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_4_Q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_4_Q_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_5_Q">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_4_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_4_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_5_I_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_4_Q_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_4_Q_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_5_Q_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_4_I_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_4_I_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_5_I_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_4_Q_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_4_Q_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_5_Q_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_4_I_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arr_4_I_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="arr_5_I_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="arr_4_Q_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="arr_4_Q_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="arr_5_Q_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arr_4_I_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="27" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="arr_4_I_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="27" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_1_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_4_Q_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="27" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="arr_4_Q_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arr_4_I_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="27" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_2_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="arr_4_I_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="27" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_3_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arr_4_Q_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="27" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="arr_4_Q_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="27" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arr_4_I_4_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="27" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_4_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="arr_4_I_5_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="27" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_5_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_2_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_3_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_4_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_5_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arr_4_Q_4_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="27" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_4_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="arr_4_Q_5_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="27" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_5_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_1_load/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_2_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_3_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_4_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_5_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="arr_4_I_6_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="27" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_6_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_6_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="arr_4_I_7_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="27" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_7_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_7_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="arr_4_Q_6_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="27" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_6_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="arr_4_Q_7_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="27" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_7_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_6_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_7_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="arr_5_I_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="28" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="2"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_addr/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="arr_5_Q_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="28" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="2"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_addr/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="arr_5_I_1_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="28" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="2"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_1_addr/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="arr_5_Q_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="28" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="2"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_1_addr/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="arr_5_I_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="28" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="2"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_2_addr/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln213_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="28" slack="1"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln213_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="28" slack="1"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln213_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="28" slack="1"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="arr_5_Q_2_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="28" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="2"/>
<pin id="351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_2_addr/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln214_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="28" slack="1"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln214_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="28" slack="1"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln214_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="28" slack="1"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="arr_5_I_3_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="28" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="2"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_3_addr/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln213_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="28" slack="1"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="arr_5_Q_3_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="28" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="2"/>
<pin id="389" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_3_addr/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln214_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="28" slack="1"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln0_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_9_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="lshr_ln_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="0" index="3" bw="4" slack="0"/>
<pin id="411" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln211_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln211_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln211/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln211_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln211_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln211_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln213_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="27" slack="0"/>
<pin id="461" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln213_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="27" slack="0"/>
<pin id="465" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln213_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="27" slack="0"/>
<pin id="469" dir="0" index="1" bw="27" slack="0"/>
<pin id="470" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln213_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="27" slack="0"/>
<pin id="475" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln213_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="27" slack="0"/>
<pin id="479" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln213_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="27" slack="0"/>
<pin id="483" dir="0" index="1" bw="27" slack="0"/>
<pin id="484" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln213_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="27" slack="0"/>
<pin id="489" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_4/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln213_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="27" slack="0"/>
<pin id="493" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_5/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln213_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="27" slack="0"/>
<pin id="497" dir="0" index="1" bw="27" slack="0"/>
<pin id="498" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_2/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln214_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="27" slack="0"/>
<pin id="503" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln214_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="27" slack="0"/>
<pin id="507" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_1/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln214_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="27" slack="0"/>
<pin id="511" dir="0" index="1" bw="27" slack="0"/>
<pin id="512" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln214_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="27" slack="0"/>
<pin id="517" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_2/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln214_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="27" slack="0"/>
<pin id="521" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_3/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln214_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="27" slack="0"/>
<pin id="525" dir="0" index="1" bw="27" slack="0"/>
<pin id="526" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln214_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="27" slack="0"/>
<pin id="531" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_4/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln214_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="27" slack="0"/>
<pin id="535" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_5/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln214_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="27" slack="0"/>
<pin id="539" dir="0" index="1" bw="27" slack="0"/>
<pin id="540" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln213_6_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="27" slack="0"/>
<pin id="545" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_6/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln213_7_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="27" slack="0"/>
<pin id="549" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_7/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln213_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="27" slack="0"/>
<pin id="553" dir="0" index="1" bw="27" slack="0"/>
<pin id="554" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln214_6_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="27" slack="0"/>
<pin id="559" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_6/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln214_7_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="27" slack="0"/>
<pin id="563" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_7/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln214_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="27" slack="0"/>
<pin id="567" dir="0" index="1" bw="27" slack="0"/>
<pin id="568" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_3/2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="578" class="1005" name="zext_ln211_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="2"/>
<pin id="580" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln211 "/>
</bind>
</comp>

<comp id="590" class="1005" name="arr_4_I_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="arr_4_I_1_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_1_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="arr_4_Q_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="1"/>
<pin id="602" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="arr_4_Q_1_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_1_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="arr_4_I_2_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_2_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="arr_4_I_3_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_3_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="arr_4_Q_2_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="1"/>
<pin id="622" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_2_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="arr_4_Q_3_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="1"/>
<pin id="627" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_3_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="arr_4_I_4_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_4_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="arr_4_I_5_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_5_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="arr_4_Q_4_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_4_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="arr_4_Q_5_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_5_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln211_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln211 "/>
</bind>
</comp>

<comp id="654" class="1005" name="arr_4_I_6_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="1"/>
<pin id="656" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_6_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="arr_4_I_7_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_7_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="arr_4_Q_6_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="1"/>
<pin id="666" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_6_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="arr_4_Q_7_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="1"/>
<pin id="671" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_7_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln213_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="28" slack="1"/>
<pin id="676" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln213_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="28" slack="1"/>
<pin id="681" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="add_ln213_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="28" slack="1"/>
<pin id="686" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln214_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="28" slack="1"/>
<pin id="691" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln214_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="28" slack="1"/>
<pin id="696" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln214_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="28" slack="1"/>
<pin id="701" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln213_3_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="28" slack="1"/>
<pin id="706" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln214_3_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="28" slack="1"/>
<pin id="711" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="126" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="133" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="154" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="161" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="112" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="119" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="140" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="147" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="192" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="199" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="268" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="275" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="10" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="294" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="308" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="322" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="301" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="315" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="347" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="431"><net_src comp="416" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="432"><net_src comp="416" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="433"><net_src comp="416" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="434"><net_src comp="416" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="435"><net_src comp="416" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="440"><net_src comp="403" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="403" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="93" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="106" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="459" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="168" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="174" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="473" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="180" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="186" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="487" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="206" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="212" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="501" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="218" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="224" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="515" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="230" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="236" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="249" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="262" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="543" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="282" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="288" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="557" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="82" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="581"><net_src comp="416" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="593"><net_src comp="86" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="598"><net_src comp="99" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="603"><net_src comp="112" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="608"><net_src comp="119" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="613"><net_src comp="126" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="618"><net_src comp="133" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="623"><net_src comp="140" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="628"><net_src comp="147" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="633"><net_src comp="154" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="638"><net_src comp="161" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="643"><net_src comp="192" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="648"><net_src comp="199" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="653"><net_src comp="442" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="242" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="662"><net_src comp="255" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="667"><net_src comp="268" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="672"><net_src comp="275" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="677"><net_src comp="467" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="682"><net_src comp="481" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="687"><net_src comp="495" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="692"><net_src comp="509" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="697"><net_src comp="523" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="702"><net_src comp="537" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="707"><net_src comp="551" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="712"><net_src comp="565" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="392" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_5_I | {3 }
	Port: arr_5_Q | {3 }
	Port: arr_5_I_1 | {3 }
	Port: arr_5_Q_1 | {3 }
	Port: arr_5_I_2 | {3 }
	Port: arr_5_Q_2 | {3 }
	Port: arr_5_I_3 | {3 }
	Port: arr_5_Q_3 | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_I_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_15 : arr_4_Q_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		lshr_ln : 2
		zext_ln211 : 3
		arr_4_I_addr : 4
		arr_4_I_load : 5
		arr_4_I_1_addr : 4
		arr_4_I_1_load : 5
		arr_4_Q_addr : 4
		arr_4_Q_1_addr : 4
		arr_4_I_2_addr : 4
		arr_4_I_3_addr : 4
		arr_4_Q_2_addr : 4
		arr_4_Q_3_addr : 4
		arr_4_I_4_addr : 4
		arr_4_I_5_addr : 4
		arr_4_I_2_load : 5
		arr_4_I_3_load : 5
		arr_4_I_4_load : 5
		arr_4_I_5_load : 5
		arr_4_Q_4_addr : 4
		arr_4_Q_5_addr : 4
		arr_4_Q_load : 5
		arr_4_Q_1_load : 5
		arr_4_Q_2_load : 5
		arr_4_Q_3_load : 5
		arr_4_Q_4_load : 5
		arr_4_Q_5_load : 5
		or_ln211 : 2
		icmp_ln211 : 2
		br_ln211 : 3
		arr_4_I_6_addr : 4
		arr_4_I_6_load : 5
		arr_4_I_7_addr : 4
		arr_4_I_7_load : 5
		arr_4_Q_6_addr : 4
		arr_4_Q_7_addr : 4
		arr_4_Q_6_load : 5
		arr_4_Q_7_load : 5
		add_ln211 : 2
		store_ln211 : 3
	State 2
		sext_ln213 : 1
		sext_ln213_1 : 1
		add_ln213 : 2
		sext_ln213_2 : 1
		sext_ln213_3 : 1
		add_ln213_1 : 2
		sext_ln213_4 : 1
		sext_ln213_5 : 1
		add_ln213_2 : 2
		sext_ln214 : 1
		sext_ln214_1 : 1
		add_ln214 : 2
		sext_ln214_2 : 1
		sext_ln214_3 : 1
		add_ln214_1 : 2
		sext_ln214_4 : 1
		sext_ln214_5 : 1
		add_ln214_2 : 2
		sext_ln213_6 : 1
		sext_ln213_7 : 1
		add_ln213_3 : 2
		sext_ln214_6 : 1
		sext_ln214_7 : 1
		add_ln214_3 : 2
	State 3
		store_ln213 : 1
		store_ln213 : 1
		store_ln213 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln213 : 1
		store_ln214 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln211_fu_448  |    0    |    14   |
|          |   add_ln213_fu_467  |    0    |    34   |
|          |  add_ln213_1_fu_481 |    0    |    34   |
|          |  add_ln213_2_fu_495 |    0    |    34   |
|    add   |   add_ln214_fu_509  |    0    |    34   |
|          |  add_ln214_1_fu_523 |    0    |    34   |
|          |  add_ln214_2_fu_537 |    0    |    34   |
|          |  add_ln213_3_fu_551 |    0    |    34   |
|          |  add_ln214_3_fu_565 |    0    |    34   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln211_fu_442  |    0    |    14   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_406   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln211_fu_416  |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |   or_ln211_fu_436   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln213_fu_459  |    0    |    0    |
|          | sext_ln213_1_fu_463 |    0    |    0    |
|          | sext_ln213_2_fu_473 |    0    |    0    |
|          | sext_ln213_3_fu_477 |    0    |    0    |
|          | sext_ln213_4_fu_487 |    0    |    0    |
|          | sext_ln213_5_fu_491 |    0    |    0    |
|          |  sext_ln214_fu_501  |    0    |    0    |
|   sext   | sext_ln214_1_fu_505 |    0    |    0    |
|          | sext_ln214_2_fu_515 |    0    |    0    |
|          | sext_ln214_3_fu_519 |    0    |    0    |
|          | sext_ln214_4_fu_529 |    0    |    0    |
|          | sext_ln214_5_fu_533 |    0    |    0    |
|          | sext_ln213_6_fu_543 |    0    |    0    |
|          | sext_ln213_7_fu_547 |    0    |    0    |
|          | sext_ln214_6_fu_557 |    0    |    0    |
|          | sext_ln214_7_fu_561 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   300   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln213_1_reg_679 |   28   |
|  add_ln213_2_reg_684 |   28   |
|  add_ln213_3_reg_704 |   28   |
|   add_ln213_reg_674  |   28   |
|  add_ln214_1_reg_694 |   28   |
|  add_ln214_2_reg_699 |   28   |
|  add_ln214_3_reg_709 |   28   |
|   add_ln214_reg_689  |   28   |
|arr_4_I_1_addr_reg_595|    4   |
|arr_4_I_2_addr_reg_610|    4   |
|arr_4_I_3_addr_reg_615|    4   |
|arr_4_I_4_addr_reg_630|    4   |
|arr_4_I_5_addr_reg_635|    4   |
|arr_4_I_6_addr_reg_654|    4   |
|arr_4_I_7_addr_reg_659|    4   |
| arr_4_I_addr_reg_590 |    4   |
|arr_4_Q_1_addr_reg_605|    4   |
|arr_4_Q_2_addr_reg_620|    4   |
|arr_4_Q_3_addr_reg_625|    4   |
|arr_4_Q_4_addr_reg_640|    4   |
|arr_4_Q_5_addr_reg_645|    4   |
|arr_4_Q_6_addr_reg_664|    4   |
|arr_4_Q_7_addr_reg_669|    4   |
| arr_4_Q_addr_reg_600 |    4   |
|       i_reg_571      |    7   |
|  icmp_ln211_reg_650  |    1   |
|  zext_ln211_reg_578  |   64   |
+----------------------+--------+
|         Total        |   360  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_168 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_282 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   300  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   360  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   360  |   444  |
+-----------+--------+--------+--------+
