m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/simulation/modelsim
Edut
Z1 w1632923156
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/DUT.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/DUT.vhdl
l0
L3 1
V1VQc@Pg2l`;D_02=4bfjH3
!s100 mCN7?4@W>]of5zYcdAh4X3
Z6 OV;C;2020.1;71
31
Z7 !s110 1632923287
!i10b 1
Z8 !s108 1632923287.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/DUT.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/DUT.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 1VQc@Pg2l`;D_02=4bfjH3
!i122 1
l17
L8 24
V>>kcHmSo@9<m9[UWk2z5b0
!s100 hYemfaTXRCJW98o[HY@cJ3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Esequence_generator_behavior
R1
R2
R3
!i122 0
R0
Z13 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/Sequence-Generator-Behavioral.vhdl
Z14 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/Sequence-Generator-Behavioral.vhdl
l0
L4 1
V@9H[YoTgi8oBm^k0g>7de3
!s100 mXohCmH=kDVLYTd`V;CKK1
R6
31
R7
!i10b 1
Z15 !s108 1632923286.000000
Z16 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/Sequence-Generator-Behavioral.vhdl|
Z17 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/Sequence-Generator-Behavioral.vhdl|
!i113 1
R11
R12
Abehav
R2
R3
DEx4 work 27 sequence_generator_behavior 0 22 @9H[YoTgi8oBm^k0g>7de3
!i122 0
l25
L12 49
VeEQSV]:g:DT3EN28zn=fa0
!s100 Q@GHTEfBA1[R]NDJIhmFF0
R6
31
R7
!i10b 1
R15
R16
R17
!i113 1
R11
R12
Etestbench
R1
R3
R2
!i122 2
R0
Z18 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/testbench.vhdl
Z19 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R8
Z20 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
VL]^PMZAn3aeF3NDdK;CY<0
!s100 b_SSSn?4nH91_?`aD`AW50
R6
31
R7
!i10b 1
R8
R20
Z21 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Behavioral/testbench.vhdl|
!i113 1
R11
R12
