AR registro behavioral C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/registro.vhd sub00/vhpl05 1421854299
EN asm NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/asm.vhd sub00/vhpl06 1421854302
AR asm behavioral C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/asm.vhd sub00/vhpl07 1421854303
EN test_basica NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/test.vhd sub00/vhpl08 1421854304
AR rams circuito C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/ram.vhd sub00/vhpl01 1421854301
EN flipflop NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/flipflop.vhd sub00/vhpl02 1421854296
EN rams NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/ram.vhd sub00/vhpl00 1421854300
AR flipflop behavioral C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/flipflop.vhd sub00/vhpl03 1421854297
EN registro NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/registro.vhd sub00/vhpl04 1421854298
