from __future__ import absolute_import, print_function

import sys

from myhdl import intbv, Signal, ResetSignal, always_seq, instance, delay, \
    Simulation, StopSimulation
from myhdl.conversion import analyze, verify


class MyIntf(object):
    def __init__(self):
        self.x = Signal(intbv(2, min=0, max=16))
        self.y = Signal(intbv(3, min=0, max=18))


def m_one_level(clock, reset, ia, ib):

    @always_seq(clock.posedge, reset=reset)
    def rtl():
        ia.x.next = ib.x + 1
        ia.y.next = ib.y + 1

    return rtl


def m_two_level(clock, reset, ia, ib):

    ic, ie = (MyIntf(), MyIntf())
    g_one = m_one_level(clock, reset, ic, ie)

    @always_seq(clock.posedge, reset=reset)
    def rtl():
        ia.x.next = ib.x + ic.x
        ia.y.next = ib.y + ic.y

    return g_one, rtl


def c_testbench_one():
    clock = Signal(bool(0))
    reset = ResetSignal(0, active=0, async=True)
    ia = MyIntf()
    ib = MyIntf()

    tb_dut = m_one_level(clock, reset, ia, ib)

    @instance
    def tb_clk():
        clock.next = False
        yield delay(10)
        while True:
            clock.next = not clock
            yield delay(10)

    @instance
    def tb_stim():
        reset.next = False
        yield delay(17)
        reset.next = True
        yield delay(17)
        for _ in range(7):
            yield clock.posedge
        assert ia.x == 3
        assert ia.y == 4
        print(("%d %d %d %d" % (ia.x, ia.y, ib.x, ib.y)))
        raise StopSimulation

    return tb_dut, tb_clk, tb_stim


def c_testbench_two():
    clock = Signal(bool(0))
    reset = ResetSignal(0, active=0, async=True)
    ia = MyIntf()
    ib = MyIntf()

    tb_dut = m_two_level(clock, reset, ia, ib)

    @instance
    def tb_clk():
        clock.next = False
        yield delay(10)
        while True:
            clock.next = not clock
            yield delay(10)

    @instance
    def tb_stim():
        reset.next = False
        yield delay(17)
        reset.next = True
        yield delay(17)
        for _ in range(7):
            yield clock.posedge
        assert ia.x == 5
        assert ia.y == 7
        print(("%d %d %d %d" % (ia.x, ia.y, ib.x, ib.y)))
        raise StopSimulation

    return tb_dut, tb_clk, tb_stim


def test_one_level_analyze():
    clock = Signal(bool(0))
    reset = ResetSignal(0, active=0, async=True)
    ia = MyIntf()
    ib = MyIntf()
    analyze(m_one_level, clock, reset, ia, ib)


def test_one_level_verify():
    assert verify(c_testbench_one) == 0


def test_two_level_analyze():
    clock = Signal(bool(0))
    reset = ResetSignal(0, active=0, async=True)
    ia = MyIntf()
    ib = MyIntf()
    analyze(m_two_level, clock, reset, ia, ib)


def test_two_level_verify():
    assert verify(c_testbench_two) == 0


if __name__ == '__main__':
    print((sys.argv[1]))
    verify.simulator = analyze.simulator = sys.argv[1]
    Simulation(c_testbench_one()).run()
    Simulation(c_testbench_two()).run()
    print((verify(c_testbench_one)))
    print((verify(c_testbench_two)))
