Commands to execute tool:
set -e;
echo '  'Creating target-1-zynq/util_wkr.edf with top == util_wkr_c1\; details in target-1-zynq/vivado-util_wkr.out.;
if test -f vivado.jou ;
then mv -f vivado.jou vivado.jou.bak ;
fi;
echo Doing Vivado compile ;
rm -f util_wkr-imports.tcl;
echo puts '"'Assignments for  fixed_float local source files'"' >> util_wkr-imports.tcl;
echo add_files_set_lib  fixed_float '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_float_types_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_body.vhd '"' >> util_wkr-imports.tcl;
echo puts '"'Assignments for  bsv local source files'"' >> util_wkr-imports.tcl;
echo add_files_set_lib  bsv '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2X.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/bsv_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BRAM1Load.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassCrossingWire.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassWire.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockDiv.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockInverter.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/Counter.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO1.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO10.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO20.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeReset0.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeResetA.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetEither.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetInverter.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetToBool.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/RevertReg.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SizedFIFO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncBit.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncFIFO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncHandshake.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncPulse.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncRegister.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncReset0.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncResetA.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/TriState.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkCRC32.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkLCDController.v '"' >> util_wkr-imports.tcl;
echo puts '"'Assignments for  ocpi local source files'"' >> util_wkr-imports.tcl;
echo add_files_set_lib  ocpi '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocp_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocpi_worker.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/property_decoder.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/decoder.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/readback.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/props_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/master.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/slave.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_master.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_slave.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/message_bounds.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/clock_limiter.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/raw_arb.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_array_property.vhd '"' >> util_wkr-imports.tcl;
echo puts '"'Assignments for  util local source files'"' >> util_wkr-imports.tcl;
echo add_files_set_lib  util '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/types_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer_internal.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg_internal.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM2.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1BE.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd_internal.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFOD.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_1.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_1.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/dac_fifo.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/clock_forward.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_N.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/spi.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_N.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_N.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/srl_fifo.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/SyncRegister.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/buffer_clock_global.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/trace_buffer_ulong.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_1.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/sync_status.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flag_cross_domain.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/adc_fifo.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/zlm_detector.vhd '"' >> util_wkr-imports.tcl;
echo puts '"'Assignments for util_wkr local source files'"' >> util_wkr-imports.tcl;
echo add_files_set_lib util_wkr '"'util_wkr-defs.vhd generics.vhd util_wkr-impl.vhd ../util_wkr.vhd'"' >> util_wkr-imports.tcl;
echo puts '"'Search paths for util_wkr local files'"' >> util_wkr-imports.tcl;
echo set_property include_dirs '"'[get_property include_dirs [current_fileset]]  .   ..   ../gen   /home/user/opencpi/ocpi_util/cdk/include/hdl '"' [current_fileset] >> util_wkr-imports.tcl;
echo puts '"'[get_property include_dirs [current_fileset]]'"' >> util_wkr-imports.tcl;
set -e;
. /opt/Xilinx/Vivado/2017.1/.settings64-Vivado.sh ;
export LM_LICENSE_FILE=2100@license_server;
vivado -mode batch -source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-synth.tcl -nolog -journal vivado.jou -tclargs tcl_imports=util_wkr-imports.tcl artifact='util_wkr.edf' hdl_mode='worker' top_mod='util_wkr_c1' synth_part='xc7z020' synth_opts='-part xc7z020 -top util_wkr_c1 -mode out_of_context' edif_opts='';

Output from executing commands above:
  Creating target-1-zynq/util_wkr.edf with top == util_wkr_c1; details in target-1-zynq/vivado-util_wkr.out.
Doing Vivado compile

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-synth.tcl
# source $env(OCPI_CDK_DIR)/include/hdl/vivado-util.tcl
## proc parse_args {arguments} {
##   foreach i $arguments {
##     set assignment [split $i =]
##     if {[llength $assignment] != 2} {
##       puts "Invalid assignment \"$assignment\". tclargs must be in the following format: variablename=value"
##       exit 2
##     }
##     set var_name [lindex $assignment 0]
##     upvar 1 $var_name var
##     set var_value [lindex $assignment 1]
##     set var $var_value
##   }
## }
## proc add_files_set_lib {library f} {
##   add_files $f -quiet
##   set_property LIBRARY $library [get_files $f -quiet] -quiet 
## }
## proc read_edif_or_dcp {f} {
##   if {[string match *.edf $f] || [string match *.edn $f] || [string match *.ngc $f]} {
##     read_edif $f
##   } elseif {[string match *.dcp $f]} {
##     read_checkpoint $f
##   } else {
##     puts "File $f is not an EDIF, NGC, DCP or XCI file. This may cause problems."
##     add_files $f
##   }
## }
# set tcl_imports              "" 
# set artifact                 "" 
# set hdl_mode                 ""  
# set top_mod                  ""  
# set synth_part               ""
# set synth_opts               ""
# set edif_opts                ""
# parse_args $argv
# create_project -part $synth_part -force [file rootname [file tail $artifact]] [file dirname $artifact]
# set_property top $top_mod [current_fileset]
# set_property source_mgmt_mode None [current_project]
# if {[string equal $hdl_mode container]} {
#   set mode default
# } else {
# # For everything else, we will use out_of_context
#   set mode out_of_context
# }
# set initial_time [clock seconds]
# if {[info exists tcl_imports] && [string length $tcl_imports)] > 0} {
#   source $tcl_imports
# }
## puts "Assignments for fixed_float local source files"
Assignments for fixed_float local source files
## add_files_set_lib fixed_float " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_float_types_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_body.vhd "
## puts "Assignments for bsv local source files"
Assignments for bsv local source files
## add_files_set_lib bsv " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2X.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/bsv_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BRAM1Load.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassCrossingWire.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassWire.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockDiv.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockInverter.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/Counter.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO1.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO10.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO20.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeReset0.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeResetA.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetEither.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetInverter.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetToBool.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/RevertReg.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SizedFIFO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncBit.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncFIFO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncHandshake.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncPulse.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncRegister.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncReset0.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncResetA.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/TriState.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkCRC32.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkLCDController.v "
## puts "Assignments for ocpi local source files"
Assignments for ocpi local source files
## add_files_set_lib ocpi " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocp_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocpi_worker.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/property_decoder.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/decoder.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/readback.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/props_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/master.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/slave.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_master.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_slave.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/message_bounds.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/clock_limiter.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/raw_arb.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_array_property.vhd "
## puts "Assignments for util local source files"
Assignments for util local source files
## add_files_set_lib util " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/types_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer_internal.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg_internal.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM2.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1BE.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd_internal.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFOD.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_1.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_1.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/dac_fifo.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/clock_forward.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_N.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/spi.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_N.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_N.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/srl_fifo.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/SyncRegister.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/buffer_clock_global.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/trace_buffer_ulong.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_1.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/sync_status.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flag_cross_domain.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/adc_fifo.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/zlm_detector.vhd "
## puts "Assignments for util_wkr local source files"
Assignments for util_wkr local source files
## add_files_set_lib util_wkr "util_wkr-defs.vhd generics.vhd util_wkr-impl.vhd ../util_wkr.vhd"
## puts "Search paths for util_wkr local files"
Search paths for util_wkr local files
## set_property include_dirs "[get_property include_dirs [current_fileset]] . .. ../gen /home/user/opencpi/ocpi_util/cdk/include/hdl " [current_fileset]
## puts "[get_property include_dirs [current_fileset]]"
/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/gen /home/user/opencpi/ocpi_util/cdk/include/hdl
# report_compile_order -used_in synthesis
INFO: [Vivado 12-3442] The output from report_compile_order is primarily targeted for human readability and ease of use. The 'get_files' command, with the -compile_order and -used_in options, produces this same information in a format that is better suited for automated scripts.
Source compile order for 'synthesis' with fileset 'sources_1' in source management mode 'None':
Index  File Name                          Used_In      File_Type  Library      Ngc Wrapper  Full Path Name
-----  ---------------------------------  -----------  ---------  -----------  -----------  ---------------------------------------------------------------------------------------------------------------------------------------
1      fixed_float_types_pkg.vhd          Synth & Sim  VHDL       fixed_float  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_float_types_pkg.vhd
2      fixed_pkg.vhd                      Synth & Sim  VHDL       fixed_float  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_pkg.vhd
3      float_pkg.vhd                      Synth & Sim  VHDL       fixed_float  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_pkg.vhd
4      fixed_body.vhd                     Synth & Sim  VHDL       fixed_float  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_body.vhd
5      float_body.vhd                     Synth & Sim  VHDL       fixed_float  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_body.vhd
6      FIFO2X.v                           Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2X.v
7      bsv_pkg.vhd                        Synth & Sim  VHDL       bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/bsv_pkg.vhd
8      BRAM1Load.v                        Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BRAM1Load.v
9      BypassCrossingWire.v               Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassCrossingWire.v
10     BypassWire.v                       Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassWire.v
11     ClockDiv.v                         Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockDiv.v
12     ClockInverter.v                    Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockInverter.v
13     Counter.v                          Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/Counter.v
14     FIFO1.v                            Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO1.v
15     FIFO10.v                           Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO10.v
16     FIFO2.v                            Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2.v
17     FIFO20.v                           Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO20.v
18     MakeReset0.v                       Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeReset0.v
19     MakeResetA.v                       Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeResetA.v
20     ResetEither.v                      Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetEither.v
21     ResetInverter.v                    Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetInverter.v
22     ResetToBool.v                      Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetToBool.v
23     RevertReg.v                        Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/RevertReg.v
24     SizedFIFO.v                        Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SizedFIFO.v
25     SyncBit.v                          Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncBit.v
26     SyncFIFO.v                         Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncFIFO.v
27     SyncHandshake.v                    Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncHandshake.v
28     SyncPulse.v                        Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncPulse.v
29     SyncRegister.v                     Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncRegister.v
30     SyncReset0.v                       Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncReset0.v
31     SyncResetA.v                       Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncResetA.v
32     TriState.v                         Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/TriState.v
33     mkCRC32.v                          Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkCRC32.v
34     mkLCDController.v                  Synth & Sim  Verilog    bsv          No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkLCDController.v
35     ocp_pkg.vhd                        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocp_pkg.vhd
36     types_pkg.vhd                      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_pkg.vhd
37     util_pkg.vhd                       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_pkg.vhd
38     wci_pkg.vhd                        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_pkg.vhd
39     wsi_pkg.vhd                        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_pkg.vhd
40     ocpi_worker.vhd                    Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocpi_worker.vhd
41     util_body.vhd                      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_body.vhd
42     types_body.vhd                     Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_body.vhd
43     wci_body.vhd                       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_body.vhd
44     wsi_body.vhd                       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_body.vhd
45     property_decoder.vhd               Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/property_decoder.vhd
46     decoder.vhd                        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/decoder.vhd
47     readback.vhd                       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/readback.vhd
48     no_props_decoder.vhd               Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd
49     props_pkg.vhd                      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/props_pkg.vhd
50     master.vhd                         Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/master.vhd
51     slave.vhd                          Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/slave.vhd
52     part_master.vhd                    Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_master.vhd
53     part_slave.vhd                     Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_slave.vhd
54     message_bounds.vhd                 Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/message_bounds.vhd
55     clock_limiter.vhd                  Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/clock_limiter.vhd
56     raw_arb.vhd                        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/raw_arb.vhd
57     bool_property.vhd                  Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_property.vhd
58     bool_array_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_array_property.vhd
59     bool_read_property.vhd             Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_property.vhd
60     bool_read_array_property.vhd       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_array_property.vhd
61     char_property.vhd                  Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_property.vhd
62     char_array_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_array_property.vhd
63     char_read_property.vhd             Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_property.vhd
64     char_read_array_property.vhd       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_array_property.vhd
65     double_property.vhd                Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_property.vhd
66     double_array_property.vhd          Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_array_property.vhd
67     double_read_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_property.vhd
68     double_read_array_property.vhd     Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_array_property.vhd
69     float_property.vhd                 Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_property.vhd
70     float_array_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_array_property.vhd
71     float_read_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_property.vhd
72     float_read_array_property.vhd      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_array_property.vhd
73     short_property.vhd                 Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_property.vhd
74     short_array_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_array_property.vhd
75     short_read_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_property.vhd
76     short_read_array_property.vhd      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_array_property.vhd
77     long_property.vhd                  Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_property.vhd
78     long_array_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_array_property.vhd
79     long_read_property.vhd             Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_property.vhd
80     long_read_array_property.vhd       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_array_property.vhd
81     uchar_property.vhd                 Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_property.vhd
82     uchar_array_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_array_property.vhd
83     uchar_read_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_property.vhd
84     uchar_read_array_property.vhd      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_array_property.vhd
85     ulong_property.vhd                 Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_property.vhd
86     ulong_array_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_array_property.vhd
87     ulong_read_property.vhd            Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_property.vhd
88     ulong_read_array_property.vhd      Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_array_property.vhd
89     ushort_property.vhd                Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_property.vhd
90     ushort_array_property.vhd          Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_array_property.vhd
91     ushort_read_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_property.vhd
92     ushort_read_array_property.vhd     Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_array_property.vhd
93     longlong_property.vhd              Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_property.vhd
94     longlong_array_property.vhd        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_array_property.vhd
95     longlong_read_property.vhd         Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_property.vhd
96     longlong_read_array_property.vhd   Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_array_property.vhd
97     ulonglong_property.vhd             Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_property.vhd
98     ulonglong_array_property.vhd       Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_array_property.vhd
99     ulonglong_read_property.vhd        Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_property.vhd
100    ulonglong_read_array_property.vhd  Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_array_property.vhd
101    string_property.vhd                Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_property.vhd
102    string_array_property.vhd          Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_array_property.vhd
103    string_read_property.vhd           Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_property.vhd
104    string_read_array_property.vhd     Synth & Sim  VHDL       ocpi         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_array_property.vhd
105    types_pkg.vhd                      Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/types_pkg.vhd
106    util_pkg.vhd                       Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_pkg.vhd
107    flush_writer_internal.v            Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer_internal.v
108    plusarg_internal.v                 Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg_internal.v
109    BRAM2.v                            Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM2.v
110    DNA_PORT.v                         Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v
111    BRAM1BE.v                          Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1BE.v
112    BRAM1.v                            Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1.v
113    cwd_internal.v                     Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd_internal.v
114    arSRLFIFO.v                        Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFO.v
115    ROM.v                              Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v
116    arSRLFIFOD.v                       Synth & Sim  Verilog    util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFOD.v
117    BUFFER_IN_1.vhd                    Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_1.vhd
118    TSINOUT_1.vhd                      Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_1.vhd
119    dac_fifo.vhd                       Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/dac_fifo.vhd
120    clock_forward.vhd                  Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/clock_forward.vhd
121    BUFFER_OUT_N.vhd                   Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_N.vhd
122    spi.vhd                            Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/spi.vhd
123    cwd.vhd                            Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd.vhd
124    BUFFER_IN_N.vhd                    Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_N.vhd
125    TSINOUT_N.vhd                      Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_N.vhd
126    srl_fifo.vhd                       Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/srl_fifo.vhd
127    SyncRegister.vhd                   Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/SyncRegister.vhd
128    buffer_clock_global.vhd            Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/buffer_clock_global.vhd
129    trace_buffer_ulong.vhd             Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/trace_buffer_ulong.vhd
130    BUFFER_OUT_1.vhd                   Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_1.vhd
131    plusarg.vhd                        Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg.vhd
132    util_body.vhd                      Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_body.vhd
133    sync_status.vhd                    Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/sync_status.vhd
134    flag_cross_domain.vhd              Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flag_cross_domain.vhd
135    adc_fifo.vhd                       Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/adc_fifo.vhd
136    flush_writer.vhd                   Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer.vhd
137    zlm_detector.vhd                   Synth & Sim  VHDL       util         No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/zlm_detector.vhd
138    util_wkr-defs.vhd                  Synth & Sim  VHDL       util_wkr     No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-defs.vhd
139    generics.vhd                       Synth & Sim  VHDL       util_wkr     No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/generics.vhd
140    util_wkr-impl.vhd                  Synth & Sim  VHDL       util_wkr     No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd
141    util_wkr.vhd                       Synth & Sim  VHDL       util_wkr     No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/util_wkr.vhd


Constraint evaluation order for 'synthesis' with fileset 'sources_1' & with fileset 'constrs_1':
Index  File Name  Used_In  Scoped_To_Ref  Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ---------  -------  -------------  ---------------  ----------------  --------------  --------------
< empty >


Missing instances for 'synthesis' with fileset 'sources_1':
< empty >


# set done_load_files_time [clock seconds]
# set post_synth "puts \"Synthesis complete.\" ; "
# set synth_command ""
# switch -regex $hdl_mode {
#   core|worker|platform|config|assembly|container {
#     # Create a netlist EDIF file. -security_mode all tells Vivado to encrypt
#     # the entire design in a single netlist if any portions of the design
#     # require encrpytion. This prevents the need for splitting up netlists
#     # into encrypted and unencrypted segments. If none of the design requires
#     # encryption, it will remain plain text.
#     set post_synth "$post_synth write_edif -force $artifact $edif_opts -security_mode all ;"
#     set post_synth "$post_synth report_utilization ;"
#     set post_synth "$post_synth report_timing ;"
#     set post_synth "$post_synth report_clock_networks ;"
#     set post_synth "$post_synth report_design_analysis ;"
#   }
#   library {
#     puts "Adding options specific to primitive libraries"
#     # For primitive libraries, we limit this to RTL elaboration only and
#     # discard the results.
#     if {![info exists hdl_no_elab] || ![string equal $hdl_no_elab true]} {
#       # Elaboration in vivado is slow. We want to provide the option NOT to elaborate at all
#       if {[info exists module] && [string length $module] > 0} {
#       } else {
#         set module onewire
#         read_verilog $env(OCPI_CDK_DIR)/include/hdl/onewire.v
#       }
#       set synth_opts "$synth_opts -top $module"
#       set post_synth "$post_synth puts \"Not writing checkpoint since doing -rtl only\" ;"
#     }
#   }
# }
# set synth_command "synth_design $synth_opts"
# puts "Running synthesis command: $synth_command"
Running synthesis command: synth_design -part xc7z020 -top util_wkr_c1 -mode out_of_context
# set synth_start_time [clock seconds]
# eval "$synth_command"
Command: synth_design -part xc7z020 -top util_wkr_c1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2740 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v:22]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.367 ; gain = 81.160 ; free physical = 6324 ; free virtual = 54521
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'util_wkr_c1' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:279]
	Parameter ocpi_debug bound to: 1'b1 
	Parameter ocpi_endian bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'util_wkr_rv_c1' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:205]
	Parameter ocpi_debug bound to: 1'b1 
	Parameter ocpi_endian bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_wkr_wci' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:159]
	Parameter ocpi_debug bound to: 1'b1 
	Parameter endian bound to: 1 - type: integer 
	Parameter worker bound to: 70'b0000000000000000000000000000101000000000000000000000000000000000000110 
	Parameter ocpi_debug bound to: 1'b1 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'no_props_decoder' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd:25' bound to instance 'wci_decode' of component 'no_props_decoder' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:175]
INFO: [Synth 8-638] synthesizing module 'no_props_decoder' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd:50]
	Parameter worker bound to: 70'b0000000000000000000000000000101000000000000000000000000000000000000110 
	Parameter ocpi_debug bound to: 1'b1 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'no_props_decoder' (1#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'util_wkr_wci' (2#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'util_wkr_worker' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/util_wkr.vhd:8]
	Parameter ocpi_debug bound to: 1'b1 
	Parameter ocpi_endian bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net ctl_out[done] in module/entity util_wkr_worker does not have driver. [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:87]
WARNING: [Synth 8-3848] Net ctl_out[error] in module/entity util_wkr_worker does not have driver. [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:87]
WARNING: [Synth 8-3848] Net ctl_out[attention] in module/entity util_wkr_worker does not have driver. [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_wkr_worker' (3#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/util_wkr.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'util_wkr_rv_c1' (4#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'util_wkr_c1' (5#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-zynq/util_wkr-impl.vhd:279]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_out[done]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_out[error]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_out[attention]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[clk]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[reset]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[control_op][2]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[control_op][1]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[control_op][0]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[state][2]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[state][1]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[state][0]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[is_operating]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[abort_control_op]
WARNING: [Synth 8-3331] design util_wkr_worker has unconnected port ctl_in[is_big_endian]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][31]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][30]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][29]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][28]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][27]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][26]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][25]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][24]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][23]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][22]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][21]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][20]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][19]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][18]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][17]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MAddr][16]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port ocp_in[MFlag][1]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][31]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][30]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][29]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][28]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][27]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][26]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][25]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][24]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][23]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][22]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][21]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][20]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][19]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][18]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][17]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][16]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][15]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][14]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][13]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][12]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][11]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][10]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][9]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][8]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][7]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][6]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][5]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][4]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][3]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][2]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][1]
WARNING: [Synth 8-3331] design no_props_decoder has unconnected port raw_in[data][0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1314.625 ; gain = 117.418 ; free physical = 6339 ; free virtual = 54536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1314.625 ; gain = 117.418 ; free physical = 6339 ; free virtual = 54537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1322.629 ; gain = 125.422 ; free physical = 6339 ; free virtual = 54537
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "decode_access" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ops[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "my_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_access" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7z020clg400-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.633 ; gain = 133.426 ; free physical = 6332 ; free virtual = 54530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     31 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module no_props_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     31 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rv/wci/wci_decode/my_data_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd:149]
WARNING: [Synth 8-3917] design util_wkr_c1 has port ctl_SFlag[2] driven by constant 1
WARNING: [Synth 8-3917] design util_wkr_c1 has port ctl_SFlag[1] driven by constant 0
WARNING: [Synth 8-3917] design util_wkr_c1 has port ctl_SFlag[0] driven by constant 0
WARNING: [Synth 8-3331] design util_wkr_c1 has unconnected port ctl_MAddr[1]
WARNING: [Synth 8-3331] design util_wkr_c1 has unconnected port ctl_MAddr[0]
WARNING: [Synth 8-3331] design util_wkr_c1 has unconnected port ctl_MFlag[1]
WARNING: [Synth 8-3331] design util_wkr_c1 has unconnected port ctl_MFlag[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6173 ; free virtual = 54370
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6173 ; free virtual = 54370
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     5|
|2     |LUT4 |     3|
|3     |LUT5 |     3|
|4     |LUT6 |    13|
|5     |FDRE |     9|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |    33|
|2     |  rv             |util_wkr_rv_c1   |    32|
|3     |    wci          |util_wkr_wci     |    32|
|4     |      wci_decode |no_props_decoder |    32|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6171 ; free virtual = 54369
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6174 ; free virtual = 54372
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.621 ; gain = 259.414 ; free physical = 6174 ; free virtual = 54372
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 74 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1649.930 ; gain = 465.391 ; free physical = 6114 ; free virtual = 54312
# set synth_end_time [clock seconds]
# puts "Running post-synthesis commands: $post_synth"
Running post-synthesis commands: puts "Synthesis complete." ;  write_edif -force util_wkr.edf  -security_mode all ; report_utilization ; report_timing ; report_clock_networks ; report_design_analysis ;
# eval "$post_synth"
Synthesis complete.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Oct 17 12:27:11 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_utilization
| Design       : util_wkr_c1
| Device       : 7z020clg400-3
| Design State : Synthesized
--------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   20 |     0 |     53200 |  0.04 |
|   LUT as Logic          |   20 |     0 |     53200 |  0.04 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |    9 |     0 |    106400 | <0.01 |
|   Register as Flip Flop |    9 |     0 |    106400 | <0.01 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 9     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |   13 |                 LUT |
| FDRE     |    9 |        Flop & Latch |
| LUT3     |    5 |                 LUT |
| LUT5     |    3 |                 LUT |
| LUT4     |    3 |                 LUT |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1649.930 ; gain = 0.000 ; free physical = 6114 ; free virtual = 54311
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ctl_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Oct 17 12:27:18 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing
| Design       : util_wkr_c1
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 rv/wci/wci_decode/my_access_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctl_SResp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.802ns (29.892%)  route 1.881ns (70.108%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  rv/wci/wci_decode/my_access_r_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  rv/wci/wci_decode/my_access_r_reg[2]/Q
                         net (fo=8, unplaced)         0.557     0.950    rv/wci/wci_decode/my_access_r_reg_n_0_[2]
                         LUT3 (Prop_lut3_I0_O)        0.215     1.165 r  rv/wci/wci_decode/ctl_SResp[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.319     1.484    rv/wci/wci_decode/ctl_SResp[1]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  rv/wci/wci_decode/ctl_SResp[1]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.301     1.882    rv/wci/wci_decode/ctl_SResp[1]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     1.979 r  rv/wci/wci_decode/ctl_SResp[1]_INST_0/O
                         net (fo=0)                   0.704     2.683    ctl_SResp[1]
                                                                      r  ctl_SResp[1] (OUT)
  -------------------------------------------------------------------    -------------------




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2135.453 ; gain = 485.523 ; free physical = 5743 ; free virtual = 53941
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Oct 17 12:27:18 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_clock_networks
| Design       : util_wkr_c1
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Clock Networks Report


Unconstrained Clocks
-------------------

Clock ctl_Clk (endpoints: 9 clock, 0 nonclock)
Port ctl_Clk

WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ctl_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Oct 17 12:27:18 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_design_analysis
| Design       : util_wkr_c1
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------+
|      Characteristics      |        Path #1       |
+---------------------------+----------------------+
| Requirement               |                0.000 |
| Path Delay                |                2.683 |
| Logic Delay               | 0.802(30%)           |
| Net Delay                 | 1.881(70%)           |
| Clock Skew                |                0.000 |
| Slack                     |                  inf |
| Clock Relationship        | Safely Timed         |
| Logic Levels              |                    4 |
| Routes                    |                    0 |
| Logical Path              | FDRE LUT3 LUT6 LUT6  |
| Start Point Clock         |                      |
| End Point Clock           |                      |
| DSP Block                 | None                 |
| BRAM                      | None                 |
| IO Crossings              |                    0 |
| Config Crossings          |                    0 |
| SLR Crossings             |                    0 |
| PBlocks                   |                    0 |
| High Fanout               |                    9 |
| Dont Touch                |                    0 |
| Mark Debug                |                    0 |
| Start Point Pin Primitive | FDRE/C               |
| End Point Pin Primitive   | ctl_SResp[1]         |
| Start Point Pin           | my_access_r_reg[2]/C |
| End Point Pin             | ctl_SResp[1]         |
+---------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+---+---+---+---+---+---+---+----+-------+-------+-------+-------+-----+
| End Point Clock | Requirement | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11-15 | 16-20 | 21-25 | 26-30 | 31+ |
+-----------------+-------------+---+---+---+---+---+---+---+---+---+---+----+-------+-------+-------+-------+-----+
|                 | 0.000ns     | 0 | 0 | 5 | 6 | 1 | 0 | 0 | 0 | 0 | 0 |  0 |     0 |     0 |     0 |     0 |   0 |
+-----------------+-------------+---+---+---+---+---+---+---+---+---+---+----+-------+-------+-------+-------+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 12 paths


# close_project
# puts "Done with Vivado compilation"
Done with Vivado compilation
# puts "======Timing broken up into subtasks======
# -----------------------------------------------------------------
# |           Load files from Libraries and Cores: [expr $done_load_files_time - $initial_time] seconds \t|
# -----------------------------------------------------------------
# |                  Set up the synthesis options: [expr $synth_start_time - $done_load_files_time] seconds \t|
# -----------------------------------------------------------------
# |                                Synthesis time: [expr $synth_end_time - $synth_start_time] seconds \t|
# -----------------------------------------------------------------
# |                Post synthesis (write netlist): [expr [clock seconds] - $synth_end_time] seconds \t|
# -----------------------------------------------------------------
# |                                Total TCL time: [expr [clock seconds] - $initial_time] seconds
# -----------------------------------------------------------------"
======Timing broken up into subtasks======
-----------------------------------------------------------------
|           Load files from Libraries and Cores: 0 seconds 	|
-----------------------------------------------------------------
|                  Set up the synthesis options: 0 seconds 	|
-----------------------------------------------------------------
|                                Synthesis time: 11 seconds 	|
-----------------------------------------------------------------
|                Post synthesis (write netlist): 7 seconds 	|
-----------------------------------------------------------------
|                                Total TCL time: 18 seconds
-----------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 12:27:18 2018...
0:27.04 at 12:27:19
