{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 01:01:18 2016 " "Info: Processing started: Tue Oct 25 01:01:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|rs_trigger:inst59\|inst " "Warning: Node \"control:inst\|rs_trigger:inst59\|inst\" is a latch" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "control:inst\|rs_trigger:inst57\|inst " "Warning: Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "main_clock " "Info: Assuming node \"main_clock\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst62~0 " "Info: Detected gated clock \"control:inst\|inst62~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst76~0 " "Info: Detected gated clock \"control:inst\|inst76~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 760 -312 -248 808 "inst76" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst31~0 " "Info: Detected gated clock \"control:inst\|inst31~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst31~1 " "Info: Detected gated clock \"control:inst\|inst31~1\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|DCaGen:inst19\|74154:inst6\|24~0 " "Info: Detected gated clock \"control:inst\|DCaGen:inst19\|74154:inst6\|24~0\" as buffer" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 936 720 784 1040 "24" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74154:inst6\|24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst79 " "Info: Detected gated clock \"control:inst\|inst79\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|DCaGen:inst19\|74154:inst6\|32~0 " "Info: Detected gated clock \"control:inst\|DCaGen:inst19\|74154:inst6\|32~0\" as buffer" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74154:inst6\|32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|rs_trigger:inst57\|inst " "Info: Detected gated clock \"control:inst\|rs_trigger:inst57\|inst\" as buffer" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|rs_trigger:inst57\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|inst16 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|inst16\" as buffer" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "main_clock register control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\] memory memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5 53.94 MHz 18.538 ns Internal " "Info: Clock \"main_clock\" has Internal fmax of 53.94 MHz between source register \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\]\" and destination memory \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5\" (period= 18.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.609 ns + Longest register memory " "Info: + Longest register to memory delay is 1.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\] 1 REG LCFF_X25_Y7_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 3; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.053 ns) 0.635 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[5\]~0 2 COMB LCCOMB_X25_Y8_N0 3 " "Info: 2: + IC(0.582 ns) + CELL(0.053 ns) = 0.635 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[5\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 0.903 ns memory:inst1\|gdfx_temp1\[5\]~5 3 COMB LCCOMB_X25_Y8_N4 3 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 0.903 ns; Loc. = LCCOMB_X25_Y8_N4; Fanout = 3; COMB Node = 'memory:inst1\|gdfx_temp1\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 memory:inst1|gdfx_temp1[5]~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.131 ns) 1.609 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5 4 MEM M512_X24_Y7 8 " "Info: 4: + IC(0.575 ns) + CELL(0.131 ns) = 1.609 ns; Loc. = M512_X24_Y7; Fanout = 8; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { memory:inst1|gdfx_temp1[5]~5 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.237 ns ( 14.73 % ) " "Info: Total cell delay = 0.237 ns ( 14.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 85.27 % ) " "Info: Total interconnect delay = 1.372 ns ( 85.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 memory:inst1|gdfx_temp1[5]~5 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 {} memory:inst1|gdfx_temp1[5]~5 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.582ns 0.215ns 0.575ns } { 0.000ns 0.053ns 0.053ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.544 ns - Smallest " "Info: - Smallest clock skew is -7.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 2.312 ns + Shortest memory " "Info: + Shortest clock path from clock \"main_clock\" to destination memory is 2.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.458 ns) 2.312 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M512_X24_Y7 8 " "Info: 3: + IC(0.657 ns) + CELL(0.458 ns) = 2.312 ns; Loc. = M512_X24_Y7; Fanout = 8; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.75 % ) " "Info: Total cell delay = 1.312 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.000 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 9.856 ns - Longest register " "Info: - Longest clock path from clock \"main_clock\" to source register is 9.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 5.971 ns control:inst\|inst31~1 7 COMB LCCOMB_X25_Y8_N28 3 " "Info: 7: + IC(0.229 ns) + CELL(0.225 ns) = 5.971 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = 'control:inst\|inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { control:inst|inst31~0 control:inst|inst31~1 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 6.390 ns control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X25_Y8_N2 12 " "Info: 8: + IC(0.366 ns) + CELL(0.053 ns) = 6.390 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 12; REG Node = 'control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.053 ns) 6.771 ns control:inst\|inst79 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.328 ns) + CELL(0.053 ns) = 6.771 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'control:inst\|inst79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 8.558 ns control:inst\|inst79~clkctrl 10 COMB CLKCTRL_G8 6 " "Info: 10: + IC(1.787 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'control:inst\|inst79~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { control:inst|inst79 control:inst|inst79~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 9.856 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\] 11 REG LCFF_X25_Y7_N27 3 " "Info: 11: + IC(0.680 ns) + CELL(0.618 ns) = 9.856 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 3; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 41.06 % ) " "Info: Total cell delay = 4.047 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.809 ns ( 58.94 % ) " "Info: Total interconnect delay = 5.809 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 memory:inst1|gdfx_temp1[5]~5 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 {} memory:inst1|gdfx_temp1[5]~5 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.582ns 0.215ns 0.575ns } { 0.000ns 0.053ns 0.053ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "main_clock 188 " "Warning: Circuit may not operate. Detected 188 non-operational path(s) clocked by clock \"main_clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] main_clock 4.898 ns " "Info: Found hold time violation between source  pin or register \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]\" and destination pin or register \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"main_clock\" (Hold time is 4.898 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.651 ns + Largest " "Info: + Largest clock skew is 6.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 8.922 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to destination register is 8.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 5.972 ns control:inst\|inst62~0 7 COMB LCCOMB_X25_Y8_N24 2 " "Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 5.972 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'control:inst\|inst62~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { control:inst|inst31~0 control:inst|inst62~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.775 ns control:inst\|inst62~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(1.803 ns) + CELL(0.000 ns) = 7.775 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst\|inst62~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { control:inst|inst62~0 control:inst|inst62~0clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.225 ns) 8.922 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 9 REG LCCOMB_X25_Y6_N18 3 " "Info: 9: + IC(0.922 ns) + CELL(0.225 ns) = 8.922 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 3; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 39.77 % ) " "Info: Total cell delay = 3.548 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.374 ns ( 60.23 % ) " "Info: Total interconnect delay = 5.374 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 2.271 ns - Shortest memory " "Info: - Shortest clock path from clock \"main_clock\" to source memory is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.413 ns) 2.271 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] 3 MEM M512_X24_Y8 1 " "Info: 3: + IC(0.661 ns) + CELL(0.413 ns) = 2.271 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.79 % ) " "Info: Total cell delay = 1.267 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 44.21 % ) " "Info: Total interconnect delay = 1.004 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.271 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.271 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.613 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] 1 MEM M512_X24_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.053 ns) 0.674 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5 2 COMB LCCOMB_X25_Y6_N0 4 " "Info: 2: + IC(0.556 ns) + CELL(0.053 ns) = 0.674 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 4; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.228 ns) 1.613 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 3 REG LCCOMB_X25_Y6_N18 3 " "Info: 3: + IC(0.711 ns) + CELL(0.228 ns) = 1.613 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 3; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.346 ns ( 21.45 % ) " "Info: Total cell delay = 0.346 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 78.55 % ) " "Info: Total interconnect delay = 1.267 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} memory:inst1|lpm_ram_io:inst2|datatri[2]~5 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.556ns 0.711ns } { 0.065ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.271 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} memory:inst1|lpm_ram_io:inst2|datatri[2]~5 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.556ns 0.711ns } { 0.065ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 main_clock main_clock 5.852 ns memory " "Info: tsu for memory \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"main_clock\", clock pin = \"main_clock\") is 5.852 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.146 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.443 ns) + CELL(0.357 ns) 5.654 ns control:inst\|DCaGen:inst19\|74154:inst6\|28 2 COMB LCCOMB_X23_Y8_N22 9 " "Info: 2: + IC(4.443 ns) + CELL(0.357 ns) = 5.654 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 9; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.357 ns) 6.866 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4 3 COMB LCCOMB_X25_Y7_N8 3 " "Info: 3: + IC(0.855 ns) + CELL(0.357 ns) = 6.866 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.053 ns) 7.400 ns memory:inst1\|gdfx_temp1\[1\]~1 4 COMB LCCOMB_X23_Y7_N24 3 " "Info: 4: + IC(0.481 ns) + CELL(0.053 ns) = 7.400 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 3; COMB Node = 'memory:inst1\|gdfx_temp1\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 memory:inst1|gdfx_temp1[1]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.131 ns) 8.146 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 5 MEM M512_X24_Y8 8 " "Info: 5: + IC(0.615 ns) + CELL(0.131 ns) = 8.146 ns; Loc. = M512_X24_Y8; Fanout = 8; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { memory:inst1|gdfx_temp1[1]~1 memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.752 ns ( 21.51 % ) " "Info: Total cell delay = 1.752 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.394 ns ( 78.49 % ) " "Info: Total interconnect delay = 6.394 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.146 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 memory:inst1|gdfx_temp1[1]~1 memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.146 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|28 {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 {} memory:inst1|gdfx_temp1[1]~1 {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.443ns 0.855ns 0.481ns 0.615ns } { 0.000ns 0.854ns 0.357ns 0.357ns 0.053ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 2.316 ns - Shortest memory " "Info: - Shortest clock path from clock \"main_clock\" to destination memory is 2.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.458 ns) 2.316 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M512_X24_Y8 8 " "Info: 3: + IC(0.661 ns) + CELL(0.458 ns) = 2.316 ns; Loc. = M512_X24_Y8; Fanout = 8; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.65 % ) " "Info: Total cell delay = 1.312 ns ( 56.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 43.35 % ) " "Info: Total interconnect delay = 1.004 ns ( 43.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.146 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 memory:inst1|gdfx_temp1[1]~1 memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.146 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|28 {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 {} memory:inst1|gdfx_temp1[1]~1 {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.443ns 0.855ns 0.481ns 0.615ns } { 0.000ns 0.854ns 0.357ns 0.357ns 0.053ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "main_clock adress_bus\[4\] control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 14.449 ns register " "Info: tco from clock \"main_clock\" to destination pin \"adress_bus\[4\]\" through register \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]\" is 14.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 9.856 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to source register is 9.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 5.971 ns control:inst\|inst31~1 7 COMB LCCOMB_X25_Y8_N28 3 " "Info: 7: + IC(0.229 ns) + CELL(0.225 ns) = 5.971 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = 'control:inst\|inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { control:inst|inst31~0 control:inst|inst31~1 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 6.390 ns control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X25_Y8_N2 12 " "Info: 8: + IC(0.366 ns) + CELL(0.053 ns) = 6.390 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 12; REG Node = 'control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.053 ns) 6.771 ns control:inst\|inst79 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.328 ns) + CELL(0.053 ns) = 6.771 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'control:inst\|inst79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 8.558 ns control:inst\|inst79~clkctrl 10 COMB CLKCTRL_G8 6 " "Info: 10: + IC(1.787 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'control:inst\|inst79~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { control:inst|inst79 control:inst|inst79~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 9.856 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 11 REG LCFF_X25_Y7_N25 4 " "Info: 11: + IC(0.680 ns) + CELL(0.618 ns) = 9.856 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 41.06 % ) " "Info: Total cell delay = 4.047 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.809 ns ( 58.94 % ) " "Info: Total interconnect delay = 5.809 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.499 ns + Longest register pin " "Info: + Longest register to pin delay is 4.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 1 REG LCFF_X25_Y7_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.053 ns) 0.628 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1 2 COMB LCCOMB_X25_Y8_N10 3 " "Info: 2: + IC(0.575 ns) + CELL(0.053 ns) = 0.628 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(2.046 ns) 4.499 ns adress_bus\[4\] 3 PIN PIN_A10 0 " "Info: 3: + IC(1.825 ns) + CELL(2.046 ns) = 4.499 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'adress_bus\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 adress_bus[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 46.65 % ) " "Info: Total cell delay = 2.099 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 53.35 % ) " "Info: Total interconnect delay = 2.400 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 adress_bus[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 {} adress_bus[4] {} } { 0.000ns 0.575ns 1.825ns } { 0.000ns 0.053ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 adress_bus[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 {} adress_bus[4] {} } { 0.000ns 0.575ns 1.825ns } { 0.000ns 0.053ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "main_clock adress_bus\[1\] 10.865 ns Longest " "Info: Longest tpd from source pin \"main_clock\" to destination pin \"adress_bus\[1\]\" is 10.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.443 ns) + CELL(0.357 ns) 5.654 ns control:inst\|DCaGen:inst19\|74154:inst6\|28 2 COMB LCCOMB_X23_Y8_N22 9 " "Info: 2: + IC(4.443 ns) + CELL(0.357 ns) = 5.654 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 9; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.357 ns) 6.866 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4 3 COMB LCCOMB_X25_Y7_N8 3 " "Info: 3: + IC(0.855 ns) + CELL(0.357 ns) = 6.866 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(2.144 ns) 10.865 ns adress_bus\[1\] 4 PIN PIN_K2 0 " "Info: 4: + IC(1.855 ns) + CELL(2.144 ns) = 10.865 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'adress_bus\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.999 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 adress_bus[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.712 ns ( 34.16 % ) " "Info: Total cell delay = 3.712 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.153 ns ( 65.84 % ) " "Info: Total interconnect delay = 7.153 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 adress_bus[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|28 {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 {} adress_bus[1] {} } { 0.000ns 0.000ns 4.443ns 0.855ns 1.855ns } { 0.000ns 0.854ns 0.357ns 0.357ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] main_clock main_clock 4.387 ns register " "Info: th for register \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" (data pin = \"main_clock\", clock pin = \"main_clock\") is 4.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 8.915 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to destination register is 8.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 5.972 ns control:inst\|inst62~0 7 COMB LCCOMB_X25_Y8_N24 2 " "Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 5.972 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'control:inst\|inst62~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { control:inst|inst31~0 control:inst|inst62~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.775 ns control:inst\|inst62~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(1.803 ns) + CELL(0.000 ns) = 7.775 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst\|inst62~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { control:inst|inst62~0 control:inst|inst62~0clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.225 ns) 8.915 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] 9 REG LCCOMB_X25_Y6_N4 2 " "Info: 9: + IC(0.915 ns) + CELL(0.225 ns) = 8.915 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 39.80 % ) " "Info: Total cell delay = 3.548 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.367 ns ( 60.20 % ) " "Info: Total interconnect delay = 5.367 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.528 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.228 ns) 2.448 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 2 COMB LCCOMB_X23_Y8_N24 8 " "Info: 2: + IC(1.366 ns) + CELL(0.228 ns) = 2.448 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 3.162 ns control:inst\|rs_trigger:inst57\|inst 3 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 3: + IC(0.000 ns) + CELL(0.714 ns) = 3.162 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.053 ns) 3.895 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7 4 COMB LCCOMB_X25_Y6_N24 5 " "Info: 4: + IC(0.680 ns) + CELL(0.053 ns) = 3.895 ns; Loc. = LCCOMB_X25_Y6_N24; Fanout = 5; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.346 ns) 4.528 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X25_Y6_N4 2 " "Info: 5: + IC(0.287 ns) + CELL(0.346 ns) = 4.528 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { memory:inst1|lpm_ram_io:inst2|datatri[0]~7 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 48.48 % ) " "Info: Total cell delay = 2.195 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 51.52 % ) " "Info: Total interconnect delay = 2.333 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[0]~7 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.366ns 0.000ns 0.680ns 0.287ns } { 0.000ns 0.854ns 0.228ns 0.714ns 0.053ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[0]~7 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.366ns 0.000ns 0.680ns 0.287ns } { 0.000ns 0.854ns 0.228ns 0.714ns 0.053ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 01:01:19 2016 " "Info: Processing ended: Tue Oct 25 01:01:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
