Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 14:55:11 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_391_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.960ns (26.637%)  route 2.644ns (73.363%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 6.789 - 4.000 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.441ns (routing 1.576ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.429ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=25476, routed)       2.441     3.378    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y154       FDCE                                         r  Delay1No9_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y154       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.457 r  Delay1No9_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.517     3.974    Delay1No8_instance/Y_reg[33]_0[6]
    SLICE_X123Y161       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.073 r  Delay1No8_instance/geqOp_carry_i_13__2/O
                         net (fo=1, routed)           0.009     4.082    Sum10_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X123Y161       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.236 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.262    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y162       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.277 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.303    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y163       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.355 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.742     5.097    Delay1No8_instance/CO[0]
    SLICE_X116Y164       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     5.221 f  Delay1No8_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=2, routed)           0.152     5.373    Delay1No8_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X115Y165       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     5.523 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.097     5.620    Delay1No8_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X116Y165       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     5.655 r  Delay1No8_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.631     6.286    Delay1No9_instance/Y_reg[23]_0
    SLICE_X118Y162       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.338 r  Delay1No9_instance/shiftedFracY_d1[36]_i_2__2/O
                         net (fo=4, routed)           0.222     6.560    Delay1No9_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X117Y165       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     6.708 r  Delay1No9_instance/shiftedFracY_d1[32]_i_4__2/O
                         net (fo=2, routed)           0.163     6.871    Delay1No8_instance/Y_reg[26]_0[9]
    SLICE_X118Y165       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.923 r  Delay1No8_instance/shiftedFracY_d1[32]_i_1__2/O
                         net (fo=1, routed)           0.059     6.982    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[21]
    SLICE_X118Y165       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=25476, routed)       2.142     6.789    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X118Y165       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.474     7.263    
                         clock uncertainty           -0.035     7.227    
    SLICE_X118Y165       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.252    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  0.270    




