
Robot_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000baec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  0800bc7c  0800bc7c  0000cc7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be0c  0800be0c  0000d1b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800be0c  0800be0c  0000ce0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be14  0800be14  0000d1b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be14  0800be14  0000ce14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be18  0800be18  0000ce18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001b8  20000000  0800be1c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1b8  2**0
                  CONTENTS
 10 .bss          00004f0c  200001b8  200001b8  0000d1b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200050c4  200050c4  0000d1b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000200e7  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ec1  00000000  00000000  0002d2cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001aa0  00000000  00000000  00032190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014be  00000000  00000000  00033c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028032  00000000  00000000  000350ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021c6c  00000000  00000000  0005d120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db72f  00000000  00000000  0007ed8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015a4bb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000740c  00000000  00000000  0015a500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  0016190c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b8 	.word	0x200001b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc64 	.word	0x0800bc64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001bc 	.word	0x200001bc
 80001cc:	0800bc64 	.word	0x0800bc64

080001d0 <__aeabi_dmul>:
 80001d0:	b570      	push	{r4, r5, r6, lr}
 80001d2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001d6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001de:	bf1d      	ittte	ne
 80001e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e4:	ea94 0f0c 	teqne	r4, ip
 80001e8:	ea95 0f0c 	teqne	r5, ip
 80001ec:	f000 f8de 	bleq	80003ac <__aeabi_dmul+0x1dc>
 80001f0:	442c      	add	r4, r5
 80001f2:	ea81 0603 	eor.w	r6, r1, r3
 80001f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000202:	bf18      	it	ne
 8000204:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000208:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800020c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000210:	d038      	beq.n	8000284 <__aeabi_dmul+0xb4>
 8000212:	fba0 ce02 	umull	ip, lr, r0, r2
 8000216:	f04f 0500 	mov.w	r5, #0
 800021a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800021e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000222:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000226:	f04f 0600 	mov.w	r6, #0
 800022a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800022e:	f09c 0f00 	teq	ip, #0
 8000232:	bf18      	it	ne
 8000234:	f04e 0e01 	orrne.w	lr, lr, #1
 8000238:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800023c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000240:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000244:	d204      	bcs.n	8000250 <__aeabi_dmul+0x80>
 8000246:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024a:	416d      	adcs	r5, r5
 800024c:	eb46 0606 	adc.w	r6, r6, r6
 8000250:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000254:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000258:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800025c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000260:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000264:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000268:	bf88      	it	hi
 800026a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800026e:	d81e      	bhi.n	80002ae <__aeabi_dmul+0xde>
 8000270:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000274:	bf08      	it	eq
 8000276:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027a:	f150 0000 	adcs.w	r0, r0, #0
 800027e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000288:	ea46 0101 	orr.w	r1, r6, r1
 800028c:	ea40 0002 	orr.w	r0, r0, r2
 8000290:	ea81 0103 	eor.w	r1, r1, r3
 8000294:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000298:	bfc2      	ittt	gt
 800029a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800029e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a2:	bd70      	popgt	{r4, r5, r6, pc}
 80002a4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a8:	f04f 0e00 	mov.w	lr, #0
 80002ac:	3c01      	subs	r4, #1
 80002ae:	f300 80ab 	bgt.w	8000408 <__aeabi_dmul+0x238>
 80002b2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002b6:	bfde      	ittt	le
 80002b8:	2000      	movle	r0, #0
 80002ba:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002be:	bd70      	pople	{r4, r5, r6, pc}
 80002c0:	f1c4 0400 	rsb	r4, r4, #0
 80002c4:	3c20      	subs	r4, #32
 80002c6:	da35      	bge.n	8000334 <__aeabi_dmul+0x164>
 80002c8:	340c      	adds	r4, #12
 80002ca:	dc1b      	bgt.n	8000304 <__aeabi_dmul+0x134>
 80002cc:	f104 0414 	add.w	r4, r4, #20
 80002d0:	f1c4 0520 	rsb	r5, r4, #32
 80002d4:	fa00 f305 	lsl.w	r3, r0, r5
 80002d8:	fa20 f004 	lsr.w	r0, r0, r4
 80002dc:	fa01 f205 	lsl.w	r2, r1, r5
 80002e0:	ea40 0002 	orr.w	r0, r0, r2
 80002e4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f0:	fa21 f604 	lsr.w	r6, r1, r4
 80002f4:	eb42 0106 	adc.w	r1, r2, r6
 80002f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002fc:	bf08      	it	eq
 80002fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000302:	bd70      	pop	{r4, r5, r6, pc}
 8000304:	f1c4 040c 	rsb	r4, r4, #12
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f304 	lsl.w	r3, r0, r4
 8000310:	fa20 f005 	lsr.w	r0, r0, r5
 8000314:	fa01 f204 	lsl.w	r2, r1, r4
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000320:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800032c:	bf08      	it	eq
 800032e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f1c4 0520 	rsb	r5, r4, #32
 8000338:	fa00 f205 	lsl.w	r2, r0, r5
 800033c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000340:	fa20 f304 	lsr.w	r3, r0, r4
 8000344:	fa01 f205 	lsl.w	r2, r1, r5
 8000348:	ea43 0302 	orr.w	r3, r3, r2
 800034c:	fa21 f004 	lsr.w	r0, r1, r4
 8000350:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000354:	fa21 f204 	lsr.w	r2, r1, r4
 8000358:	ea20 0002 	bic.w	r0, r0, r2
 800035c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f094 0f00 	teq	r4, #0
 8000370:	d10f      	bne.n	8000392 <__aeabi_dmul+0x1c2>
 8000372:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000376:	0040      	lsls	r0, r0, #1
 8000378:	eb41 0101 	adc.w	r1, r1, r1
 800037c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000380:	bf08      	it	eq
 8000382:	3c01      	subeq	r4, #1
 8000384:	d0f7      	beq.n	8000376 <__aeabi_dmul+0x1a6>
 8000386:	ea41 0106 	orr.w	r1, r1, r6
 800038a:	f095 0f00 	teq	r5, #0
 800038e:	bf18      	it	ne
 8000390:	4770      	bxne	lr
 8000392:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000396:	0052      	lsls	r2, r2, #1
 8000398:	eb43 0303 	adc.w	r3, r3, r3
 800039c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a0:	bf08      	it	eq
 80003a2:	3d01      	subeq	r5, #1
 80003a4:	d0f7      	beq.n	8000396 <__aeabi_dmul+0x1c6>
 80003a6:	ea43 0306 	orr.w	r3, r3, r6
 80003aa:	4770      	bx	lr
 80003ac:	ea94 0f0c 	teq	r4, ip
 80003b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b4:	bf18      	it	ne
 80003b6:	ea95 0f0c 	teqne	r5, ip
 80003ba:	d00c      	beq.n	80003d6 <__aeabi_dmul+0x206>
 80003bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c0:	bf18      	it	ne
 80003c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003c6:	d1d1      	bne.n	800036c <__aeabi_dmul+0x19c>
 80003c8:	ea81 0103 	eor.w	r1, r1, r3
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd70      	pop	{r4, r5, r6, pc}
 80003d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003da:	bf06      	itte	eq
 80003dc:	4610      	moveq	r0, r2
 80003de:	4619      	moveq	r1, r3
 80003e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e4:	d019      	beq.n	800041a <__aeabi_dmul+0x24a>
 80003e6:	ea94 0f0c 	teq	r4, ip
 80003ea:	d102      	bne.n	80003f2 <__aeabi_dmul+0x222>
 80003ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f0:	d113      	bne.n	800041a <__aeabi_dmul+0x24a>
 80003f2:	ea95 0f0c 	teq	r5, ip
 80003f6:	d105      	bne.n	8000404 <__aeabi_dmul+0x234>
 80003f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003fc:	bf1c      	itt	ne
 80003fe:	4610      	movne	r0, r2
 8000400:	4619      	movne	r1, r3
 8000402:	d10a      	bne.n	800041a <__aeabi_dmul+0x24a>
 8000404:	ea81 0103 	eor.w	r1, r1, r3
 8000408:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800040c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000410:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000414:	f04f 0000 	mov.w	r0, #0
 8000418:	bd70      	pop	{r4, r5, r6, pc}
 800041a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800041e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000422:	bd70      	pop	{r4, r5, r6, pc}

08000424 <__aeabi_drsub>:
 8000424:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000428:	e002      	b.n	8000430 <__adddf3>
 800042a:	bf00      	nop

0800042c <__aeabi_dsub>:
 800042c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000430 <__adddf3>:
 8000430:	b530      	push	{r4, r5, lr}
 8000432:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000436:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043a:	ea94 0f05 	teq	r4, r5
 800043e:	bf08      	it	eq
 8000440:	ea90 0f02 	teqeq	r0, r2
 8000444:	bf1f      	itttt	ne
 8000446:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800044e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000452:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000456:	f000 80e2 	beq.w	800061e <__adddf3+0x1ee>
 800045a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800045e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000462:	bfb8      	it	lt
 8000464:	426d      	neglt	r5, r5
 8000466:	dd0c      	ble.n	8000482 <__adddf3+0x52>
 8000468:	442c      	add	r4, r5
 800046a:	ea80 0202 	eor.w	r2, r0, r2
 800046e:	ea81 0303 	eor.w	r3, r1, r3
 8000472:	ea82 0000 	eor.w	r0, r2, r0
 8000476:	ea83 0101 	eor.w	r1, r3, r1
 800047a:	ea80 0202 	eor.w	r2, r0, r2
 800047e:	ea81 0303 	eor.w	r3, r1, r3
 8000482:	2d36      	cmp	r5, #54	@ 0x36
 8000484:	bf88      	it	hi
 8000486:	bd30      	pophi	{r4, r5, pc}
 8000488:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800048c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000490:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000494:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000498:	d002      	beq.n	80004a0 <__adddf3+0x70>
 800049a:	4240      	negs	r0, r0
 800049c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004ac:	d002      	beq.n	80004b4 <__adddf3+0x84>
 80004ae:	4252      	negs	r2, r2
 80004b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b4:	ea94 0f05 	teq	r4, r5
 80004b8:	f000 80a7 	beq.w	800060a <__adddf3+0x1da>
 80004bc:	f1a4 0401 	sub.w	r4, r4, #1
 80004c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c4:	db0d      	blt.n	80004e2 <__adddf3+0xb2>
 80004c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ca:	fa22 f205 	lsr.w	r2, r2, r5
 80004ce:	1880      	adds	r0, r0, r2
 80004d0:	f141 0100 	adc.w	r1, r1, #0
 80004d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d8:	1880      	adds	r0, r0, r2
 80004da:	fa43 f305 	asr.w	r3, r3, r5
 80004de:	4159      	adcs	r1, r3
 80004e0:	e00e      	b.n	8000500 <__adddf3+0xd0>
 80004e2:	f1a5 0520 	sub.w	r5, r5, #32
 80004e6:	f10e 0e20 	add.w	lr, lr, #32
 80004ea:	2a01      	cmp	r2, #1
 80004ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f0:	bf28      	it	cs
 80004f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004f6:	fa43 f305 	asr.w	r3, r3, r5
 80004fa:	18c0      	adds	r0, r0, r3
 80004fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000504:	d507      	bpl.n	8000516 <__adddf3+0xe6>
 8000506:	f04f 0e00 	mov.w	lr, #0
 800050a:	f1dc 0c00 	rsbs	ip, ip, #0
 800050e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000512:	eb6e 0101 	sbc.w	r1, lr, r1
 8000516:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800051a:	d31b      	bcc.n	8000554 <__adddf3+0x124>
 800051c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000520:	d30c      	bcc.n	800053c <__adddf3+0x10c>
 8000522:	0849      	lsrs	r1, r1, #1
 8000524:	ea5f 0030 	movs.w	r0, r0, rrx
 8000528:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800052c:	f104 0401 	add.w	r4, r4, #1
 8000530:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000534:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000538:	f080 809a 	bcs.w	8000670 <__adddf3+0x240>
 800053c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000540:	bf08      	it	eq
 8000542:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000546:	f150 0000 	adcs.w	r0, r0, #0
 800054a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800054e:	ea41 0105 	orr.w	r1, r1, r5
 8000552:	bd30      	pop	{r4, r5, pc}
 8000554:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000558:	4140      	adcs	r0, r0
 800055a:	eb41 0101 	adc.w	r1, r1, r1
 800055e:	3c01      	subs	r4, #1
 8000560:	bf28      	it	cs
 8000562:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000566:	d2e9      	bcs.n	800053c <__adddf3+0x10c>
 8000568:	f091 0f00 	teq	r1, #0
 800056c:	bf04      	itt	eq
 800056e:	4601      	moveq	r1, r0
 8000570:	2000      	moveq	r0, #0
 8000572:	fab1 f381 	clz	r3, r1
 8000576:	bf08      	it	eq
 8000578:	3320      	addeq	r3, #32
 800057a:	f1a3 030b 	sub.w	r3, r3, #11
 800057e:	f1b3 0220 	subs.w	r2, r3, #32
 8000582:	da0c      	bge.n	800059e <__adddf3+0x16e>
 8000584:	320c      	adds	r2, #12
 8000586:	dd08      	ble.n	800059a <__adddf3+0x16a>
 8000588:	f102 0c14 	add.w	ip, r2, #20
 800058c:	f1c2 020c 	rsb	r2, r2, #12
 8000590:	fa01 f00c 	lsl.w	r0, r1, ip
 8000594:	fa21 f102 	lsr.w	r1, r1, r2
 8000598:	e00c      	b.n	80005b4 <__adddf3+0x184>
 800059a:	f102 0214 	add.w	r2, r2, #20
 800059e:	bfd8      	it	le
 80005a0:	f1c2 0c20 	rsble	ip, r2, #32
 80005a4:	fa01 f102 	lsl.w	r1, r1, r2
 80005a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005ac:	bfdc      	itt	le
 80005ae:	ea41 010c 	orrle.w	r1, r1, ip
 80005b2:	4090      	lslle	r0, r2
 80005b4:	1ae4      	subs	r4, r4, r3
 80005b6:	bfa2      	ittt	ge
 80005b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005bc:	4329      	orrge	r1, r5
 80005be:	bd30      	popge	{r4, r5, pc}
 80005c0:	ea6f 0404 	mvn.w	r4, r4
 80005c4:	3c1f      	subs	r4, #31
 80005c6:	da1c      	bge.n	8000602 <__adddf3+0x1d2>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc0e      	bgt.n	80005ea <__adddf3+0x1ba>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0220 	rsb	r2, r4, #32
 80005d4:	fa20 f004 	lsr.w	r0, r0, r4
 80005d8:	fa01 f302 	lsl.w	r3, r1, r2
 80005dc:	ea40 0003 	orr.w	r0, r0, r3
 80005e0:	fa21 f304 	lsr.w	r3, r1, r4
 80005e4:	ea45 0103 	orr.w	r1, r5, r3
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	f1c4 040c 	rsb	r4, r4, #12
 80005ee:	f1c4 0220 	rsb	r2, r4, #32
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 f304 	lsl.w	r3, r1, r4
 80005fa:	ea40 0003 	orr.w	r0, r0, r3
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	fa21 f004 	lsr.w	r0, r1, r4
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	f094 0f00 	teq	r4, #0
 800060e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000612:	bf06      	itte	eq
 8000614:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000618:	3401      	addeq	r4, #1
 800061a:	3d01      	subne	r5, #1
 800061c:	e74e      	b.n	80004bc <__adddf3+0x8c>
 800061e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000622:	bf18      	it	ne
 8000624:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000628:	d029      	beq.n	800067e <__adddf3+0x24e>
 800062a:	ea94 0f05 	teq	r4, r5
 800062e:	bf08      	it	eq
 8000630:	ea90 0f02 	teqeq	r0, r2
 8000634:	d005      	beq.n	8000642 <__adddf3+0x212>
 8000636:	ea54 0c00 	orrs.w	ip, r4, r0
 800063a:	bf04      	itt	eq
 800063c:	4619      	moveq	r1, r3
 800063e:	4610      	moveq	r0, r2
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	ea91 0f03 	teq	r1, r3
 8000646:	bf1e      	ittt	ne
 8000648:	2100      	movne	r1, #0
 800064a:	2000      	movne	r0, #0
 800064c:	bd30      	popne	{r4, r5, pc}
 800064e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000652:	d105      	bne.n	8000660 <__adddf3+0x230>
 8000654:	0040      	lsls	r0, r0, #1
 8000656:	4149      	adcs	r1, r1
 8000658:	bf28      	it	cs
 800065a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800065e:	bd30      	pop	{r4, r5, pc}
 8000660:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000664:	bf3c      	itt	cc
 8000666:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800066a:	bd30      	popcc	{r4, r5, pc}
 800066c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000670:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000674:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000678:	f04f 0000 	mov.w	r0, #0
 800067c:	bd30      	pop	{r4, r5, pc}
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf1a      	itte	ne
 8000684:	4619      	movne	r1, r3
 8000686:	4610      	movne	r0, r2
 8000688:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800068c:	bf1c      	itt	ne
 800068e:	460b      	movne	r3, r1
 8000690:	4602      	movne	r2, r0
 8000692:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000696:	bf06      	itte	eq
 8000698:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800069c:	ea91 0f03 	teqeq	r1, r3
 80006a0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006a4:	bd30      	pop	{r4, r5, pc}
 80006a6:	bf00      	nop

080006a8 <__aeabi_ui2d>:
 80006a8:	f090 0f00 	teq	r0, #0
 80006ac:	bf04      	itt	eq
 80006ae:	2100      	moveq	r1, #0
 80006b0:	4770      	bxeq	lr
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006bc:	f04f 0500 	mov.w	r5, #0
 80006c0:	f04f 0100 	mov.w	r1, #0
 80006c4:	e750      	b.n	8000568 <__adddf3+0x138>
 80006c6:	bf00      	nop

080006c8 <__aeabi_i2d>:
 80006c8:	f090 0f00 	teq	r0, #0
 80006cc:	bf04      	itt	eq
 80006ce:	2100      	moveq	r1, #0
 80006d0:	4770      	bxeq	lr
 80006d2:	b530      	push	{r4, r5, lr}
 80006d4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006dc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e0:	bf48      	it	mi
 80006e2:	4240      	negmi	r0, r0
 80006e4:	f04f 0100 	mov.w	r1, #0
 80006e8:	e73e      	b.n	8000568 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_f2d>:
 80006ec:	0042      	lsls	r2, r0, #1
 80006ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fa:	bf1f      	itttt	ne
 80006fc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000700:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000704:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000708:	4770      	bxne	lr
 800070a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800070e:	bf08      	it	eq
 8000710:	4770      	bxeq	lr
 8000712:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000716:	bf04      	itt	eq
 8000718:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800071c:	4770      	bxeq	lr
 800071e:	b530      	push	{r4, r5, lr}
 8000720:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000724:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	e71c      	b.n	8000568 <__adddf3+0x138>
 800072e:	bf00      	nop

08000730 <__aeabi_ul2d>:
 8000730:	ea50 0201 	orrs.w	r2, r0, r1
 8000734:	bf08      	it	eq
 8000736:	4770      	bxeq	lr
 8000738:	b530      	push	{r4, r5, lr}
 800073a:	f04f 0500 	mov.w	r5, #0
 800073e:	e00a      	b.n	8000756 <__aeabi_l2d+0x16>

08000740 <__aeabi_l2d>:
 8000740:	ea50 0201 	orrs.w	r2, r0, r1
 8000744:	bf08      	it	eq
 8000746:	4770      	bxeq	lr
 8000748:	b530      	push	{r4, r5, lr}
 800074a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800074e:	d502      	bpl.n	8000756 <__aeabi_l2d+0x16>
 8000750:	4240      	negs	r0, r0
 8000752:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000756:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800075a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000762:	f43f aed8 	beq.w	8000516 <__adddf3+0xe6>
 8000766:	f04f 0203 	mov.w	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800077e:	f1c2 0320 	rsb	r3, r2, #32
 8000782:	fa00 fc03 	lsl.w	ip, r0, r3
 8000786:	fa20 f002 	lsr.w	r0, r0, r2
 800078a:	fa01 fe03 	lsl.w	lr, r1, r3
 800078e:	ea40 000e 	orr.w	r0, r0, lr
 8000792:	fa21 f102 	lsr.w	r1, r1, r2
 8000796:	4414      	add	r4, r2
 8000798:	e6bd      	b.n	8000516 <__adddf3+0xe6>
 800079a:	bf00      	nop

0800079c <__aeabi_d2iz>:
 800079c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007a4:	d215      	bcs.n	80007d2 <__aeabi_d2iz+0x36>
 80007a6:	d511      	bpl.n	80007cc <__aeabi_d2iz+0x30>
 80007a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b0:	d912      	bls.n	80007d8 <__aeabi_d2iz+0x3c>
 80007b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80007c2:	fa23 f002 	lsr.w	r0, r3, r2
 80007c6:	bf18      	it	ne
 80007c8:	4240      	negne	r0, r0
 80007ca:	4770      	bx	lr
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	4770      	bx	lr
 80007d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007d6:	d105      	bne.n	80007e4 <__aeabi_d2iz+0x48>
 80007d8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80007dc:	bf08      	it	eq
 80007de:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007e2:	4770      	bx	lr
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop

080007ec <__aeabi_uldivmod>:
 80007ec:	b953      	cbnz	r3, 8000804 <__aeabi_uldivmod+0x18>
 80007ee:	b94a      	cbnz	r2, 8000804 <__aeabi_uldivmod+0x18>
 80007f0:	2900      	cmp	r1, #0
 80007f2:	bf08      	it	eq
 80007f4:	2800      	cmpeq	r0, #0
 80007f6:	bf1c      	itt	ne
 80007f8:	f04f 31ff 	movne.w	r1, #4294967295
 80007fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000800:	f000 b96a 	b.w	8000ad8 <__aeabi_idiv0>
 8000804:	f1ad 0c08 	sub.w	ip, sp, #8
 8000808:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800080c:	f000 f806 	bl	800081c <__udivmoddi4>
 8000810:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000814:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000818:	b004      	add	sp, #16
 800081a:	4770      	bx	lr

0800081c <__udivmoddi4>:
 800081c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000820:	9d08      	ldr	r5, [sp, #32]
 8000822:	460c      	mov	r4, r1
 8000824:	2b00      	cmp	r3, #0
 8000826:	d14e      	bne.n	80008c6 <__udivmoddi4+0xaa>
 8000828:	4694      	mov	ip, r2
 800082a:	458c      	cmp	ip, r1
 800082c:	4686      	mov	lr, r0
 800082e:	fab2 f282 	clz	r2, r2
 8000832:	d962      	bls.n	80008fa <__udivmoddi4+0xde>
 8000834:	b14a      	cbz	r2, 800084a <__udivmoddi4+0x2e>
 8000836:	f1c2 0320 	rsb	r3, r2, #32
 800083a:	4091      	lsls	r1, r2
 800083c:	fa20 f303 	lsr.w	r3, r0, r3
 8000840:	fa0c fc02 	lsl.w	ip, ip, r2
 8000844:	4319      	orrs	r1, r3
 8000846:	fa00 fe02 	lsl.w	lr, r0, r2
 800084a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800084e:	fa1f f68c 	uxth.w	r6, ip
 8000852:	fbb1 f4f7 	udiv	r4, r1, r7
 8000856:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800085a:	fb07 1114 	mls	r1, r7, r4, r1
 800085e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000862:	fb04 f106 	mul.w	r1, r4, r6
 8000866:	4299      	cmp	r1, r3
 8000868:	d90a      	bls.n	8000880 <__udivmoddi4+0x64>
 800086a:	eb1c 0303 	adds.w	r3, ip, r3
 800086e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000872:	f080 8112 	bcs.w	8000a9a <__udivmoddi4+0x27e>
 8000876:	4299      	cmp	r1, r3
 8000878:	f240 810f 	bls.w	8000a9a <__udivmoddi4+0x27e>
 800087c:	3c02      	subs	r4, #2
 800087e:	4463      	add	r3, ip
 8000880:	1a59      	subs	r1, r3, r1
 8000882:	fa1f f38e 	uxth.w	r3, lr
 8000886:	fbb1 f0f7 	udiv	r0, r1, r7
 800088a:	fb07 1110 	mls	r1, r7, r0, r1
 800088e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000892:	fb00 f606 	mul.w	r6, r0, r6
 8000896:	429e      	cmp	r6, r3
 8000898:	d90a      	bls.n	80008b0 <__udivmoddi4+0x94>
 800089a:	eb1c 0303 	adds.w	r3, ip, r3
 800089e:	f100 31ff 	add.w	r1, r0, #4294967295
 80008a2:	f080 80fc 	bcs.w	8000a9e <__udivmoddi4+0x282>
 80008a6:	429e      	cmp	r6, r3
 80008a8:	f240 80f9 	bls.w	8000a9e <__udivmoddi4+0x282>
 80008ac:	4463      	add	r3, ip
 80008ae:	3802      	subs	r0, #2
 80008b0:	1b9b      	subs	r3, r3, r6
 80008b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008b6:	2100      	movs	r1, #0
 80008b8:	b11d      	cbz	r5, 80008c2 <__udivmoddi4+0xa6>
 80008ba:	40d3      	lsrs	r3, r2
 80008bc:	2200      	movs	r2, #0
 80008be:	e9c5 3200 	strd	r3, r2, [r5]
 80008c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008c6:	428b      	cmp	r3, r1
 80008c8:	d905      	bls.n	80008d6 <__udivmoddi4+0xba>
 80008ca:	b10d      	cbz	r5, 80008d0 <__udivmoddi4+0xb4>
 80008cc:	e9c5 0100 	strd	r0, r1, [r5]
 80008d0:	2100      	movs	r1, #0
 80008d2:	4608      	mov	r0, r1
 80008d4:	e7f5      	b.n	80008c2 <__udivmoddi4+0xa6>
 80008d6:	fab3 f183 	clz	r1, r3
 80008da:	2900      	cmp	r1, #0
 80008dc:	d146      	bne.n	800096c <__udivmoddi4+0x150>
 80008de:	42a3      	cmp	r3, r4
 80008e0:	d302      	bcc.n	80008e8 <__udivmoddi4+0xcc>
 80008e2:	4290      	cmp	r0, r2
 80008e4:	f0c0 80f0 	bcc.w	8000ac8 <__udivmoddi4+0x2ac>
 80008e8:	1a86      	subs	r6, r0, r2
 80008ea:	eb64 0303 	sbc.w	r3, r4, r3
 80008ee:	2001      	movs	r0, #1
 80008f0:	2d00      	cmp	r5, #0
 80008f2:	d0e6      	beq.n	80008c2 <__udivmoddi4+0xa6>
 80008f4:	e9c5 6300 	strd	r6, r3, [r5]
 80008f8:	e7e3      	b.n	80008c2 <__udivmoddi4+0xa6>
 80008fa:	2a00      	cmp	r2, #0
 80008fc:	f040 8090 	bne.w	8000a20 <__udivmoddi4+0x204>
 8000900:	eba1 040c 	sub.w	r4, r1, ip
 8000904:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000908:	fa1f f78c 	uxth.w	r7, ip
 800090c:	2101      	movs	r1, #1
 800090e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000912:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000916:	fb08 4416 	mls	r4, r8, r6, r4
 800091a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800091e:	fb07 f006 	mul.w	r0, r7, r6
 8000922:	4298      	cmp	r0, r3
 8000924:	d908      	bls.n	8000938 <__udivmoddi4+0x11c>
 8000926:	eb1c 0303 	adds.w	r3, ip, r3
 800092a:	f106 34ff 	add.w	r4, r6, #4294967295
 800092e:	d202      	bcs.n	8000936 <__udivmoddi4+0x11a>
 8000930:	4298      	cmp	r0, r3
 8000932:	f200 80cd 	bhi.w	8000ad0 <__udivmoddi4+0x2b4>
 8000936:	4626      	mov	r6, r4
 8000938:	1a1c      	subs	r4, r3, r0
 800093a:	fa1f f38e 	uxth.w	r3, lr
 800093e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000942:	fb08 4410 	mls	r4, r8, r0, r4
 8000946:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800094a:	fb00 f707 	mul.w	r7, r0, r7
 800094e:	429f      	cmp	r7, r3
 8000950:	d908      	bls.n	8000964 <__udivmoddi4+0x148>
 8000952:	eb1c 0303 	adds.w	r3, ip, r3
 8000956:	f100 34ff 	add.w	r4, r0, #4294967295
 800095a:	d202      	bcs.n	8000962 <__udivmoddi4+0x146>
 800095c:	429f      	cmp	r7, r3
 800095e:	f200 80b0 	bhi.w	8000ac2 <__udivmoddi4+0x2a6>
 8000962:	4620      	mov	r0, r4
 8000964:	1bdb      	subs	r3, r3, r7
 8000966:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800096a:	e7a5      	b.n	80008b8 <__udivmoddi4+0x9c>
 800096c:	f1c1 0620 	rsb	r6, r1, #32
 8000970:	408b      	lsls	r3, r1
 8000972:	fa22 f706 	lsr.w	r7, r2, r6
 8000976:	431f      	orrs	r7, r3
 8000978:	fa20 fc06 	lsr.w	ip, r0, r6
 800097c:	fa04 f301 	lsl.w	r3, r4, r1
 8000980:	ea43 030c 	orr.w	r3, r3, ip
 8000984:	40f4      	lsrs	r4, r6
 8000986:	fa00 f801 	lsl.w	r8, r0, r1
 800098a:	0c38      	lsrs	r0, r7, #16
 800098c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000990:	fbb4 fef0 	udiv	lr, r4, r0
 8000994:	fa1f fc87 	uxth.w	ip, r7
 8000998:	fb00 441e 	mls	r4, r0, lr, r4
 800099c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009a0:	fb0e f90c 	mul.w	r9, lr, ip
 80009a4:	45a1      	cmp	r9, r4
 80009a6:	fa02 f201 	lsl.w	r2, r2, r1
 80009aa:	d90a      	bls.n	80009c2 <__udivmoddi4+0x1a6>
 80009ac:	193c      	adds	r4, r7, r4
 80009ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009b2:	f080 8084 	bcs.w	8000abe <__udivmoddi4+0x2a2>
 80009b6:	45a1      	cmp	r9, r4
 80009b8:	f240 8081 	bls.w	8000abe <__udivmoddi4+0x2a2>
 80009bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80009c0:	443c      	add	r4, r7
 80009c2:	eba4 0409 	sub.w	r4, r4, r9
 80009c6:	fa1f f983 	uxth.w	r9, r3
 80009ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80009ce:	fb00 4413 	mls	r4, r0, r3, r4
 80009d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80009da:	45a4      	cmp	ip, r4
 80009dc:	d907      	bls.n	80009ee <__udivmoddi4+0x1d2>
 80009de:	193c      	adds	r4, r7, r4
 80009e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80009e4:	d267      	bcs.n	8000ab6 <__udivmoddi4+0x29a>
 80009e6:	45a4      	cmp	ip, r4
 80009e8:	d965      	bls.n	8000ab6 <__udivmoddi4+0x29a>
 80009ea:	3b02      	subs	r3, #2
 80009ec:	443c      	add	r4, r7
 80009ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009f2:	fba0 9302 	umull	r9, r3, r0, r2
 80009f6:	eba4 040c 	sub.w	r4, r4, ip
 80009fa:	429c      	cmp	r4, r3
 80009fc:	46ce      	mov	lr, r9
 80009fe:	469c      	mov	ip, r3
 8000a00:	d351      	bcc.n	8000aa6 <__udivmoddi4+0x28a>
 8000a02:	d04e      	beq.n	8000aa2 <__udivmoddi4+0x286>
 8000a04:	b155      	cbz	r5, 8000a1c <__udivmoddi4+0x200>
 8000a06:	ebb8 030e 	subs.w	r3, r8, lr
 8000a0a:	eb64 040c 	sbc.w	r4, r4, ip
 8000a0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000a12:	40cb      	lsrs	r3, r1
 8000a14:	431e      	orrs	r6, r3
 8000a16:	40cc      	lsrs	r4, r1
 8000a18:	e9c5 6400 	strd	r6, r4, [r5]
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	e750      	b.n	80008c2 <__udivmoddi4+0xa6>
 8000a20:	f1c2 0320 	rsb	r3, r2, #32
 8000a24:	fa20 f103 	lsr.w	r1, r0, r3
 8000a28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a2c:	fa24 f303 	lsr.w	r3, r4, r3
 8000a30:	4094      	lsls	r4, r2
 8000a32:	430c      	orrs	r4, r1
 8000a34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a38:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a3c:	fa1f f78c 	uxth.w	r7, ip
 8000a40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a44:	fb08 3110 	mls	r1, r8, r0, r3
 8000a48:	0c23      	lsrs	r3, r4, #16
 8000a4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a4e:	fb00 f107 	mul.w	r1, r0, r7
 8000a52:	4299      	cmp	r1, r3
 8000a54:	d908      	bls.n	8000a68 <__udivmoddi4+0x24c>
 8000a56:	eb1c 0303 	adds.w	r3, ip, r3
 8000a5a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a5e:	d22c      	bcs.n	8000aba <__udivmoddi4+0x29e>
 8000a60:	4299      	cmp	r1, r3
 8000a62:	d92a      	bls.n	8000aba <__udivmoddi4+0x29e>
 8000a64:	3802      	subs	r0, #2
 8000a66:	4463      	add	r3, ip
 8000a68:	1a5b      	subs	r3, r3, r1
 8000a6a:	b2a4      	uxth	r4, r4
 8000a6c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a70:	fb08 3311 	mls	r3, r8, r1, r3
 8000a74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a78:	fb01 f307 	mul.w	r3, r1, r7
 8000a7c:	42a3      	cmp	r3, r4
 8000a7e:	d908      	bls.n	8000a92 <__udivmoddi4+0x276>
 8000a80:	eb1c 0404 	adds.w	r4, ip, r4
 8000a84:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a88:	d213      	bcs.n	8000ab2 <__udivmoddi4+0x296>
 8000a8a:	42a3      	cmp	r3, r4
 8000a8c:	d911      	bls.n	8000ab2 <__udivmoddi4+0x296>
 8000a8e:	3902      	subs	r1, #2
 8000a90:	4464      	add	r4, ip
 8000a92:	1ae4      	subs	r4, r4, r3
 8000a94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a98:	e739      	b.n	800090e <__udivmoddi4+0xf2>
 8000a9a:	4604      	mov	r4, r0
 8000a9c:	e6f0      	b.n	8000880 <__udivmoddi4+0x64>
 8000a9e:	4608      	mov	r0, r1
 8000aa0:	e706      	b.n	80008b0 <__udivmoddi4+0x94>
 8000aa2:	45c8      	cmp	r8, r9
 8000aa4:	d2ae      	bcs.n	8000a04 <__udivmoddi4+0x1e8>
 8000aa6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000aaa:	eb63 0c07 	sbc.w	ip, r3, r7
 8000aae:	3801      	subs	r0, #1
 8000ab0:	e7a8      	b.n	8000a04 <__udivmoddi4+0x1e8>
 8000ab2:	4631      	mov	r1, r6
 8000ab4:	e7ed      	b.n	8000a92 <__udivmoddi4+0x276>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	e799      	b.n	80009ee <__udivmoddi4+0x1d2>
 8000aba:	4630      	mov	r0, r6
 8000abc:	e7d4      	b.n	8000a68 <__udivmoddi4+0x24c>
 8000abe:	46d6      	mov	lr, sl
 8000ac0:	e77f      	b.n	80009c2 <__udivmoddi4+0x1a6>
 8000ac2:	4463      	add	r3, ip
 8000ac4:	3802      	subs	r0, #2
 8000ac6:	e74d      	b.n	8000964 <__udivmoddi4+0x148>
 8000ac8:	4606      	mov	r6, r0
 8000aca:	4623      	mov	r3, r4
 8000acc:	4608      	mov	r0, r1
 8000ace:	e70f      	b.n	80008f0 <__udivmoddi4+0xd4>
 8000ad0:	3e02      	subs	r6, #2
 8000ad2:	4463      	add	r3, ip
 8000ad4:	e730      	b.n	8000938 <__udivmoddi4+0x11c>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>:

class STEP {
private :
	Resolution x;
	GPIO_TypeDef* ports[3];
	inline void write_pin(GPIO_TypeDef* port, uint8_t pin, bool val)
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	4611      	mov	r1, r2
 8000ae8:	461a      	mov	r2, r3
 8000aea:	460b      	mov	r3, r1
 8000aec:	71fb      	strb	r3, [r7, #7]
 8000aee:	4613      	mov	r3, r2
 8000af0:	71bb      	strb	r3, [r7, #6]
	{
	    port->BSRR = val ? (1U << pin) : (1U << (pin + 16));
 8000af2:	79bb      	ldrb	r3, [r7, #6]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d004      	beq.n	8000b02 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x26>
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	2201      	movs	r2, #1
 8000afc:	fa02 f303 	lsl.w	r3, r2, r3
 8000b00:	e004      	b.n	8000b0c <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x30>
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	3310      	adds	r3, #16
 8000b06:	2201      	movs	r2, #1
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	68ba      	ldr	r2, [r7, #8]
 8000b0e:	6193      	str	r3, [r2, #24]
	}
 8000b10:	bf00      	nop
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>:
	bool Flag_step_oke;
	StepState_t Status_Step;
	uint8_t update_closed_loop;

public:
	STEP(uint8_t M0, uint8_t M1, uint8_t M2,
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	4608      	mov	r0, r1
 8000b26:	4611      	mov	r1, r2
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	70fb      	strb	r3, [r7, #3]
 8000b2e:	460b      	mov	r3, r1
 8000b30:	70bb      	strb	r3, [r7, #2]
 8000b32:	4613      	mov	r3, r2
 8000b34:	707b      	strb	r3, [r7, #1]
	         uint8_t pin0, GPIO_TypeDef* port0,
	         uint8_t pin1, GPIO_TypeDef* port1,
	         uint8_t pin2, GPIO_TypeDef* port2,
	         uint16_t step_pin, GPIO_TypeDef* step_port,
	         uint16_t dir_pin, GPIO_TypeDef* dir_port)
	        : _step_port(step_port), _step_pin(step_pin),
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b3a:	611a      	str	r2, [r3, #16]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b40:	829a      	strh	r2, [r3, #20]
	          _dir_port(dir_port), _dir_pin(dir_pin), step_state(0)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b46:	619a      	str	r2, [r3, #24]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000b4c:	839a      	strh	r2, [r3, #28]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	  {
        x.M0 = M0;
 8000b5e:	78fb      	ldrb	r3, [r7, #3]
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	b2d9      	uxtb	r1, r3
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	7813      	ldrb	r3, [r2, #0]
 8000b6a:	f361 0300 	bfi	r3, r1, #0, #1
 8000b6e:	7013      	strb	r3, [r2, #0]
        x.M1 = M1;
 8000b70:	78bb      	ldrb	r3, [r7, #2]
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	b2d9      	uxtb	r1, r3
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	7813      	ldrb	r3, [r2, #0]
 8000b7c:	f361 0341 	bfi	r3, r1, #1, #1
 8000b80:	7013      	strb	r3, [r2, #0]
        x.M2 = M2;
 8000b82:	787b      	ldrb	r3, [r7, #1]
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	b2d9      	uxtb	r1, r3
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	7813      	ldrb	r3, [r2, #0]
 8000b8e:	f361 0382 	bfi	r3, r1, #2, #1
 8000b92:	7013      	strb	r3, [r2, #0]

        x.P0= pin0;
 8000b94:	7c3b      	ldrb	r3, [r7, #16]
 8000b96:	f003 030f 	and.w	r3, r3, #15
 8000b9a:	b2d9      	uxtb	r1, r3
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	7813      	ldrb	r3, [r2, #0]
 8000ba0:	f361 03c6 	bfi	r3, r1, #3, #4
 8000ba4:	7013      	strb	r3, [r2, #0]
        x.P1 = pin1;
 8000ba6:	7e3b      	ldrb	r3, [r7, #24]
 8000ba8:	f003 030f 	and.w	r3, r3, #15
 8000bac:	b2d9      	uxtb	r1, r3
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	7853      	ldrb	r3, [r2, #1]
 8000bb2:	f361 0303 	bfi	r3, r1, #0, #4
 8000bb6:	7053      	strb	r3, [r2, #1]
        x.P2 = pin2;
 8000bb8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000bbc:	f003 030f 	and.w	r3, r3, #15
 8000bc0:	b2d9      	uxtb	r1, r3
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	7853      	ldrb	r3, [r2, #1]
 8000bc6:	f361 1307 	bfi	r3, r1, #4, #4
 8000bca:	7053      	strb	r3, [r2, #1]

        ports[0] = port0;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	605a      	str	r2, [r3, #4]
        ports[1] = port1;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	69fa      	ldr	r2, [r7, #28]
 8000bd6:	609a      	str	r2, [r3, #8]
        ports[2] = port2;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bdc:	60da      	str	r2, [r3, #12]

        Flags.flag_angle_init=false;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2200      	movs	r2, #0
 8000be2:	779a      	strb	r2, [r3, #30]
        Flags.flag_set_dir=false;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2200      	movs	r2, #0
 8000be8:	f883 2020 	strb.w	r2, [r3, #32]
        Flags.flag_trang_thaidau_vehome=false;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	77da      	strb	r2, [r3, #31]
        Flags.flag_set_chieu_openloop=false;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        STEPx.target_step=0;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	649a      	str	r2, [r3, #72]	@ 0x48
        STEPx.current_step=0;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2200      	movs	r2, #0
 8000c04:	64da      	str	r2, [r3, #76]	@ 0x4c

        STEPx.angle_as56_cur=0;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2200      	movs	r2, #0
 8000c0a:	631a      	str	r2, [r3, #48]	@ 0x30
        STEPx.angle_as56_tar=0;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2200      	movs	r2, #0
 8000c10:	635a      	str	r2, [r3, #52]	@ 0x34

        Ki_acc=0;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f04f 0200 	mov.w	r2, #0
 8000c18:	671a      	str	r2, [r3, #112]	@ 0x70
        stable_cnt=0;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	66da      	str	r2, [r3, #108]	@ 0x6c
        last_error=0;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	669a      	str	r2, [r3, #104]	@ 0x68
        remain=0;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	665a      	str	r2, [r3, #100]	@ 0x64

        Flag_step_oke=false;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56

        Status_Step=STEP_DONE;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2203      	movs	r2, #3
 8000c38:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57

	    write_pin(ports[0], x.P0, x.M0);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6859      	ldr	r1, [r3, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	bf14      	ite	ne
 8000c5a:	2301      	movne	r3, #1
 8000c5c:	2300      	moveq	r3, #0
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff ff3b 	bl	8000adc <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[1], x.P1, x.M1);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6899      	ldr	r1, [r3, #8]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	785b      	ldrb	r3, [r3, #1]
 8000c6e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	461a      	mov	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	bf14      	ite	ne
 8000c84:	2301      	movne	r3, #1
 8000c86:	2300      	moveq	r3, #0
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f7ff ff26 	bl	8000adc <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[2], x.P2, x.M2);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	68d9      	ldr	r1, [r3, #12]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	785b      	ldrb	r3, [r3, #1]
 8000c98:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	bf14      	ite	ne
 8000cae:	2301      	movne	r3, #1
 8000cb0:	2300      	moveq	r3, #0
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f7ff ff11 	bl	8000adc <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
    }
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <_Z18pos_state_to_arrayyPh>:
uint64_t pos_e=0;

uint8_t pos_dbg[64];

void pos_state_to_array(uint64_t state, uint8_t *arr)
{
 8000cc4:	b4f0      	push	{r4, r5, r6, r7}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 64; i++)
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	75fb      	strb	r3, [r7, #23]
 8000cd4:	e01b      	b.n	8000d0e <_Z18pos_state_to_arrayyPh+0x4a>
    {
        arr[i] = (state >> i) & 0x01;
 8000cd6:	7df9      	ldrb	r1, [r7, #23]
 8000cd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cdc:	f1c1 0620 	rsb	r6, r1, #32
 8000ce0:	f1a1 0020 	sub.w	r0, r1, #32
 8000ce4:	fa22 f401 	lsr.w	r4, r2, r1
 8000ce8:	fa03 f606 	lsl.w	r6, r3, r6
 8000cec:	4334      	orrs	r4, r6
 8000cee:	fa23 f000 	lsr.w	r0, r3, r0
 8000cf2:	4304      	orrs	r4, r0
 8000cf4:	fa23 f501 	lsr.w	r5, r3, r1
 8000cf8:	b2e2      	uxtb	r2, r4
 8000cfa:	7dfb      	ldrb	r3, [r7, #23]
 8000cfc:	6879      	ldr	r1, [r7, #4]
 8000cfe:	440b      	add	r3, r1
 8000d00:	f002 0201 	and.w	r2, r2, #1
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 64; i++)
 8000d08:	7dfb      	ldrb	r3, [r7, #23]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	75fb      	strb	r3, [r7, #23]
 8000d0e:	7dfb      	ldrb	r3, [r7, #23]
 8000d10:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d12:	d9e0      	bls.n	8000cd6 <_Z18pos_state_to_arrayyPh+0x12>
    }
}
 8000d14:	bf00      	nop
 8000d16:	bf00      	nop
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bcf0      	pop	{r4, r5, r6, r7}
 8000d1e:	4770      	bx	lr

08000d20 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
  if (huart->Instance==USART3){
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a1a      	ldr	r2, [pc, #104]	@ (8000d9c <HAL_UARTEx_RxEventCallback+0x7c>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d12e      	bne.n	8000d94 <HAL_UARTEx_RxEventCallback+0x74>
	  memset(data,'0',64);
 8000d36:	2240      	movs	r2, #64	@ 0x40
 8000d38:	2130      	movs	r1, #48	@ 0x30
 8000d3a:	4819      	ldr	r0, [pc, #100]	@ (8000da0 <HAL_UARTEx_RxEventCallback+0x80>)
 8000d3c:	f00a fefc 	bl	800bb38 <memset>
	  memcpy ( data, _Dwin->RxData, Size );
 8000d40:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	3308      	adds	r3, #8
 8000d46:	887a      	ldrh	r2, [r7, #2]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4815      	ldr	r0, [pc, #84]	@ (8000da0 <HAL_UARTEx_RxEventCallback+0x80>)
 8000d4c:	f00a ff7c 	bl	800bc48 <memcpy>
	  _Dwin->handled_data_interrupt();
 8000d50:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f006 fd95 	bl	8007884 <_ZN8DwinDgus22handled_data_interruptEv>
	  pos_state_to_array(_Dwin->pos_state, pos_dbg);
 8000d5a:	4b12      	ldr	r3, [pc, #72]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8000d62:	4a11      	ldr	r2, [pc, #68]	@ (8000da8 <HAL_UARTEx_RxEventCallback+0x88>)
 8000d64:	f7ff ffae 	bl	8000cc4 <_Z18pos_state_to_arrayyPh>

		HAL_UARTEx_ReceiveToIdle_DMA(_Dwin->_huart, _Dwin->RxData, 32);
 8000d68:	4b0e      	ldr	r3, [pc, #56]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	6818      	ldr	r0, [r3, #0]
 8000d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3308      	adds	r3, #8
 8000d74:	2220      	movs	r2, #32
 8000d76:	4619      	mov	r1, r3
 8000d78:	f005 fb34 	bl	80063e4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(_Dwin->_hdma_rx,DMA_IT_HT);
 8000d7c:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f022 0208 	bic.w	r2, r2, #8
 8000d92:	601a      	str	r2, [r3, #0]

  }

}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40004800 	.word	0x40004800
 8000da0:	200001dc 	.word	0x200001dc
 8000da4:	2000021c 	.word	0x2000021c
 8000da8:	20000230 	.word	0x20000230

08000dac <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_5) {   _Flag.flag1 = 1;_STEP1->is_enable_step=false;}
 8000db6:	88fb      	ldrh	r3, [r7, #6]
 8000db8:	2b20      	cmp	r3, #32
 8000dba:	d10a      	bne.n	8000dd2 <HAL_GPIO_EXTI_Callback+0x26>
 8000dbc:	4a1a      	ldr	r2, [pc, #104]	@ (8000e28 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000dbe:	7813      	ldrb	r3, [r2, #0]
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	7013      	strb	r3, [r2, #0]
 8000dc6:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_GPIO_EXTI_Callback+0x80>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    else if (GPIO_Pin == GPIO_PIN_3) { _Flag.flag2 = 1;_STEP2->is_enable_step=false;}
    else if (GPIO_Pin == GPIO_PIN_0) { _Flag.flag3 = 1;_STEP3->is_enable_step=false;}
    else if (GPIO_Pin == GPIO_PIN_9) { _Flag.flag4 = 1;}
}
 8000dd0:	e024      	b.n	8000e1c <HAL_GPIO_EXTI_Callback+0x70>
    else if (GPIO_Pin == GPIO_PIN_3) { _Flag.flag2 = 1;_STEP2->is_enable_step=false;}
 8000dd2:	88fb      	ldrh	r3, [r7, #6]
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d10a      	bne.n	8000dee <HAL_GPIO_EXTI_Callback+0x42>
 8000dd8:	4a13      	ldr	r2, [pc, #76]	@ (8000e28 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000dda:	7813      	ldrb	r3, [r2, #0]
 8000ddc:	f043 0302 	orr.w	r3, r3, #2
 8000de0:	7013      	strb	r3, [r2, #0]
 8000de2:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <HAL_GPIO_EXTI_Callback+0x84>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
}
 8000dec:	e016      	b.n	8000e1c <HAL_GPIO_EXTI_Callback+0x70>
    else if (GPIO_Pin == GPIO_PIN_0) { _Flag.flag3 = 1;_STEP3->is_enable_step=false;}
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d10a      	bne.n	8000e0a <HAL_GPIO_EXTI_Callback+0x5e>
 8000df4:	4a0c      	ldr	r2, [pc, #48]	@ (8000e28 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000df6:	7813      	ldrb	r3, [r2, #0]
 8000df8:	f043 0304 	orr.w	r3, r3, #4
 8000dfc:	7013      	strb	r3, [r2, #0]
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <HAL_GPIO_EXTI_Callback+0x88>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	2200      	movs	r2, #0
 8000e04:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
}
 8000e08:	e008      	b.n	8000e1c <HAL_GPIO_EXTI_Callback+0x70>
    else if (GPIO_Pin == GPIO_PIN_9) { _Flag.flag4 = 1;}
 8000e0a:	88fb      	ldrh	r3, [r7, #6]
 8000e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e10:	d104      	bne.n	8000e1c <HAL_GPIO_EXTI_Callback+0x70>
 8000e12:	4a05      	ldr	r2, [pc, #20]	@ (8000e28 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000e14:	7813      	ldrb	r3, [r2, #0]
 8000e16:	f043 0308 	orr.w	r3, r3, #8
 8000e1a:	7013      	strb	r3, [r2, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	20000624 	.word	0x20000624
 8000e2c:	20000220 	.word	0x20000220
 8000e30:	20000224 	.word	0x20000224
 8000e34:	20000228 	.word	0x20000228

08000e38 <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t>:


static void I2C_BusRecover(I2C_HandleTypeDef *hi2c,
                           GPIO_TypeDef *SCL_Port, uint16_t SCL_Pin,
                           GPIO_TypeDef *SDA_Port, uint16_t SDA_Pin)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08a      	sub	sp, #40	@ 0x28
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	4613      	mov	r3, r2
 8000e46:	80fb      	strh	r3, [r7, #6]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
 8000e56:	611a      	str	r2, [r3, #16]

    HAL_I2C_DeInit(hi2c);
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f002 ff9d 	bl	8003d98 <HAL_I2C_DeInit>

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_OD;
 8000e5e:	2311      	movs	r3, #17
 8000e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000e62:	2301      	movs	r3, #1
 8000e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]

    GPIO_InitStruct.Pin = SCL_Pin;
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SCL_Port, &GPIO_InitStruct);
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	4619      	mov	r1, r3
 8000e74:	68b8      	ldr	r0, [r7, #8]
 8000e76:	f002 fb81 	bl	800357c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDA_Pin;
 8000e7a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000e7c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SDA_Port, &GPIO_InitStruct);
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	6838      	ldr	r0, [r7, #0]
 8000e86:	f002 fb79 	bl	800357c <HAL_GPIO_Init>

    /* Release bus */
    HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 8000e8a:	88fb      	ldrh	r3, [r7, #6]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4619      	mov	r1, r3
 8000e90:	68b8      	ldr	r0, [r7, #8]
 8000e92:	f002 fe0b 	bl	8003aac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_SET);
 8000e96:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	6838      	ldr	r0, [r7, #0]
 8000e9e:	f002 fe05 	bl	8003aac <HAL_GPIO_WritePin>
    osDelay(1);
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f007 fa46 	bl	8008334 <osDelay>

    /* Clock out 9 pulses */
    for (int i = 0; i < 9; i++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eac:	e014      	b.n	8000ed8 <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t+0xa0>
    {
        HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_RESET);
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	68b8      	ldr	r0, [r7, #8]
 8000eb6:	f002 fdf9 	bl	8003aac <HAL_GPIO_WritePin>
        osDelay(1);
 8000eba:	2001      	movs	r0, #1
 8000ebc:	f007 fa3a 	bl	8008334 <osDelay>
        HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	68b8      	ldr	r0, [r7, #8]
 8000ec8:	f002 fdf0 	bl	8003aac <HAL_GPIO_WritePin>
        osDelay(1);
 8000ecc:	2001      	movs	r0, #1
 8000ece:	f007 fa31 	bl	8008334 <osDelay>
    for (int i = 0; i < 9; i++)
 8000ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eda:	2b08      	cmp	r3, #8
 8000edc:	dde7      	ble.n	8000eae <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t+0x76>
    }

    /* STOP */
    HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_RESET);
 8000ede:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	6838      	ldr	r0, [r7, #0]
 8000ee6:	f002 fde1 	bl	8003aac <HAL_GPIO_WritePin>
    osDelay(1);
 8000eea:	2001      	movs	r0, #1
 8000eec:	f007 fa22 	bl	8008334 <osDelay>
    HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 8000ef0:	88fb      	ldrh	r3, [r7, #6]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	68b8      	ldr	r0, [r7, #8]
 8000ef8:	f002 fdd8 	bl	8003aac <HAL_GPIO_WritePin>
    osDelay(1);
 8000efc:	2001      	movs	r0, #1
 8000efe:	f007 fa19 	bl	8008334 <osDelay>
    HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_SET);
 8000f02:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000f04:	2201      	movs	r2, #1
 8000f06:	4619      	mov	r1, r3
 8000f08:	6838      	ldr	r0, [r7, #0]
 8000f0a:	f002 fdcf 	bl	8003aac <HAL_GPIO_WritePin>

    HAL_I2C_Init(hi2c);
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f002 fdfe 	bl	8003b10 <HAL_I2C_Init>
}
 8000f14:	bf00      	nop
 8000f16:	3728      	adds	r7, #40	@ 0x28
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>:
static HAL_StatusTypeDef AS5600_Read(I2C_HandleTypeDef *hi2c,
                                     uint16_t *value,
                                     uint8_t *buf,
                                     GPIO_TypeDef *SCL_Port, uint16_t SCL_Pin,
                                     GPIO_TypeDef *SDA_Port, uint16_t SDA_Pin)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08a      	sub	sp, #40	@ 0x28
 8000f20:	af04      	add	r7, sp, #16
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
 8000f28:	603b      	str	r3, [r7, #0]
    if (HAL_I2C_Mem_Read(hi2c,
 8000f2a:	230a      	movs	r3, #10
 8000f2c:	9302      	str	r3, [sp, #8]
 8000f2e:	2302      	movs	r3, #2
 8000f30:	9301      	str	r3, [sp, #4]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	2301      	movs	r3, #1
 8000f38:	220c      	movs	r2, #12
 8000f3a:	216c      	movs	r1, #108	@ 0x6c
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f002 ff5b 	bl	8003df8 <HAL_I2C_Mem_Read>
 8000f42:	4603      	mov	r3, r0
                         AS5600_ADDR << 1,
                         0x0C,
                         I2C_MEMADD_SIZE_8BIT,
                         buf,
                         2,
                         10) == HAL_OK)
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	bf0c      	ite	eq
 8000f48:	2301      	moveq	r3, #1
 8000f4a:	2300      	movne	r3, #0
 8000f4c:	b2db      	uxtb	r3, r3
    if (HAL_I2C_Mem_Read(hi2c,
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d011      	beq.n	8000f76 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x5a>
    {
        *value = ((buf[0] << 8) | buf[1]) & 0x0FFF;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	021b      	lsls	r3, r3, #8
 8000f58:	b21a      	sxth	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	801a      	strh	r2, [r3, #0]
        return HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e015      	b.n	8000fa2 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x86>
    }

    uint32_t err = HAL_I2C_GetError(hi2c);
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f003 f970 	bl	800425c <HAL_I2C_GetError>
 8000f7c:	6178      	str	r0, [r7, #20]
    if (err == HAL_I2C_ERROR_TIMEOUT ||
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	2b20      	cmp	r3, #32
 8000f82:	d005      	beq.n	8000f90 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x74>
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d002      	beq.n	8000f90 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x74>
        err == HAL_I2C_ERROR_BERR ||
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	2b04      	cmp	r3, #4
 8000f8e:	d107      	bne.n	8000fa0 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x84>
        err == HAL_I2C_ERROR_AF)
    {
        I2C_BusRecover(hi2c,
 8000f90:	8c3a      	ldrh	r2, [r7, #32]
 8000f92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f98:	6839      	ldr	r1, [r7, #0]
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	f7ff ff4c 	bl	8000e38 <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t>
                       SCL_Port, SCL_Pin,
                       SDA_Port, SDA_Pin);
    }

    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <Sensor_AS5600_RTOS>:
#define I2C3_SDA_Pin  GPIO_PIN_9

#define AS5600_ADDR   0x36

void Sensor_AS5600_RTOS()
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af04      	add	r7, sp, #16
    uint16_t val1 = 0, val2 = 0, val3 = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	81fb      	strh	r3, [r7, #14]
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	81bb      	strh	r3, [r7, #12]
 8000fba:	2300      	movs	r3, #0
 8000fbc:	817b      	strh	r3, [r7, #10]
    uint8_t buf1[2], buf2[2], buf3[2];

    /* Ch AS5600 n nh sau power-on */
    osDelay(50);
 8000fbe:	2032      	movs	r0, #50	@ 0x32
 8000fc0:	f007 f9b8 	bl	8008334 <osDelay>

    for (;;)
    {
        /* ===== I2C1 ===== */
        if (AS5600_Read(&hi2c1, &val1, buf1,
 8000fc4:	f107 0208 	add.w	r2, r7, #8
 8000fc8:	f107 010e 	add.w	r1, r7, #14
 8000fcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	4b30      	ldr	r3, [pc, #192]	@ (8001094 <Sensor_AS5600_RTOS+0xe8>)
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8001094 <Sensor_AS5600_RTOS+0xe8>)
 8000fde:	482e      	ldr	r0, [pc, #184]	@ (8001098 <Sensor_AS5600_RTOS+0xec>)
 8000fe0:	f7ff ff9c 	bl	8000f1c <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>
 8000fe4:	4603      	mov	r3, r0
                        I2C1_SCL_Port, I2C1_SCL_Pin,
                        I2C1_SDA_Port, I2C1_SDA_Pin) == HAL_OK)
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	bf0c      	ite	eq
 8000fea:	2301      	moveq	r3, #1
 8000fec:	2300      	movne	r3, #0
 8000fee:	b2db      	uxtb	r3, r3
        if (AS5600_Read(&hi2c1, &val1, buf1,
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d009      	beq.n	8001008 <Sensor_AS5600_RTOS+0x5c>
        {
            _STEP3->update_As5600_cur(val1);
 8000ff4:	4b29      	ldr	r3, [pc, #164]	@ (800109c <Sensor_AS5600_RTOS+0xf0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	89fa      	ldrh	r2, [r7, #14]
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f006 fd13 	bl	8007a28 <_ZN4STEP17update_As5600_curEl>
            yyy[0] = val1;
 8001002:	89fa      	ldrh	r2, [r7, #14]
 8001004:	4b26      	ldr	r3, [pc, #152]	@ (80010a0 <Sensor_AS5600_RTOS+0xf4>)
 8001006:	801a      	strh	r2, [r3, #0]
        }

        /* ===== I2C2 ===== */
        if (AS5600_Read(&hi2c2, &val2, buf2,
 8001008:	1d3a      	adds	r2, r7, #4
 800100a:	f107 010c 	add.w	r1, r7, #12
 800100e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <Sensor_AS5600_RTOS+0xe8>)
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <Sensor_AS5600_RTOS+0xe8>)
 8001020:	4820      	ldr	r0, [pc, #128]	@ (80010a4 <Sensor_AS5600_RTOS+0xf8>)
 8001022:	f7ff ff7b 	bl	8000f1c <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>
 8001026:	4603      	mov	r3, r0
                        I2C2_SCL_Port, I2C2_SCL_Pin,
                        I2C2_SDA_Port, I2C2_SDA_Pin) == HAL_OK)
 8001028:	2b00      	cmp	r3, #0
 800102a:	bf0c      	ite	eq
 800102c:	2301      	moveq	r3, #1
 800102e:	2300      	movne	r3, #0
 8001030:	b2db      	uxtb	r3, r3
        if (AS5600_Read(&hi2c2, &val2, buf2,
 8001032:	2b00      	cmp	r3, #0
 8001034:	d009      	beq.n	800104a <Sensor_AS5600_RTOS+0x9e>
        {
            _STEP1->update_As5600_cur(val2);
 8001036:	4b1c      	ldr	r3, [pc, #112]	@ (80010a8 <Sensor_AS5600_RTOS+0xfc>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	89ba      	ldrh	r2, [r7, #12]
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f006 fcf2 	bl	8007a28 <_ZN4STEP17update_As5600_curEl>
            yyy[1] = val2;
 8001044:	89ba      	ldrh	r2, [r7, #12]
 8001046:	4b16      	ldr	r3, [pc, #88]	@ (80010a0 <Sensor_AS5600_RTOS+0xf4>)
 8001048:	805a      	strh	r2, [r3, #2]
        }

        /* ===== I2C3 ===== */
        if (AS5600_Read(&hi2c3, &val3, buf3,
 800104a:	463a      	mov	r2, r7
 800104c:	f107 010a 	add.w	r1, r7, #10
 8001050:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001054:	9302      	str	r3, [sp, #8]
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <Sensor_AS5600_RTOS+0x100>)
 8001058:	9301      	str	r3, [sp, #4]
 800105a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <Sensor_AS5600_RTOS+0x104>)
 8001062:	4814      	ldr	r0, [pc, #80]	@ (80010b4 <Sensor_AS5600_RTOS+0x108>)
 8001064:	f7ff ff5a 	bl	8000f1c <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>
 8001068:	4603      	mov	r3, r0
                        I2C3_SCL_Port, I2C3_SCL_Pin,
                        I2C3_SDA_Port, I2C3_SDA_Pin) == HAL_OK)
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf0c      	ite	eq
 800106e:	2301      	moveq	r3, #1
 8001070:	2300      	movne	r3, #0
 8001072:	b2db      	uxtb	r3, r3
        if (AS5600_Read(&hi2c3, &val3, buf3,
 8001074:	2b00      	cmp	r3, #0
 8001076:	d009      	beq.n	800108c <Sensor_AS5600_RTOS+0xe0>
        {
            _STEP2->update_As5600_cur(val3);
 8001078:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <Sensor_AS5600_RTOS+0x10c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	897a      	ldrh	r2, [r7, #10]
 800107e:	4611      	mov	r1, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f006 fcd1 	bl	8007a28 <_ZN4STEP17update_As5600_curEl>
            yyy[2] = val3;
 8001086:	897a      	ldrh	r2, [r7, #10]
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <Sensor_AS5600_RTOS+0xf4>)
 800108a:	809a      	strh	r2, [r3, #4]
        }

        osDelay(3);
 800108c:	2003      	movs	r0, #3
 800108e:	f007 f951 	bl	8008334 <osDelay>
        if (AS5600_Read(&hi2c1, &val1, buf1,
 8001092:	e797      	b.n	8000fc4 <Sensor_AS5600_RTOS+0x18>
 8001094:	40020400 	.word	0x40020400
 8001098:	200002b0 	.word	0x200002b0
 800109c:	20000228 	.word	0x20000228
 80010a0:	20000270 	.word	0x20000270
 80010a4:	20000304 	.word	0x20000304
 80010a8:	20000220 	.word	0x20000220
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020000 	.word	0x40020000
 80010b4:	20000358 	.word	0x20000358
 80010b8:	20000224 	.word	0x20000224

080010bc <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a0c      	ldr	r2, [pc, #48]	@ (80010f8 <HAL_UART_TxCpltCallback+0x3c>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d111      	bne.n	80010f0 <HAL_UART_TxCpltCallback+0x34>
    {

    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
    	osSemaphoreRelease(Seme_Tx_dwinHandle);
 80010d0:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <HAL_UART_TxCpltCallback+0x40>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f007 fa23 	bl	8008520 <osSemaphoreRelease>

    	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d007      	beq.n	80010f0 <HAL_UART_TxCpltCallback+0x34>
 80010e0:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <HAL_UART_TxCpltCallback+0x44>)
 80010e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	f3bf 8f4f 	dsb	sy
 80010ec:	f3bf 8f6f 	isb	sy
    }
}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000518 	.word	0x20000518
 80010fc:	200002a8 	.word	0x200002a8
 8001100:	e000ed04 	.word	0xe000ed04

08001104 <_Z18Update_Theta_Roboth>:




void Update_Theta_Robot(uint8_t req){
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
	Angle_4_theta=Robot_GetTheta(req);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f006 fc47 	bl	80079a4 <Robot_GetTheta>
 8001116:	4603      	mov	r3, r0
 8001118:	4a02      	ldr	r2, [pc, #8]	@ (8001124 <_Z18Update_Theta_Roboth+0x20>)
 800111a:	6013      	str	r3, [r2, #0]
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200001d8 	.word	0x200001d8

08001128 <Control_Dwin_get_theta_RTOS>:
uint16_t yui=0;
uint16_t theta[4];

void Control_Dwin_get_theta_RTOS(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0

	uint8_t bien_co_set_theta=0;
 800112e:	2300      	movs	r3, #0
 8001130:	71fb      	strb	r3, [r7, #7]

    for (;;)
    {
    	if(Angle_4_theta != nullptr){
 8001132:	4b8c      	ldr	r3, [pc, #560]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 8110 	beq.w	800135c <Control_Dwin_get_theta_RTOS+0x234>
    		if(bien_co_set_theta==0){
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d117      	bne.n	8001172 <Control_Dwin_get_theta_RTOS+0x4a>
    			_Robot_state=ROBOT_ACTIVE;
 8001142:	4b89      	ldr	r3, [pc, #548]	@ (8001368 <Control_Dwin_get_theta_RTOS+0x240>)
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
//				_STEP1->STEP_set_Target(88); // GIONG NHU QUI HOACH QUI DAO 1
//				_STEP2->STEP_set_Target(7);
//				_STEP3->STEP_set_Target(10);

				_STEP1->STEP_set_target_as(-6238);
 8001148:	4b88      	ldr	r3, [pc, #544]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4988      	ldr	r1, [pc, #544]	@ (8001370 <Control_Dwin_get_theta_RTOS+0x248>)
 800114e:	4618      	mov	r0, r3
 8001150:	f006 fd7e 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
				_STEP2->STEP_set_target_as(3935);
 8001154:	4b87      	ldr	r3, [pc, #540]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f640 715f 	movw	r1, #3935	@ 0xf5f
 800115c:	4618      	mov	r0, r3
 800115e:	f006 fd77 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
				_STEP3->STEP_set_target_as(-4512);
 8001162:	4b85      	ldr	r3, [pc, #532]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4985      	ldr	r1, [pc, #532]	@ (800137c <Control_Dwin_get_theta_RTOS+0x254>)
 8001168:	4618      	mov	r0, r3
 800116a:	f006 fd71 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>

				bien_co_set_theta =10;
 800116e:	230a      	movs	r3, #10
 8001170:	71fb      	strb	r3, [r7, #7]
    			//bien_co_set_theta=1;
    		}
    		if (bien_co_set_theta==1){
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d14a      	bne.n	800120e <Control_Dwin_get_theta_RTOS+0xe6>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8001178:	4b7c      	ldr	r3, [pc, #496]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001180:	2b03      	cmp	r3, #3
 8001182:	d144      	bne.n	800120e <Control_Dwin_get_theta_RTOS+0xe6>
 8001184:	4b7b      	ldr	r3, [pc, #492]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 800118c:	2b03      	cmp	r3, #3
 800118e:	d13e      	bne.n	800120e <Control_Dwin_get_theta_RTOS+0xe6>
 8001190:	4b79      	ldr	r3, [pc, #484]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001198:	2b03      	cmp	r3, #3
 800119a:	d138      	bne.n	800120e <Control_Dwin_get_theta_RTOS+0xe6>

						HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_SET);
 800119c:	2201      	movs	r2, #1
 800119e:	2140      	movs	r1, #64	@ 0x40
 80011a0:	4877      	ldr	r0, [pc, #476]	@ (8001380 <Control_Dwin_get_theta_RTOS+0x258>)
 80011a2:	f002 fc83 	bl	8003aac <HAL_GPIO_WritePin>
//						_STEP1->STEP_set_Target(Angle_4_theta->theta1);
//						_STEP2->STEP_set_Target(Angle_4_theta->theta2);
//						_STEP3->STEP_set_Target(Angle_4_theta->theta3);

						_STEP1->STEP_set_target_as(-6505);
 80011a6:	4b71      	ldr	r3, [pc, #452]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4976      	ldr	r1, [pc, #472]	@ (8001384 <Control_Dwin_get_theta_RTOS+0x25c>)
 80011ac:	4618      	mov	r0, r3
 80011ae:	f006 fd4f 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						_STEP2->STEP_set_target_as(2187);
 80011b2:	4b70      	ldr	r3, [pc, #448]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f640 018b 	movw	r1, #2187	@ 0x88b
 80011ba:	4618      	mov	r0, r3
 80011bc:	f006 fd48 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						_STEP3->STEP_set_target_as(-2738);
 80011c0:	4b6d      	ldr	r3, [pc, #436]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4970      	ldr	r1, [pc, #448]	@ (8001388 <Control_Dwin_get_theta_RTOS+0x260>)
 80011c6:	4618      	mov	r0, r3
 80011c8:	f006 fd42 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						theta[0]=Angle_4_theta->theta1;
 80011cc:	4b65      	ldr	r3, [pc, #404]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	4b6d      	ldr	r3, [pc, #436]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80011d8:	801a      	strh	r2, [r3, #0]
						theta[1]=Angle_4_theta->theta2;
 80011da:	4b62      	ldr	r3, [pc, #392]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	4b69      	ldr	r3, [pc, #420]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80011e6:	805a      	strh	r2, [r3, #2]
						theta[2]=Angle_4_theta->theta3;
 80011e8:	4b5e      	ldr	r3, [pc, #376]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	4b66      	ldr	r3, [pc, #408]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80011f4:	809a      	strh	r2, [r3, #4]
						theta[3]=Angle_4_theta->theta4;
 80011f6:	4b5b      	ldr	r3, [pc, #364]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4b62      	ldr	r3, [pc, #392]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 8001202:	80da      	strh	r2, [r3, #6]
						yui=5;
 8001204:	4b62      	ldr	r3, [pc, #392]	@ (8001390 <Control_Dwin_get_theta_RTOS+0x268>)
 8001206:	2205      	movs	r2, #5
 8001208:	801a      	strh	r2, [r3, #0]
						bien_co_set_theta=2;
 800120a:	2302      	movs	r3, #2
 800120c:	71fb      	strb	r3, [r7, #7]

				}
    		}

				if (bien_co_set_theta==2){
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	2b02      	cmp	r3, #2
 8001212:	d12a      	bne.n	800126a <Control_Dwin_get_theta_RTOS+0x142>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8001214:	4b55      	ldr	r3, [pc, #340]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 800121c:	2b03      	cmp	r3, #3
 800121e:	d124      	bne.n	800126a <Control_Dwin_get_theta_RTOS+0x142>
 8001220:	4b54      	ldr	r3, [pc, #336]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001228:	2b03      	cmp	r3, #3
 800122a:	d11e      	bne.n	800126a <Control_Dwin_get_theta_RTOS+0x142>
 800122c:	4b52      	ldr	r3, [pc, #328]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001234:	2b03      	cmp	r3, #3
 8001236:	d118      	bne.n	800126a <Control_Dwin_get_theta_RTOS+0x142>

						osDelay(1000);
 8001238:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800123c:	f007 f87a 	bl	8008334 <osDelay>

						_STEP1->STEP_set_target_as(-6236);
 8001240:	4b4a      	ldr	r3, [pc, #296]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4953      	ldr	r1, [pc, #332]	@ (8001394 <Control_Dwin_get_theta_RTOS+0x26c>)
 8001246:	4618      	mov	r0, r3
 8001248:	f006 fd02 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						_STEP2->STEP_set_target_as(3897);
 800124c:	4b49      	ldr	r3, [pc, #292]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f640 7139 	movw	r1, #3897	@ 0xf39
 8001254:	4618      	mov	r0, r3
 8001256:	f006 fcfb 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						_STEP3->STEP_set_target_as(-4457);
 800125a:	4b47      	ldr	r3, [pc, #284]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	494e      	ldr	r1, [pc, #312]	@ (8001398 <Control_Dwin_get_theta_RTOS+0x270>)
 8001260:	4618      	mov	r0, r3
 8001262:	f006 fcf5 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>

						bien_co_set_theta=3;
 8001266:	2303      	movs	r3, #3
 8001268:	71fb      	strb	r3, [r7, #7]

					}
				}
    		    if(bien_co_set_theta==3){
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	2b03      	cmp	r3, #3
 800126e:	d149      	bne.n	8001304 <Control_Dwin_get_theta_RTOS+0x1dc>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8001270:	4b3e      	ldr	r3, [pc, #248]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001278:	2b03      	cmp	r3, #3
 800127a:	d143      	bne.n	8001304 <Control_Dwin_get_theta_RTOS+0x1dc>
 800127c:	4b3d      	ldr	r3, [pc, #244]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001284:	2b03      	cmp	r3, #3
 8001286:	d13d      	bne.n	8001304 <Control_Dwin_get_theta_RTOS+0x1dc>
 8001288:	4b3b      	ldr	r3, [pc, #236]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001290:	2b03      	cmp	r3, #3
 8001292:	d137      	bne.n	8001304 <Control_Dwin_get_theta_RTOS+0x1dc>

						osDelay(30);
 8001294:	201e      	movs	r0, #30
 8001296:	f007 f84d 	bl	8008334 <osDelay>
						_STEP1->STEP_set_target_as(-479);
 800129a:	4b34      	ldr	r3, [pc, #208]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f46f 71ef 	mvn.w	r1, #478	@ 0x1de
 80012a2:	4618      	mov	r0, r3
 80012a4:	f006 fcd4 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						_STEP2->STEP_set_target_as(6472);
 80012a8:	4b32      	ldr	r3, [pc, #200]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f641 1148 	movw	r1, #6472	@ 0x1948
 80012b0:	4618      	mov	r0, r3
 80012b2:	f006 fccd 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						_STEP3->STEP_set_target_as(-4221);
 80012b6:	4b30      	ldr	r3, [pc, #192]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4938      	ldr	r1, [pc, #224]	@ (800139c <Control_Dwin_get_theta_RTOS+0x274>)
 80012bc:	4618      	mov	r0, r3
 80012be:	f006 fcc7 	bl	8007c50 <_ZN4STEP18STEP_set_target_asEl>
						theta[0]=Angle_4_theta->theta1;
 80012c2:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b2f      	ldr	r3, [pc, #188]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80012ce:	801a      	strh	r2, [r3, #0]
						theta[1]=Angle_4_theta->theta2;
 80012d0:	4b24      	ldr	r3, [pc, #144]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4b2c      	ldr	r3, [pc, #176]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80012dc:	805a      	strh	r2, [r3, #2]
						theta[2]=Angle_4_theta->theta3;
 80012de:	4b21      	ldr	r3, [pc, #132]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	4b28      	ldr	r3, [pc, #160]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80012ea:	809a      	strh	r2, [r3, #4]
						theta[3]=Angle_4_theta->theta4;
 80012ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	4b25      	ldr	r3, [pc, #148]	@ (800138c <Control_Dwin_get_theta_RTOS+0x264>)
 80012f8:	80da      	strh	r2, [r3, #6]
						yui=7;
 80012fa:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <Control_Dwin_get_theta_RTOS+0x268>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	801a      	strh	r2, [r3, #0]

						bien_co_set_theta=4;
 8001300:	2304      	movs	r3, #4
 8001302:	71fb      	strb	r3, [r7, #7]
							}
    		    		}
				if(bien_co_set_theta==4){
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	2b04      	cmp	r3, #4
 8001308:	d118      	bne.n	800133c <Control_Dwin_get_theta_RTOS+0x214>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 800130a:	4b18      	ldr	r3, [pc, #96]	@ (800136c <Control_Dwin_get_theta_RTOS+0x244>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8001312:	2b03      	cmp	r3, #3
 8001314:	d112      	bne.n	800133c <Control_Dwin_get_theta_RTOS+0x214>
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <Control_Dwin_get_theta_RTOS+0x24c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 800131e:	2b03      	cmp	r3, #3
 8001320:	d10c      	bne.n	800133c <Control_Dwin_get_theta_RTOS+0x214>
 8001322:	4b15      	ldr	r3, [pc, #84]	@ (8001378 <Control_Dwin_get_theta_RTOS+0x250>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 800132a:	2b03      	cmp	r3, #3
 800132c:	d106      	bne.n	800133c <Control_Dwin_get_theta_RTOS+0x214>
						HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	2140      	movs	r1, #64	@ 0x40
 8001332:	4813      	ldr	r0, [pc, #76]	@ (8001380 <Control_Dwin_get_theta_RTOS+0x258>)
 8001334:	f002 fbba 	bl	8003aac <HAL_GPIO_WritePin>
						bien_co_set_theta=5;
 8001338:	2305      	movs	r3, #5
 800133a:	71fb      	strb	r3, [r7, #7]
					}

				}

				if(bien_co_set_theta==5){
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	2b05      	cmp	r3, #5
 8001340:	d10c      	bne.n	800135c <Control_Dwin_get_theta_RTOS+0x234>

						Angle_4_theta=nullptr;
 8001342:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <Control_Dwin_get_theta_RTOS+0x23c>)
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
						bien_co_set_theta=0;
 8001348:	2300      	movs	r3, #0
 800134a:	71fb      	strb	r3, [r7, #7]
						yui=10;
 800134c:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <Control_Dwin_get_theta_RTOS+0x268>)
 800134e:	220a      	movs	r2, #10
 8001350:	801a      	strh	r2, [r3, #0]
						osSemaphoreRelease(Theta_xyzHandle);
 8001352:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <Control_Dwin_get_theta_RTOS+0x278>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f007 f8e2 	bl	8008520 <osSemaphoreRelease>





        osDelay(100);
 800135c:	2064      	movs	r0, #100	@ 0x64
 800135e:	f006 ffe9 	bl	8008334 <osDelay>
    	if(Angle_4_theta != nullptr){
 8001362:	e6e6      	b.n	8001132 <Control_Dwin_get_theta_RTOS+0xa>
 8001364:	200001d8 	.word	0x200001d8
 8001368:	200001d4 	.word	0x200001d4
 800136c:	20000220 	.word	0x20000220
 8001370:	ffffe7a2 	.word	0xffffe7a2
 8001374:	20000224 	.word	0x20000224
 8001378:	20000228 	.word	0x20000228
 800137c:	ffffee60 	.word	0xffffee60
 8001380:	40021000 	.word	0x40021000
 8001384:	ffffe697 	.word	0xffffe697
 8001388:	fffff54e 	.word	0xfffff54e
 800138c:	20000278 	.word	0x20000278
 8001390:	20000276 	.word	0x20000276
 8001394:	ffffe7a4 	.word	0xffffe7a4
 8001398:	ffffee97 	.word	0xffffee97
 800139c:	ffffef83 	.word	0xffffef83
 80013a0:	200002ac 	.word	0x200002ac

080013a4 <DwinUsartTask_RTOS>:
}




void DwinUsartTask_RTOS(){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
	uint8_t req;
	for(;;)
	{
	    osMessageQueueGet(Queue_DWINHandle, &req, NULL, osWaitForever);
 80013aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001418 <DwinUsartTask_RTOS+0x74>)
 80013ac:	6818      	ldr	r0, [r3, #0]
 80013ae:	1d79      	adds	r1, r7, #5
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
 80013b4:	2200      	movs	r2, #0
 80013b6:	f007 f9cb 	bl	8008750 <osMessageQueueGet>

	    osSemaphoreAcquire(Seme_Tx_dwinHandle, osWaitForever); // <-- chn trc khi gi
 80013ba:	4b18      	ldr	r3, [pc, #96]	@ (800141c <DwinUsartTask_RTOS+0x78>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f04f 31ff 	mov.w	r1, #4294967295
 80013c2:	4618      	mov	r0, r3
 80013c4:	f007 f85a 	bl	800847c <osSemaphoreAcquire>

	    if ((req != 255)){
 80013c8:	797b      	ldrb	r3, [r7, #5]
 80013ca:	2bff      	cmp	r3, #255	@ 0xff
 80013cc:	d018      	beq.n	8001400 <DwinUsartTask_RTOS+0x5c>
	        uint16_t add=0x1000+(uint16_t)req*4;
 80013ce:	797b      	ldrb	r3, [r7, #5]
 80013d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	80fb      	strh	r3, [r7, #6]
	        Update_Theta_Robot(req);
 80013da:	797b      	ldrb	r3, [r7, #5]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fe91 	bl	8001104 <_Z18Update_Theta_Roboth>
	        osSemaphoreAcquire(Theta_xyzHandle, osWaitForever);
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <DwinUsartTask_RTOS+0x7c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f04f 31ff 	mov.w	r1, #4294967295
 80013ea:	4618      	mov	r0, r3
 80013ec:	f007 f846 	bl	800847c <osSemaphoreAcquire>
	        _Dwin->setVP(add,0); // gi DMA sau khi  "chim" semaphore
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <DwinUsartTask_RTOS+0x80>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	88f9      	ldrh	r1, [r7, #6]
 80013f6:	2200      	movs	r2, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f006 fa97 	bl	800792c <_ZN8DwinDgus5setVPEtt>
 80013fe:	e7d4      	b.n	80013aa <DwinUsartTask_RTOS+0x6>
	    }
	    else {
	        _Dwin->beepHMI();
 8001400:	4b08      	ldr	r3, [pc, #32]	@ (8001424 <DwinUsartTask_RTOS+0x80>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f006 fa61 	bl	80078cc <_ZN8DwinDgus7beepHMIEv>
	        _Robot_state=ROBOT_SETHOME;
 800140a:	4b07      	ldr	r3, [pc, #28]	@ (8001428 <DwinUsartTask_RTOS+0x84>)
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
	        Set_dir_sethome=false;
 8001410:	4b06      	ldr	r3, [pc, #24]	@ (800142c <DwinUsartTask_RTOS+0x88>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]


	    }
	}
 8001416:	e7c8      	b.n	80013aa <DwinUsartTask_RTOS+0x6>
 8001418:	200002a4 	.word	0x200002a4
 800141c:	200002a8 	.word	0x200002a8
 8001420:	200002ac 	.word	0x200002ac
 8001424:	2000021c 	.word	0x2000021c
 8001428:	200001d4 	.word	0x200001d4
 800142c:	2000022c 	.word	0x2000022c

08001430 <Dwin_RTOS>:




void Dwin_RTOS(void)
{
 8001430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
    uint8_t req;

    _Dwin= new DwinDgus(&huart3,&hdma_usart3_rx);
 8001438:	2040      	movs	r0, #64	@ 0x40
 800143a:	f00a faa5 	bl	800b988 <_Znwj>
 800143e:	4603      	mov	r3, r0
 8001440:	461e      	mov	r6, r3
 8001442:	4a3a      	ldr	r2, [pc, #232]	@ (800152c <Dwin_RTOS+0xfc>)
 8001444:	493a      	ldr	r1, [pc, #232]	@ (8001530 <Dwin_RTOS+0x100>)
 8001446:	4630      	mov	r0, r6
 8001448:	f006 f92e 	bl	80076a8 <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>
 800144c:	4b39      	ldr	r3, [pc, #228]	@ (8001534 <Dwin_RTOS+0x104>)
 800144e:	601e      	str	r6, [r3, #0]
    uint8_t count=0;
 8001450:	2300      	movs	r3, #0
 8001452:	71fb      	strb	r3, [r7, #7]
    for (;;)
    {
        if (_Dwin->Flag_send)
 8001454:	4b37      	ldr	r3, [pc, #220]	@ (8001534 <Dwin_RTOS+0x104>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800145c:	2b00      	cmp	r3, #0
 800145e:	d060      	beq.n	8001522 <Dwin_RTOS+0xf2>
        {
            for (uint8_t i = 0; i < Count_Point; ++i)
 8001460:	2300      	movs	r3, #0
 8001462:	71bb      	strb	r3, [r7, #6]
 8001464:	e036      	b.n	80014d4 <Dwin_RTOS+0xa4>
            {
                    if (_Dwin->pos_state & (1ULL << i))
 8001466:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <Dwin_RTOS+0x104>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800146e:	79b9      	ldrb	r1, [r7, #6]
 8001470:	f1c1 0620 	rsb	r6, r1, #32
 8001474:	f1a1 0020 	sub.w	r0, r1, #32
 8001478:	fa22 f401 	lsr.w	r4, r2, r1
 800147c:	fa03 f606 	lsl.w	r6, r3, r6
 8001480:	4334      	orrs	r4, r6
 8001482:	fa23 f000 	lsr.w	r0, r3, r0
 8001486:	4304      	orrs	r4, r0
 8001488:	fa23 f501 	lsr.w	r5, r3, r1
 800148c:	f004 0801 	and.w	r8, r4, #1
 8001490:	f04f 0900 	mov.w	r9, #0
 8001494:	ea48 0309 	orr.w	r3, r8, r9
 8001498:	2b00      	cmp	r3, #0
 800149a:	bf14      	ite	ne
 800149c:	2301      	movne	r3, #1
 800149e:	2300      	moveq	r3, #0
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00b      	beq.n	80014be <Dwin_RTOS+0x8e>
                    {
                        req = i;
 80014a6:	79bb      	ldrb	r3, [r7, #6]
 80014a8:	717b      	strb	r3, [r7, #5]
                        osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 80014aa:	4b23      	ldr	r3, [pc, #140]	@ (8001538 <Dwin_RTOS+0x108>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	1d79      	adds	r1, r7, #5
 80014b0:	2300      	movs	r3, #0
 80014b2:	2200      	movs	r2, #0
 80014b4:	f007 f8ec 	bl	8008690 <osMessageQueuePut>
                        ++count;
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	3301      	adds	r3, #1
 80014bc:	71fb      	strb	r3, [r7, #7]
                    }

                    if (count==(_Dwin->point_count_new-1)) break;
 80014be:	79fa      	ldrb	r2, [r7, #7]
 80014c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001534 <Dwin_RTOS+0x104>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80014c8:	3b01      	subs	r3, #1
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d006      	beq.n	80014dc <Dwin_RTOS+0xac>
            for (uint8_t i = 0; i < Count_Point; ++i)
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	3301      	adds	r3, #1
 80014d2:	71bb      	strb	r3, [r7, #6]
 80014d4:	79bb      	ldrb	r3, [r7, #6]
 80014d6:	2b24      	cmp	r3, #36	@ 0x24
 80014d8:	d9c5      	bls.n	8001466 <Dwin_RTOS+0x36>
 80014da:	e000      	b.n	80014de <Dwin_RTOS+0xae>
                    if (count==(_Dwin->point_count_new-1)) break;
 80014dc:	bf00      	nop

            }
            count=0;
 80014de:	2300      	movs	r3, #0
 80014e0:	71fb      	strb	r3, [r7, #7]
            _Dwin->point_count_new=0;
 80014e2:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <Dwin_RTOS+0x104>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            _Dwin->point_count_old=0;
 80014ec:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <Dwin_RTOS+0x104>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            req = 255; // beep
 80014f6:	23ff      	movs	r3, #255	@ 0xff
 80014f8:	717b      	strb	r3, [r7, #5]
            osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 80014fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <Dwin_RTOS+0x108>)
 80014fc:	6818      	ldr	r0, [r3, #0]
 80014fe:	1d79      	adds	r1, r7, #5
 8001500:	2300      	movs	r3, #0
 8001502:	2200      	movs	r2, #0
 8001504:	f007 f8c4 	bl	8008690 <osMessageQueuePut>

            _Dwin->Flag_send = false;
 8001508:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <Dwin_RTOS+0x104>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            _Dwin->pos_state = 0;
 8001512:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <Dwin_RTOS+0x104>)
 8001514:	6819      	ldr	r1, [r3, #0]
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        }

        osDelay(1000);
 8001522:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001526:	f006 ff05 	bl	8008334 <osDelay>
    }
 800152a:	e793      	b.n	8001454 <Dwin_RTOS+0x24>
 800152c:	20000560 	.word	0x20000560
 8001530:	20000518 	.word	0x20000518
 8001534:	2000021c 	.word	0x2000021c
 8001538:	200002a4 	.word	0x200002a4

0800153c <TIM2_CALLBACK_STEP>:



bool Flag_cho_set_home=false;
void TIM2_CALLBACK_STEP(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	if(Flag_cho_set_home){
 8001540:	4b23      	ldr	r3, [pc, #140]	@ (80015d0 <TIM2_CALLBACK_STEP+0x94>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d02d      	beq.n	80015a4 <TIM2_CALLBACK_STEP+0x68>
		if(!_Flag.flag1) _STEP1->update_ISR();
 8001548:	4b22      	ldr	r3, [pc, #136]	@ (80015d4 <TIM2_CALLBACK_STEP+0x98>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f083 0301 	eor.w	r3, r3, #1
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d004      	beq.n	8001566 <TIM2_CALLBACK_STEP+0x2a>
 800155c:	4b1e      	ldr	r3, [pc, #120]	@ (80015d8 <TIM2_CALLBACK_STEP+0x9c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4618      	mov	r0, r3
 8001562:	f006 facd 	bl	8007b00 <_ZN4STEP10update_ISREv>
		if(!_Flag.flag2) _STEP2->update_ISR();
 8001566:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <TIM2_CALLBACK_STEP+0x98>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f083 0301 	eor.w	r3, r3, #1
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d004      	beq.n	8001584 <TIM2_CALLBACK_STEP+0x48>
 800157a:	4b18      	ldr	r3, [pc, #96]	@ (80015dc <TIM2_CALLBACK_STEP+0xa0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f006 fabe 	bl	8007b00 <_ZN4STEP10update_ISREv>
		if(!_Flag.flag3) _STEP3->update_ISR();
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <TIM2_CALLBACK_STEP+0x98>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800158c:	b2db      	uxtb	r3, r3
 800158e:	f083 0301 	eor.w	r3, r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d018      	beq.n	80015ca <TIM2_CALLBACK_STEP+0x8e>
 8001598:	4b11      	ldr	r3, [pc, #68]	@ (80015e0 <TIM2_CALLBACK_STEP+0xa4>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f006 faaf 	bl	8007b00 <_ZN4STEP10update_ISREv>
		_STEP3->update_ISR();


	}

}
 80015a2:	e012      	b.n	80015ca <TIM2_CALLBACK_STEP+0x8e>
	else if(_Robot_state==ROBOT_ACTIVE){
 80015a4:	4b0f      	ldr	r3, [pc, #60]	@ (80015e4 <TIM2_CALLBACK_STEP+0xa8>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d10e      	bne.n	80015ca <TIM2_CALLBACK_STEP+0x8e>
		_STEP1->update_ISR(); //BEN TRONG DA CO BIEN ENABLE
 80015ac:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <TIM2_CALLBACK_STEP+0x9c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f006 faa5 	bl	8007b00 <_ZN4STEP10update_ISREv>
		_STEP2->update_ISR();
 80015b6:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <TIM2_CALLBACK_STEP+0xa0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f006 faa0 	bl	8007b00 <_ZN4STEP10update_ISREv>
		_STEP3->update_ISR();
 80015c0:	4b07      	ldr	r3, [pc, #28]	@ (80015e0 <TIM2_CALLBACK_STEP+0xa4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f006 fa9b 	bl	8007b00 <_ZN4STEP10update_ISREv>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000280 	.word	0x20000280
 80015d4:	20000624 	.word	0x20000624
 80015d8:	20000220 	.word	0x20000220
 80015dc:	20000224 	.word	0x20000224
 80015e0:	20000228 	.word	0x20000228
 80015e4:	200001d4 	.word	0x200001d4

080015e8 <Control_motor_RTOS>:

int32_t bien_init1[3];
int32_t gttt[3];
int32_t bien_init[3];
int32_t bien_init3[3];
void Control_motor_RTOS(){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	for (;;)
    {
		Home_Update_All();  //UPDATE DEN BO SETHOME
 80015ec:	f006 fce2 	bl	8007fb4 <Home_Update_All>
		gttt[0]=_STEP1->STEPx.angle_as56_cur;
 80015f0:	4b75      	ldr	r3, [pc, #468]	@ (80017c8 <Control_motor_RTOS+0x1e0>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a75      	ldr	r2, [pc, #468]	@ (80017cc <Control_motor_RTOS+0x1e4>)
 80015f8:	6013      	str	r3, [r2, #0]
		gttt[1]=_STEP2->STEPx.angle_as56_cur;
 80015fa:	4b75      	ldr	r3, [pc, #468]	@ (80017d0 <Control_motor_RTOS+0x1e8>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001600:	4a72      	ldr	r2, [pc, #456]	@ (80017cc <Control_motor_RTOS+0x1e4>)
 8001602:	6053      	str	r3, [r2, #4]
		gttt[2]=_STEP3->STEPx.angle_as56_cur;
 8001604:	4b73      	ldr	r3, [pc, #460]	@ (80017d4 <Control_motor_RTOS+0x1ec>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a70      	ldr	r2, [pc, #448]	@ (80017cc <Control_motor_RTOS+0x1e4>)
 800160c:	6093      	str	r3, [r2, #8]

		if (_Flag.flag1) _STEP1->STEP_set_home_trigger(); //NEU CO QUAY THEM SE THEM 1 LAN TU CABLI
 800160e:	4b72      	ldr	r3, [pc, #456]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d004      	beq.n	8001626 <Control_motor_RTOS+0x3e>
 800161c:	4b6a      	ldr	r3, [pc, #424]	@ (80017c8 <Control_motor_RTOS+0x1e0>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f006 fb95 	bl	8007d50 <_ZN4STEP21STEP_set_home_triggerEv>
		if (_Flag.flag2) _STEP2->STEP_set_home_trigger();
 8001626:	4b6c      	ldr	r3, [pc, #432]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	d004      	beq.n	800163e <Control_motor_RTOS+0x56>
 8001634:	4b66      	ldr	r3, [pc, #408]	@ (80017d0 <Control_motor_RTOS+0x1e8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4618      	mov	r0, r3
 800163a:	f006 fb89 	bl	8007d50 <_ZN4STEP21STEP_set_home_triggerEv>
		if (_Flag.flag3) _STEP3->STEP_set_home_trigger();
 800163e:	4b66      	ldr	r3, [pc, #408]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d004      	beq.n	8001656 <Control_motor_RTOS+0x6e>
 800164c:	4b61      	ldr	r3, [pc, #388]	@ (80017d4 <Control_motor_RTOS+0x1ec>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f006 fb7d 	bl	8007d50 <_ZN4STEP21STEP_set_home_triggerEv>

		if (_Robot_state==ROBOT_SETHOME){
 8001656:	4b61      	ldr	r3, [pc, #388]	@ (80017dc <Control_motor_RTOS+0x1f4>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	f040 809c 	bne.w	8001798 <Control_motor_RTOS+0x1b0>


				////MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM


				if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)) {_Robot_state=ROBOT_IDLE;Flag_cho_set_home=false; }//DUNG IM
 8001660:	4b5d      	ldr	r3, [pc, #372]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00f      	beq.n	800168e <Control_motor_RTOS+0xa6>
 800166e:	4b5a      	ldr	r3, [pc, #360]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	d008      	beq.n	800168e <Control_motor_RTOS+0xa6>
 800167c:	4b56      	ldr	r3, [pc, #344]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <Control_motor_RTOS+0xa6>
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <Control_motor_RTOS+0xa8>
 800168e:	2300      	movs	r3, #0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d005      	beq.n	80016a0 <Control_motor_RTOS+0xb8>
 8001694:	4b51      	ldr	r3, [pc, #324]	@ (80017dc <Control_motor_RTOS+0x1f4>)
 8001696:	2202      	movs	r2, #2
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	4b51      	ldr	r3, [pc, #324]	@ (80017e0 <Control_motor_RTOS+0x1f8>)
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]

				//MUON QUAY VE SET HOME PHAI UPDATE THEM SET DIR SETHOME
				if((!Set_dir_sethome)){
 80016a0:	4b50      	ldr	r3, [pc, #320]	@ (80017e4 <Control_motor_RTOS+0x1fc>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	f083 0301 	eor.w	r3, r3, #1
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d052      	beq.n	8001754 <Control_motor_RTOS+0x16c>
					if(!_Flag.flag1)  {HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15,GPIO_PIN_RESET);}
 80016ae:	4b4a      	ldr	r3, [pc, #296]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	f083 0301 	eor.w	r3, r3, #1
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d005      	beq.n	80016ce <Control_motor_RTOS+0xe6>
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016c8:	4847      	ldr	r0, [pc, #284]	@ (80017e8 <Control_motor_RTOS+0x200>)
 80016ca:	f002 f9ef 	bl	8003aac <HAL_GPIO_WritePin>
					if(!_Flag.flag2)  {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15,GPIO_PIN_RESET);}
 80016ce:	4b42      	ldr	r3, [pc, #264]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	f083 0301 	eor.w	r3, r3, #1
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d005      	beq.n	80016ee <Control_motor_RTOS+0x106>
 80016e2:	2200      	movs	r2, #0
 80016e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016e8:	4840      	ldr	r0, [pc, #256]	@ (80017ec <Control_motor_RTOS+0x204>)
 80016ea:	f002 f9df 	bl	8003aac <HAL_GPIO_WritePin>
					if(!_Flag.flag3)  {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,GPIO_PIN_SET);}
 80016ee:	4b3a      	ldr	r3, [pc, #232]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d004      	beq.n	800170c <Control_motor_RTOS+0x124>
 8001702:	2201      	movs	r2, #1
 8001704:	2108      	movs	r1, #8
 8001706:	483a      	ldr	r0, [pc, #232]	@ (80017f0 <Control_motor_RTOS+0x208>)
 8001708:	f002 f9d0 	bl	8003aac <HAL_GPIO_WritePin>
					//_Flag.flag4_bd=false;
					Set_dir_sethome=true;
 800170c:	4b35      	ldr	r3, [pc, #212]	@ (80017e4 <Control_motor_RTOS+0x1fc>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
					_STEP1->is_enable_step=true;_STEP1->Status_Step=STEP_SETHOME;
 8001712:	4b2d      	ldr	r3, [pc, #180]	@ (80017c8 <Control_motor_RTOS+0x1e0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 800171c:	4b2a      	ldr	r3, [pc, #168]	@ (80017c8 <Control_motor_RTOS+0x1e0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
					_STEP2->is_enable_step=true;_STEP2->Status_Step=STEP_SETHOME;
 8001726:	4b2a      	ldr	r3, [pc, #168]	@ (80017d0 <Control_motor_RTOS+0x1e8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8001730:	4b27      	ldr	r3, [pc, #156]	@ (80017d0 <Control_motor_RTOS+0x1e8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
					_STEP3->is_enable_step=true;_STEP3->Status_Step=STEP_SETHOME;
 800173a:	4b26      	ldr	r3, [pc, #152]	@ (80017d4 <Control_motor_RTOS+0x1ec>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8001744:	4b23      	ldr	r3, [pc, #140]	@ (80017d4 <Control_motor_RTOS+0x1ec>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2200      	movs	r2, #0
 800174a:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57

					Flag_cho_set_home=true; //bien trang thai isr
 800174e:	4b24      	ldr	r3, [pc, #144]	@ (80017e0 <Control_motor_RTOS+0x1f8>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]

				}


				if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)&&(Set_dir_sethome)){
 8001754:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d013      	beq.n	800178a <Control_motor_RTOS+0x1a2>
 8001762:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d00c      	beq.n	800178a <Control_motor_RTOS+0x1a2>
 8001770:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <Control_motor_RTOS+0x1f0>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b00      	cmp	r3, #0
 800177c:	d005      	beq.n	800178a <Control_motor_RTOS+0x1a2>
 800177e:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <Control_motor_RTOS+0x1fc>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <Control_motor_RTOS+0x1a2>
 8001786:	2301      	movs	r3, #1
 8001788:	e000      	b.n	800178c <Control_motor_RTOS+0x1a4>
 800178a:	2300      	movs	r3, #0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d016      	beq.n	80017be <Control_motor_RTOS+0x1d6>
					//_Flag.flag4_bd=true;
					Flag_cho_set_home=false;
 8001790:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <Control_motor_RTOS+0x1f8>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	e012      	b.n	80017be <Control_motor_RTOS+0x1d6>
				}
				//Sethome_link4(&htim3,&htim4);
		}

		else if (_Robot_state==ROBOT_ACTIVE){
 8001798:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <Control_motor_RTOS+0x1f4>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d10e      	bne.n	80017be <Control_motor_RTOS+0x1d6>

			_STEP1->STEP_CLOSEDLOOP();
 80017a0:	4b09      	ldr	r3, [pc, #36]	@ (80017c8 <Control_motor_RTOS+0x1e0>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f006 fae3 	bl	8007d70 <_ZN4STEP15STEP_CLOSEDLOOPEv>

			_STEP2->STEP_CLOSEDLOOP();
 80017aa:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <Control_motor_RTOS+0x1e8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f006 fade 	bl	8007d70 <_ZN4STEP15STEP_CLOSEDLOOPEv>

			_STEP3->STEP_CLOSEDLOOP();
 80017b4:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <Control_motor_RTOS+0x1ec>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f006 fad9 	bl	8007d70 <_ZN4STEP15STEP_CLOSEDLOOPEv>



		}

		 osDelay(5);
 80017be:	2005      	movs	r0, #5
 80017c0:	f006 fdb8 	bl	8008334 <osDelay>
		Home_Update_All();  //UPDATE DEN BO SETHOME
 80017c4:	e712      	b.n	80015ec <Control_motor_RTOS+0x4>
 80017c6:	bf00      	nop
 80017c8:	20000220 	.word	0x20000220
 80017cc:	20000284 	.word	0x20000284
 80017d0:	20000224 	.word	0x20000224
 80017d4:	20000228 	.word	0x20000228
 80017d8:	20000624 	.word	0x20000624
 80017dc:	200001d4 	.word	0x200001d4
 80017e0:	20000280 	.word	0x20000280
 80017e4:	2000022c 	.word	0x2000022c
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40020400 	.word	0x40020400
 80017f0:	40020800 	.word	0x40020800

080017f4 <alt_main>:




int alt_main()
{
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b08b      	sub	sp, #44	@ 0x2c
 80017f8:	af0a      	add	r7, sp, #40	@ 0x28
	/* Initialization */

	HAL_TIM_Base_Start_IT(&htim2);
 80017fa:	4853      	ldr	r0, [pc, #332]	@ (8001948 <alt_main+0x154>)
 80017fc:	f003 fcea 	bl	80051d4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001800:	213c      	movs	r1, #60	@ 0x3c
 8001802:	4852      	ldr	r0, [pc, #328]	@ (800194c <alt_main+0x158>)
 8001804:	f003 fe4b 	bl	800549e <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, 32768);
 8001808:	4b50      	ldr	r3, [pc, #320]	@ (800194c <alt_main+0x158>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001810:	625a      	str	r2, [r3, #36]	@ 0x24
	    12, GPIOB,               // M0 pin/port
	    13, GPIOB,               // M1 pin/port
	    14, GPIOB,               // M2 pin/port
		3, GPIOA,       // STEP pin/port
	    15, GPIOB       // DIR pin/port
	);
 8001812:	2078      	movs	r0, #120	@ 0x78
 8001814:	f00a f8b8 	bl	800b988 <_Znwj>
 8001818:	4603      	mov	r3, r0
 800181a:	461c      	mov	r4, r3
 800181c:	4b4c      	ldr	r3, [pc, #304]	@ (8001950 <alt_main+0x15c>)
 800181e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001820:	230f      	movs	r3, #15
 8001822:	9308      	str	r3, [sp, #32]
 8001824:	4b4b      	ldr	r3, [pc, #300]	@ (8001954 <alt_main+0x160>)
 8001826:	9307      	str	r3, [sp, #28]
 8001828:	2303      	movs	r3, #3
 800182a:	9306      	str	r3, [sp, #24]
 800182c:	4b48      	ldr	r3, [pc, #288]	@ (8001950 <alt_main+0x15c>)
 800182e:	9305      	str	r3, [sp, #20]
 8001830:	230e      	movs	r3, #14
 8001832:	9304      	str	r3, [sp, #16]
 8001834:	4b46      	ldr	r3, [pc, #280]	@ (8001950 <alt_main+0x15c>)
 8001836:	9303      	str	r3, [sp, #12]
 8001838:	230d      	movs	r3, #13
 800183a:	9302      	str	r3, [sp, #8]
 800183c:	4b44      	ldr	r3, [pc, #272]	@ (8001950 <alt_main+0x15c>)
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	230c      	movs	r3, #12
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2301      	movs	r3, #1
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	4620      	mov	r0, r4
 800184c:	f7ff f966 	bl	8000b1c <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP2 = new STEP(
 8001850:	4b41      	ldr	r3, [pc, #260]	@ (8001958 <alt_main+0x164>)
 8001852:	601c      	str	r4, [r3, #0]
	    12, GPIOE,               // M0 pin/port
	    13, GPIOE,               // M1 pin/port
	    14, GPIOE,               // M2 pin/port
	    2, GPIOA,       // STEP pin/port
	    15, GPIOE       // DIR pin/port
	);
 8001854:	2078      	movs	r0, #120	@ 0x78
 8001856:	f00a f897 	bl	800b988 <_Znwj>
 800185a:	4603      	mov	r3, r0
 800185c:	461c      	mov	r4, r3
 800185e:	4b3f      	ldr	r3, [pc, #252]	@ (800195c <alt_main+0x168>)
 8001860:	9309      	str	r3, [sp, #36]	@ 0x24
 8001862:	230f      	movs	r3, #15
 8001864:	9308      	str	r3, [sp, #32]
 8001866:	4b3b      	ldr	r3, [pc, #236]	@ (8001954 <alt_main+0x160>)
 8001868:	9307      	str	r3, [sp, #28]
 800186a:	2302      	movs	r3, #2
 800186c:	9306      	str	r3, [sp, #24]
 800186e:	4b3b      	ldr	r3, [pc, #236]	@ (800195c <alt_main+0x168>)
 8001870:	9305      	str	r3, [sp, #20]
 8001872:	230e      	movs	r3, #14
 8001874:	9304      	str	r3, [sp, #16]
 8001876:	4b39      	ldr	r3, [pc, #228]	@ (800195c <alt_main+0x168>)
 8001878:	9303      	str	r3, [sp, #12]
 800187a:	230d      	movs	r3, #13
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	4b37      	ldr	r3, [pc, #220]	@ (800195c <alt_main+0x168>)
 8001880:	9301      	str	r3, [sp, #4]
 8001882:	230c      	movs	r3, #12
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2301      	movs	r3, #1
 8001888:	2200      	movs	r2, #0
 800188a:	2100      	movs	r1, #0
 800188c:	4620      	mov	r0, r4
 800188e:	f7ff f945 	bl	8000b1c <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP1 = new STEP(
 8001892:	4b33      	ldr	r3, [pc, #204]	@ (8001960 <alt_main+0x16c>)
 8001894:	601c      	str	r4, [r3, #0]
	    0, GPIOC,                // M0 pin/port
	    1, GPIOC,                // M1 pin/port
	    2, GPIOC,                // M2 pin/port
	    1, GPIOA,       // STEP pin/port
	    3, GPIOC        // DIR pin/port
	);
 8001896:	2078      	movs	r0, #120	@ 0x78
 8001898:	f00a f876 	bl	800b988 <_Znwj>
 800189c:	4603      	mov	r3, r0
 800189e:	461c      	mov	r4, r3
 80018a0:	4b30      	ldr	r3, [pc, #192]	@ (8001964 <alt_main+0x170>)
 80018a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80018a4:	2303      	movs	r3, #3
 80018a6:	9308      	str	r3, [sp, #32]
 80018a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <alt_main+0x160>)
 80018aa:	9307      	str	r3, [sp, #28]
 80018ac:	2301      	movs	r3, #1
 80018ae:	9306      	str	r3, [sp, #24]
 80018b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001964 <alt_main+0x170>)
 80018b2:	9305      	str	r3, [sp, #20]
 80018b4:	2302      	movs	r3, #2
 80018b6:	9304      	str	r3, [sp, #16]
 80018b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001964 <alt_main+0x170>)
 80018ba:	9303      	str	r3, [sp, #12]
 80018bc:	2301      	movs	r3, #1
 80018be:	9302      	str	r3, [sp, #8]
 80018c0:	4b28      	ldr	r3, [pc, #160]	@ (8001964 <alt_main+0x170>)
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	2300      	movs	r3, #0
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	2301      	movs	r3, #1
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	4620      	mov	r0, r4
 80018d0:	f7ff f924 	bl	8000b1c <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP3 = new STEP(
 80018d4:	4b24      	ldr	r3, [pc, #144]	@ (8001968 <alt_main+0x174>)
 80018d6:	601c      	str	r4, [r3, #0]



	// SET CHIEU CHO STEP /////////////////////////
	_STEP1->STEP_set_dir_as_step(true,false);
 80018d8:	4b21      	ldr	r3, [pc, #132]	@ (8001960 <alt_main+0x16c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2200      	movs	r2, #0
 80018de:	2101      	movs	r1, #1
 80018e0:	4618      	mov	r0, r3
 80018e2:	f006 f8db 	bl	8007a9c <_ZN4STEP20STEP_set_dir_as_stepEbb>
	_STEP2->STEP_set_dir_as_step(true,true);
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <alt_main+0x164>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2201      	movs	r2, #1
 80018ec:	2101      	movs	r1, #1
 80018ee:	4618      	mov	r0, r3
 80018f0:	f006 f8d4 	bl	8007a9c <_ZN4STEP20STEP_set_dir_as_stepEbb>
	_STEP3->STEP_set_dir_as_step(false,false);
 80018f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001968 <alt_main+0x174>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2200      	movs	r2, #0
 80018fa:	2100      	movs	r1, #0
 80018fc:	4618      	mov	r0, r3
 80018fe:	f006 f8cd 	bl	8007a9c <_ZN4STEP20STEP_set_dir_as_stepEbb>

	//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM



	Home_Update_All();
 8001902:	f006 fb57 	bl	8007fb4 <Home_Update_All>

	_STEP1->setStepPeriod(50);
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <alt_main+0x16c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2132      	movs	r1, #50	@ 0x32
 800190c:	4618      	mov	r0, r3
 800190e:	f006 f8db 	bl	8007ac8 <_ZN4STEP13setStepPeriodEm>
	_STEP2->setStepPeriod(50);
 8001912:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <alt_main+0x164>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2132      	movs	r1, #50	@ 0x32
 8001918:	4618      	mov	r0, r3
 800191a:	f006 f8d5 	bl	8007ac8 <_ZN4STEP13setStepPeriodEm>
	_STEP3->setStepPeriod(50);
 800191e:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <alt_main+0x174>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2132      	movs	r1, #50	@ 0x32
 8001924:	4618      	mov	r0, r3
 8001926:	f006 f8cf 	bl	8007ac8 <_ZN4STEP13setStepPeriodEm>
//	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
//	HAL_TIM_PWM_Start (&htim4,TIM_CHANNEL_4);


	//DE TIEN HANH SET HOME CAN TAC DONG
	_Robot_state=ROBOT_SETHOME;
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <alt_main+0x178>)
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
	Set_dir_sethome=false;
 8001930:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <alt_main+0x17c>)
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
	//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
	//HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_SET);
	HUT(0);
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <alt_main+0x168>)
 8001938:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800193c:	619a      	str	r2, [r3, #24]

	return 0;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3704      	adds	r7, #4
 8001944:	46bd      	mov	sp, r7
 8001946:	bd90      	pop	{r4, r7, pc}
 8001948:	200003f8 	.word	0x200003f8
 800194c:	20000440 	.word	0x20000440
 8001950:	40020400 	.word	0x40020400
 8001954:	40020000 	.word	0x40020000
 8001958:	20000224 	.word	0x20000224
 800195c:	40021000 	.word	0x40021000
 8001960:	20000220 	.word	0x20000220
 8001964:	40020800 	.word	0x40020800
 8001968:	20000228 	.word	0x20000228
 800196c:	200001d4 	.word	0x200001d4
 8001970:	2000022c 	.word	0x2000022c

08001974 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <MX_DMA_Init+0x4c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a0f      	ldr	r2, [pc, #60]	@ (80019c0 <MX_DMA_Init+0x4c>)
 8001984:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b0d      	ldr	r3, [pc, #52]	@ (80019c0 <MX_DMA_Init+0x4c>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2105      	movs	r1, #5
 800199a:	200c      	movs	r0, #12
 800199c:	f001 f9c2 	bl	8002d24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80019a0:	200c      	movs	r0, #12
 80019a2:	f001 f9db 	bl	8002d5c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2105      	movs	r1, #5
 80019aa:	200f      	movs	r0, #15
 80019ac:	f001 f9ba 	bl	8002d24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80019b0:	200f      	movs	r0, #15
 80019b2:	f001 f9d3 	bl	8002d5c <HAL_NVIC_EnableIRQ>

}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800

080019c4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Seme_Tx_dwin */
  Seme_Tx_dwinHandle = osSemaphoreNew(1, 1, &Seme_Tx_dwin_attributes);
 80019c8:	4a20      	ldr	r2, [pc, #128]	@ (8001a4c <MX_FREERTOS_Init+0x88>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	2001      	movs	r0, #1
 80019ce:	f006 fccc 	bl	800836a <osSemaphoreNew>
 80019d2:	4603      	mov	r3, r0
 80019d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001a50 <MX_FREERTOS_Init+0x8c>)
 80019d6:	6013      	str	r3, [r2, #0]

  /* creation of Theta_xyz */
  Theta_xyzHandle = osSemaphoreNew(1, 0, &Theta_xyz_attributes);
 80019d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a54 <MX_FREERTOS_Init+0x90>)
 80019da:	2100      	movs	r1, #0
 80019dc:	2001      	movs	r0, #1
 80019de:	f006 fcc4 	bl	800836a <osSemaphoreNew>
 80019e2:	4603      	mov	r3, r0
 80019e4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a58 <MX_FREERTOS_Init+0x94>)
 80019e6:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_DWIN */
  Queue_DWINHandle = osMessageQueueNew (37, sizeof(uint8_t), &Queue_DWIN_attributes);
 80019e8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <MX_FREERTOS_Init+0x98>)
 80019ea:	2101      	movs	r1, #1
 80019ec:	2025      	movs	r0, #37	@ 0x25
 80019ee:	f006 fddb 	bl	80085a8 <osMessageQueueNew>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a60 <MX_FREERTOS_Init+0x9c>)
 80019f6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sensor_Task */
  Sensor_TaskHandle = osThreadNew(Sensor_AS5600, NULL, &Sensor_Task_attributes);
 80019f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a64 <MX_FREERTOS_Init+0xa0>)
 80019fa:	2100      	movs	r1, #0
 80019fc:	481a      	ldr	r0, [pc, #104]	@ (8001a68 <MX_FREERTOS_Init+0xa4>)
 80019fe:	f006 fc07 	bl	8008210 <osThreadNew>
 8001a02:	4603      	mov	r3, r0
 8001a04:	4a19      	ldr	r2, [pc, #100]	@ (8001a6c <MX_FREERTOS_Init+0xa8>)
 8001a06:	6013      	str	r3, [r2, #0]

  /* creation of TaskHmi */
  TaskHmiHandle = osThreadNew(Dwin_Task, NULL, &TaskHmi_attributes);
 8001a08:	4a19      	ldr	r2, [pc, #100]	@ (8001a70 <MX_FREERTOS_Init+0xac>)
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4819      	ldr	r0, [pc, #100]	@ (8001a74 <MX_FREERTOS_Init+0xb0>)
 8001a0e:	f006 fbff 	bl	8008210 <osThreadNew>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4a18      	ldr	r2, [pc, #96]	@ (8001a78 <MX_FREERTOS_Init+0xb4>)
 8001a16:	6013      	str	r3, [r2, #0]

  /* creation of Task_DMA_HMI */
  Task_DMA_HMIHandle = osThreadNew(TASK_DMA_ENTRY, NULL, &Task_DMA_HMI_attributes);
 8001a18:	4a18      	ldr	r2, [pc, #96]	@ (8001a7c <MX_FREERTOS_Init+0xb8>)
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4818      	ldr	r0, [pc, #96]	@ (8001a80 <MX_FREERTOS_Init+0xbc>)
 8001a1e:	f006 fbf7 	bl	8008210 <osThreadNew>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4a17      	ldr	r2, [pc, #92]	@ (8001a84 <MX_FREERTOS_Init+0xc0>)
 8001a26:	6013      	str	r3, [r2, #0]

  /* creation of Task_controlmot */
  Task_controlmotHandle = osThreadNew(StartTask05, NULL, &Task_controlmot_attributes);
 8001a28:	4a17      	ldr	r2, [pc, #92]	@ (8001a88 <MX_FREERTOS_Init+0xc4>)
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4817      	ldr	r0, [pc, #92]	@ (8001a8c <MX_FREERTOS_Init+0xc8>)
 8001a2e:	f006 fbef 	bl	8008210 <osThreadNew>
 8001a32:	4603      	mov	r3, r0
 8001a34:	4a16      	ldr	r2, [pc, #88]	@ (8001a90 <MX_FREERTOS_Init+0xcc>)
 8001a36:	6013      	str	r3, [r2, #0]

  /* creation of Task_Dwin_get_t */
  Task_Dwin_get_tHandle = osThreadNew(StartTask06, NULL, &Task_Dwin_get_t_attributes);
 8001a38:	4a16      	ldr	r2, [pc, #88]	@ (8001a94 <MX_FREERTOS_Init+0xd0>)
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4816      	ldr	r0, [pc, #88]	@ (8001a98 <MX_FREERTOS_Init+0xd4>)
 8001a3e:	f006 fbe7 	bl	8008210 <osThreadNew>
 8001a42:	4603      	mov	r3, r0
 8001a44:	4a15      	ldr	r2, [pc, #84]	@ (8001a9c <MX_FREERTOS_Init+0xd8>)
 8001a46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	0800bdcc 	.word	0x0800bdcc
 8001a50:	200002a8 	.word	0x200002a8
 8001a54:	0800bddc 	.word	0x0800bddc
 8001a58:	200002ac 	.word	0x200002ac
 8001a5c:	0800bdb4 	.word	0x0800bdb4
 8001a60:	200002a4 	.word	0x200002a4
 8001a64:	0800bd00 	.word	0x0800bd00
 8001a68:	08001aa1 	.word	0x08001aa1
 8001a6c:	20000290 	.word	0x20000290
 8001a70:	0800bd24 	.word	0x0800bd24
 8001a74:	08001ab5 	.word	0x08001ab5
 8001a78:	20000294 	.word	0x20000294
 8001a7c:	0800bd48 	.word	0x0800bd48
 8001a80:	08001ac9 	.word	0x08001ac9
 8001a84:	20000298 	.word	0x20000298
 8001a88:	0800bd6c 	.word	0x0800bd6c
 8001a8c:	08001add 	.word	0x08001add
 8001a90:	2000029c 	.word	0x2000029c
 8001a94:	0800bd90 	.word	0x0800bd90
 8001a98:	08001af1 	.word	0x08001af1
 8001a9c:	200002a0 	.word	0x200002a0

08001aa0 <Sensor_AS5600>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Sensor_AS5600 */
void Sensor_AS5600(void *argument)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Sensor_AS5600 */
  /* Infinite loop */
	Sensor_AS5600_RTOS();
 8001aa8:	f7ff fa80 	bl	8000fac <Sensor_AS5600_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Sensor_AS5600 */
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <Dwin_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Dwin_Task */
void Dwin_Task(void *argument)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Dwin_Task */
  /* Infinite loop */
	Dwin_RTOS();
 8001abc:	f7ff fcb8 	bl	8001430 <Dwin_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Dwin_Task */
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <TASK_DMA_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TASK_DMA_ENTRY */
void TASK_DMA_ENTRY(void *argument)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TASK_DMA_ENTRY */
  /* Infinite loop */
	DwinUsartTask_RTOS();
 8001ad0:	f7ff fc68 	bl	80013a4 <DwinUsartTask_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END TASK_DMA_ENTRY */
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
	Control_motor_RTOS();
 8001ae4:	f7ff fd80 	bl	80015e8 <Control_motor_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END StartTask05 */
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
	Control_Dwin_get_theta_RTOS();
 8001af8:	f7ff fb16 	bl	8001128 <Control_Dwin_get_theta_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END StartTask06 */
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08c      	sub	sp, #48	@ 0x30
 8001b08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0a:	f107 031c 	add.w	r3, r7, #28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
 8001b18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61bb      	str	r3, [r7, #24]
 8001b1e:	4b6e      	ldr	r3, [pc, #440]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a6d      	ldr	r2, [pc, #436]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b24:	f043 0310 	orr.w	r3, r3, #16
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b6b      	ldr	r3, [pc, #428]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	61bb      	str	r3, [r7, #24]
 8001b34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	4b67      	ldr	r3, [pc, #412]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a66      	ldr	r2, [pc, #408]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b64      	ldr	r3, [pc, #400]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
 8001b56:	4b60      	ldr	r3, [pc, #384]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	4a5f      	ldr	r2, [pc, #380]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b5c:	f043 0304 	orr.w	r3, r3, #4
 8001b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b62:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	613b      	str	r3, [r7, #16]
 8001b6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	4b59      	ldr	r3, [pc, #356]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	4a58      	ldr	r2, [pc, #352]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7e:	4b56      	ldr	r3, [pc, #344]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	4b52      	ldr	r3, [pc, #328]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	4a51      	ldr	r2, [pc, #324]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9a:	4b4f      	ldr	r3, [pc, #316]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	4b4b      	ldr	r3, [pc, #300]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a4a      	ldr	r2, [pc, #296]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001bb0:	f043 0308 	orr.w	r3, r3, #8
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b48      	ldr	r3, [pc, #288]	@ (8001cd8 <MX_GPIO_Init+0x1d4>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f24f 0156 	movw	r1, #61526	@ 0xf056
 8001bc8:	4844      	ldr	r0, [pc, #272]	@ (8001cdc <MX_GPIO_Init+0x1d8>)
 8001bca:	f001 ff6f 	bl	8003aac <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	210f      	movs	r1, #15
 8001bd2:	4843      	ldr	r0, [pc, #268]	@ (8001ce0 <MX_GPIO_Init+0x1dc>)
 8001bd4:	f001 ff6a 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	210e      	movs	r1, #14
 8001bdc:	4841      	ldr	r0, [pc, #260]	@ (8001ce4 <MX_GPIO_Init+0x1e0>)
 8001bde:	f001 ff65 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001be2:	2200      	movs	r2, #0
 8001be4:	f44f 4171 	mov.w	r1, #61696	@ 0xf100
 8001be8:	483f      	ldr	r0, [pc, #252]	@ (8001ce8 <MX_GPIO_Init+0x1e4>)
 8001bea:	f001 ff5f 	bl	8003aac <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	483e      	ldr	r0, [pc, #248]	@ (8001cec <MX_GPIO_Init+0x1e8>)
 8001bf4:	f001 ff5a 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE6 PE12
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 8001bf8:	f24f 0356 	movw	r3, #61526	@ 0xf056
 8001bfc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c0a:	f107 031c 	add.w	r3, r7, #28
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4832      	ldr	r0, [pc, #200]	@ (8001cdc <MX_GPIO_Init+0x1d8>)
 8001c12:	f001 fcb3 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_0;
 8001c16:	2329      	movs	r3, #41	@ 0x29
 8001c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c1a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c24:	f107 031c 	add.w	r3, r7, #28
 8001c28:	4619      	mov	r1, r3
 8001c2a:	482c      	ldr	r0, [pc, #176]	@ (8001cdc <MX_GPIO_Init+0x1d8>)
 8001c2c:	f001 fca6 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001c30:	230f      	movs	r3, #15
 8001c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c34:	2301      	movs	r3, #1
 8001c36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c40:	f107 031c 	add.w	r3, r7, #28
 8001c44:	4619      	mov	r1, r3
 8001c46:	4826      	ldr	r0, [pc, #152]	@ (8001ce0 <MX_GPIO_Init+0x1dc>)
 8001c48:	f001 fc98 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001c4c:	230e      	movs	r3, #14
 8001c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c50:	2301      	movs	r3, #1
 8001c52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5c:	f107 031c 	add.w	r3, r7, #28
 8001c60:	4619      	mov	r1, r3
 8001c62:	4820      	ldr	r0, [pc, #128]	@ (8001ce4 <MX_GPIO_Init+0x1e0>)
 8001c64:	f001 fc8a 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001c68:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001c6c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7a:	f107 031c 	add.w	r3, r7, #28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4819      	ldr	r0, [pc, #100]	@ (8001ce8 <MX_GPIO_Init+0x1e4>)
 8001c82:	f001 fc7b 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c86:	2310      	movs	r3, #16
 8001c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4813      	ldr	r0, [pc, #76]	@ (8001cec <MX_GPIO_Init+0x1e8>)
 8001c9e:	f001 fc6d 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ca2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ca8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	480b      	ldr	r0, [pc, #44]	@ (8001ce8 <MX_GPIO_Init+0x1e4>)
 8001cba:	f001 fc5f 	bl	800357c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 7, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2107      	movs	r1, #7
 8001cc2:	2017      	movs	r0, #23
 8001cc4:	f001 f82e 	bl	8002d24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001cc8:	2017      	movs	r0, #23
 8001cca:	f001 f847 	bl	8002d5c <HAL_NVIC_EnableIRQ>

}
 8001cce:	bf00      	nop
 8001cd0:	3730      	adds	r7, #48	@ 0x30
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40020800 	.word	0x40020800
 8001ce4:	40020000 	.word	0x40020000
 8001ce8:	40020400 	.word	0x40020400
 8001cec:	40020c00 	.word	0x40020c00

08001cf0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cf4:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001cf6:	4a13      	ldr	r2, [pc, #76]	@ (8001d44 <MX_I2C1_Init+0x54>)
 8001cf8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001cfa:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001cfc:	4a12      	ldr	r2, [pc, #72]	@ (8001d48 <MX_I2C1_Init+0x58>)
 8001cfe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d00:	4b0f      	ldr	r3, [pc, #60]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d14:	4b0a      	ldr	r3, [pc, #40]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d1a:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d20:	4b07      	ldr	r3, [pc, #28]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d26:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d2c:	4804      	ldr	r0, [pc, #16]	@ (8001d40 <MX_I2C1_Init+0x50>)
 8001d2e:	f001 feef 	bl	8003b10 <HAL_I2C_Init>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d38:	f000 fa2c 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d3c:	bf00      	nop
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	200002b0 	.word	0x200002b0
 8001d44:	40005400 	.word	0x40005400
 8001d48:	000186a0 	.word	0x000186a0

08001d4c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d50:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d52:	4a13      	ldr	r2, [pc, #76]	@ (8001da0 <MX_I2C2_Init+0x54>)
 8001d54:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001d56:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d58:	4a12      	ldr	r2, [pc, #72]	@ (8001da4 <MX_I2C2_Init+0x58>)
 8001d5a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d6a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d6e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d70:	4b0a      	ldr	r3, [pc, #40]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001d76:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d7c:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d88:	4804      	ldr	r0, [pc, #16]	@ (8001d9c <MX_I2C2_Init+0x50>)
 8001d8a:	f001 fec1 	bl	8003b10 <HAL_I2C_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001d94:	f000 f9fe 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d98:	bf00      	nop
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000304 	.word	0x20000304
 8001da0:	40005800 	.word	0x40005800
 8001da4:	000186a0 	.word	0x000186a0

08001da8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001dac:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dae:	4a13      	ldr	r2, [pc, #76]	@ (8001dfc <MX_I2C3_Init+0x54>)
 8001db0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001db2:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001db4:	4a12      	ldr	r2, [pc, #72]	@ (8001e00 <MX_I2C3_Init+0x58>)
 8001db6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001db8:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dc6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dca:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001dd2:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dd8:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001de4:	4804      	ldr	r0, [pc, #16]	@ (8001df8 <MX_I2C3_Init+0x50>)
 8001de6:	f001 fe93 	bl	8003b10 <HAL_I2C_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001df0:	f000 f9d0 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001df4:	bf00      	nop
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20000358 	.word	0x20000358
 8001dfc:	40005c00 	.word	0x40005c00
 8001e00:	000186a0 	.word	0x000186a0

08001e04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08e      	sub	sp, #56	@ 0x38
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a5b      	ldr	r2, [pc, #364]	@ (8001f90 <HAL_I2C_MspInit+0x18c>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d12c      	bne.n	8001e80 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
 8001e2a:	4b5a      	ldr	r3, [pc, #360]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	4a59      	ldr	r2, [pc, #356]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e30:	f043 0302 	orr.w	r3, r3, #2
 8001e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e36:	4b57      	ldr	r3, [pc, #348]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	623b      	str	r3, [r7, #32]
 8001e40:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e42:	23c0      	movs	r3, #192	@ 0xc0
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e46:	2312      	movs	r3, #18
 8001e48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e52:	2304      	movs	r3, #4
 8001e54:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	484e      	ldr	r0, [pc, #312]	@ (8001f98 <HAL_I2C_MspInit+0x194>)
 8001e5e:	f001 fb8d 	bl	800357c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
 8001e66:	4b4b      	ldr	r3, [pc, #300]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e72:	4b48      	ldr	r3, [pc, #288]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e7a:	61fb      	str	r3, [r7, #28]
 8001e7c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001e7e:	e083      	b.n	8001f88 <HAL_I2C_MspInit+0x184>
  else if(i2cHandle->Instance==I2C2)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a45      	ldr	r2, [pc, #276]	@ (8001f9c <HAL_I2C_MspInit+0x198>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d12d      	bne.n	8001ee6 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61bb      	str	r3, [r7, #24]
 8001e8e:	4b41      	ldr	r3, [pc, #260]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a40      	ldr	r2, [pc, #256]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	61bb      	str	r3, [r7, #24]
 8001ea4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ea6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eac:	2312      	movs	r3, #18
 8001eae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001eb8:	2304      	movs	r3, #4
 8001eba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4835      	ldr	r0, [pc, #212]	@ (8001f98 <HAL_I2C_MspInit+0x194>)
 8001ec4:	f001 fb5a 	bl	800357c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	4b31      	ldr	r3, [pc, #196]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	4a30      	ldr	r2, [pc, #192]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001ed2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ed6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed8:	4b2e      	ldr	r3, [pc, #184]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001edc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	697b      	ldr	r3, [r7, #20]
}
 8001ee4:	e050      	b.n	8001f88 <HAL_I2C_MspInit+0x184>
  else if(i2cHandle->Instance==I2C3)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a2d      	ldr	r2, [pc, #180]	@ (8001fa0 <HAL_I2C_MspInit+0x19c>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d14b      	bne.n	8001f88 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]
 8001ef4:	4b27      	ldr	r3, [pc, #156]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef8:	4a26      	ldr	r2, [pc, #152]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001efa:	f043 0304 	orr.w	r3, r3, #4
 8001efe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f00:	4b24      	ldr	r3, [pc, #144]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f14:	4a1f      	ldr	r2, [pc, #124]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f16:	f043 0301 	orr.w	r3, r3, #1
 8001f1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f2e:	2312      	movs	r3, #18
 8001f30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f42:	4619      	mov	r1, r3
 8001f44:	4817      	ldr	r0, [pc, #92]	@ (8001fa4 <HAL_I2C_MspInit+0x1a0>)
 8001f46:	f001 fb19 	bl	800357c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f50:	2312      	movs	r3, #18
 8001f52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f5c:	2304      	movs	r3, #4
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f64:	4619      	mov	r1, r3
 8001f66:	4810      	ldr	r0, [pc, #64]	@ (8001fa8 <HAL_I2C_MspInit+0x1a4>)
 8001f68:	f001 fb08 	bl	800357c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	4a07      	ldr	r2, [pc, #28]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f76:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <HAL_I2C_MspInit+0x190>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]
}
 8001f88:	bf00      	nop
 8001f8a:	3738      	adds	r7, #56	@ 0x38
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40005400 	.word	0x40005400
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40020400 	.word	0x40020400
 8001f9c:	40005800 	.word	0x40005800
 8001fa0:	40005c00 	.word	0x40005c00
 8001fa4:	40020800 	.word	0x40020800
 8001fa8:	40020000 	.word	0x40020000

08001fac <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a20      	ldr	r2, [pc, #128]	@ (800203c <HAL_I2C_MspDeInit+0x90>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d10e      	bne.n	8001fdc <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001fbe:	4b20      	ldr	r3, [pc, #128]	@ (8002040 <HAL_I2C_MspDeInit+0x94>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8002040 <HAL_I2C_MspDeInit+0x94>)
 8001fc4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001fc8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001fca:	2140      	movs	r1, #64	@ 0x40
 8001fcc:	481d      	ldr	r0, [pc, #116]	@ (8002044 <HAL_I2C_MspDeInit+0x98>)
 8001fce:	f001 fc71 	bl	80038b4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001fd2:	2180      	movs	r1, #128	@ 0x80
 8001fd4:	481b      	ldr	r0, [pc, #108]	@ (8002044 <HAL_I2C_MspDeInit+0x98>)
 8001fd6:	f001 fc6d 	bl	80038b4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001fda:	e02a      	b.n	8002032 <HAL_I2C_MspDeInit+0x86>
  else if(i2cHandle->Instance==I2C2)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a19      	ldr	r2, [pc, #100]	@ (8002048 <HAL_I2C_MspDeInit+0x9c>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d110      	bne.n	8002008 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001fe6:	4b16      	ldr	r3, [pc, #88]	@ (8002040 <HAL_I2C_MspDeInit+0x94>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	4a15      	ldr	r2, [pc, #84]	@ (8002040 <HAL_I2C_MspDeInit+0x94>)
 8001fec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001ff0:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001ff2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ff6:	4813      	ldr	r0, [pc, #76]	@ (8002044 <HAL_I2C_MspDeInit+0x98>)
 8001ff8:	f001 fc5c 	bl	80038b4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001ffc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002000:	4810      	ldr	r0, [pc, #64]	@ (8002044 <HAL_I2C_MspDeInit+0x98>)
 8002002:	f001 fc57 	bl	80038b4 <HAL_GPIO_DeInit>
}
 8002006:	e014      	b.n	8002032 <HAL_I2C_MspDeInit+0x86>
  else if(i2cHandle->Instance==I2C3)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0f      	ldr	r2, [pc, #60]	@ (800204c <HAL_I2C_MspDeInit+0xa0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d10f      	bne.n	8002032 <HAL_I2C_MspDeInit+0x86>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8002012:	4b0b      	ldr	r3, [pc, #44]	@ (8002040 <HAL_I2C_MspDeInit+0x94>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	4a0a      	ldr	r2, [pc, #40]	@ (8002040 <HAL_I2C_MspDeInit+0x94>)
 8002018:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800201c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800201e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002022:	480b      	ldr	r0, [pc, #44]	@ (8002050 <HAL_I2C_MspDeInit+0xa4>)
 8002024:	f001 fc46 	bl	80038b4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8002028:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800202c:	4809      	ldr	r0, [pc, #36]	@ (8002054 <HAL_I2C_MspDeInit+0xa8>)
 800202e:	f001 fc41 	bl	80038b4 <HAL_GPIO_DeInit>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40005400 	.word	0x40005400
 8002040:	40023800 	.word	0x40023800
 8002044:	40020400 	.word	0x40020400
 8002048:	40005800 	.word	0x40005800
 800204c:	40005c00 	.word	0x40005c00
 8002050:	40020800 	.word	0x40020800
 8002054:	40020000 	.word	0x40020000

08002058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800205c:	f000 fd44 	bl	8002ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002060:	f000 f822 	bl	80020a8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(3000);//N NH MN HNH
 8002064:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002068:	f000 fd80 	bl	8002b6c <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800206c:	f7ff fd4a 	bl	8001b04 <MX_GPIO_Init>
  MX_DMA_Init();
 8002070:	f7ff fc80 	bl	8001974 <MX_DMA_Init>
  MX_I2C1_Init();
 8002074:	f7ff fe3c 	bl	8001cf0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002078:	f7ff fe68 	bl	8001d4c <MX_I2C2_Init>
  MX_I2C3_Init();
 800207c:	f7ff fe94 	bl	8001da8 <MX_I2C3_Init>
  MX_USART3_UART_Init();
 8002080:	f000 fbf4 	bl	800286c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002084:	f000 f9fa 	bl	800247c <MX_TIM2_Init>
  MX_TIM4_Init();
 8002088:	f000 fa98 	bl	80025bc <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800208c:	f000 fbc4 	bl	8002818 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8002090:	f000 fa40 	bl	8002514 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  alt_main();
 8002094:	f7ff fbae 	bl	80017f4 <alt_main>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002098:	f006 f870 	bl	800817c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800209c:	f7ff fc92 	bl	80019c4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80020a0:	f006 f890 	bl	80081c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <main+0x4c>

080020a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b094      	sub	sp, #80	@ 0x50
 80020ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ae:	f107 0320 	add.w	r3, r7, #32
 80020b2:	2230      	movs	r2, #48	@ 0x30
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f009 fd3e 	bl	800bb38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020bc:	f107 030c 	add.w	r3, r7, #12
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020cc:	2300      	movs	r3, #0
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	4b22      	ldr	r3, [pc, #136]	@ (800215c <SystemClock_Config+0xb4>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	4a21      	ldr	r2, [pc, #132]	@ (800215c <SystemClock_Config+0xb4>)
 80020d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020da:	6413      	str	r3, [r2, #64]	@ 0x40
 80020dc:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <SystemClock_Config+0xb4>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020e8:	2300      	movs	r3, #0
 80020ea:	607b      	str	r3, [r7, #4]
 80020ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002160 <SystemClock_Config+0xb8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002160 <SystemClock_Config+0xb8>)
 80020f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	4b19      	ldr	r3, [pc, #100]	@ (8002160 <SystemClock_Config+0xb8>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002104:	2302      	movs	r3, #2
 8002106:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002108:	2301      	movs	r3, #1
 800210a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800210c:	2310      	movs	r3, #16
 800210e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002110:	2300      	movs	r3, #0
 8002112:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002114:	f107 0320 	add.w	r3, r7, #32
 8002118:	4618      	mov	r0, r3
 800211a:	f002 fb81 	bl	8004820 <HAL_RCC_OscConfig>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002124:	f000 f836 	bl	8002194 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002128:	230f      	movs	r3, #15
 800212a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800212c:	2300      	movs	r3, #0
 800212e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002138:	2300      	movs	r3, #0
 800213a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800213c:	f107 030c 	add.w	r3, r7, #12
 8002140:	2100      	movs	r1, #0
 8002142:	4618      	mov	r0, r3
 8002144:	f002 fde4 	bl	8004d10 <HAL_RCC_ClockConfig>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800214e:	f000 f821 	bl	8002194 <Error_Handler>
  }
}
 8002152:	bf00      	nop
 8002154:	3750      	adds	r7, #80	@ 0x50
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800
 8002160:	40007000 	.word	0x40007000

08002164 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a07      	ldr	r2, [pc, #28]	@ (8002190 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d101      	bne.n	800217a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002176:	f000 fcd9 	bl	8002b2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002182:	d101      	bne.n	8002188 <HAL_TIM_PeriodElapsedCallback+0x24>
	  TIM2_CALLBACK_STEP();
 8002184:	f7ff f9da 	bl	800153c <TIM2_CALLBACK_STEP>
  }
  /* USER CODE END Callback 1 */
}
 8002188:	bf00      	nop
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40001400 	.word	0x40001400

08002194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002198:	b672      	cpsid	i
}
 800219a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <Error_Handler+0x8>

080021a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
 80021aa:	4b12      	ldr	r3, [pc, #72]	@ (80021f4 <HAL_MspInit+0x54>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	4a11      	ldr	r2, [pc, #68]	@ (80021f4 <HAL_MspInit+0x54>)
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b6:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <HAL_MspInit+0x54>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	603b      	str	r3, [r7, #0]
 80021c6:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <HAL_MspInit+0x54>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	4a0a      	ldr	r2, [pc, #40]	@ (80021f4 <HAL_MspInit+0x54>)
 80021cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021d2:	4b08      	ldr	r3, [pc, #32]	@ (80021f4 <HAL_MspInit+0x54>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021da:	603b      	str	r3, [r7, #0]
 80021dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021de:	2200      	movs	r2, #0
 80021e0:	210f      	movs	r1, #15
 80021e2:	f06f 0001 	mvn.w	r0, #1
 80021e6:	f000 fd9d 	bl	8002d24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023800 	.word	0x40023800

080021f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08e      	sub	sp, #56	@ 0x38
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002204:	2300      	movs	r3, #0
 8002206:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002208:	2300      	movs	r3, #0
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	4b33      	ldr	r3, [pc, #204]	@ (80022dc <HAL_InitTick+0xe4>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	4a32      	ldr	r2, [pc, #200]	@ (80022dc <HAL_InitTick+0xe4>)
 8002212:	f043 0320 	orr.w	r3, r3, #32
 8002216:	6413      	str	r3, [r2, #64]	@ 0x40
 8002218:	4b30      	ldr	r3, [pc, #192]	@ (80022dc <HAL_InitTick+0xe4>)
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	f003 0320 	and.w	r3, r3, #32
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002224:	f107 0210 	add.w	r2, r7, #16
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f002 ff4e 	bl	80050d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800223a:	2b00      	cmp	r3, #0
 800223c:	d103      	bne.n	8002246 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800223e:	f002 ff1f 	bl	8005080 <HAL_RCC_GetPCLK1Freq>
 8002242:	6378      	str	r0, [r7, #52]	@ 0x34
 8002244:	e004      	b.n	8002250 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002246:	f002 ff1b 	bl	8005080 <HAL_RCC_GetPCLK1Freq>
 800224a:	4603      	mov	r3, r0
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002252:	4a23      	ldr	r2, [pc, #140]	@ (80022e0 <HAL_InitTick+0xe8>)
 8002254:	fba2 2303 	umull	r2, r3, r2, r3
 8002258:	0c9b      	lsrs	r3, r3, #18
 800225a:	3b01      	subs	r3, #1
 800225c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800225e:	4b21      	ldr	r3, [pc, #132]	@ (80022e4 <HAL_InitTick+0xec>)
 8002260:	4a21      	ldr	r2, [pc, #132]	@ (80022e8 <HAL_InitTick+0xf0>)
 8002262:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002264:	4b1f      	ldr	r3, [pc, #124]	@ (80022e4 <HAL_InitTick+0xec>)
 8002266:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800226a:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800226c:	4a1d      	ldr	r2, [pc, #116]	@ (80022e4 <HAL_InitTick+0xec>)
 800226e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002270:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002272:	4b1c      	ldr	r3, [pc, #112]	@ (80022e4 <HAL_InitTick+0xec>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002278:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <HAL_InitTick+0xec>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800227e:	4b19      	ldr	r3, [pc, #100]	@ (80022e4 <HAL_InitTick+0xec>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002284:	4817      	ldr	r0, [pc, #92]	@ (80022e4 <HAL_InitTick+0xec>)
 8002286:	f002 ff55 	bl	8005134 <HAL_TIM_Base_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002290:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002294:	2b00      	cmp	r3, #0
 8002296:	d11b      	bne.n	80022d0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8002298:	4812      	ldr	r0, [pc, #72]	@ (80022e4 <HAL_InitTick+0xec>)
 800229a:	f002 ff9b 	bl	80051d4 <HAL_TIM_Base_Start_IT>
 800229e:	4603      	mov	r3, r0
 80022a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80022a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d111      	bne.n	80022d0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80022ac:	2037      	movs	r0, #55	@ 0x37
 80022ae:	f000 fd55 	bl	8002d5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b0f      	cmp	r3, #15
 80022b6:	d808      	bhi.n	80022ca <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80022b8:	2200      	movs	r2, #0
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	2037      	movs	r0, #55	@ 0x37
 80022be:	f000 fd31 	bl	8002d24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022c2:	4a0a      	ldr	r2, [pc, #40]	@ (80022ec <HAL_InitTick+0xf4>)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6013      	str	r3, [r2, #0]
 80022c8:	e002      	b.n	80022d0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80022d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3738      	adds	r7, #56	@ 0x38
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40023800 	.word	0x40023800
 80022e0:	431bde83 	.word	0x431bde83
 80022e4:	200003ac 	.word	0x200003ac
 80022e8:	40001400 	.word	0x40001400
 80022ec:	20000004 	.word	0x20000004

080022f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <NMI_Handler+0x4>

080022f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <HardFault_Handler+0x4>

08002300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <MemManage_Handler+0x4>

08002308 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <UsageFault_Handler+0x4>

08002318 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800232c:	4802      	ldr	r0, [pc, #8]	@ (8002338 <DMA1_Stream1_IRQHandler+0x10>)
 800232e:	f000 febb 	bl	80030a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000560 	.word	0x20000560

0800233c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002340:	4802      	ldr	r0, [pc, #8]	@ (800234c <DMA1_Stream4_IRQHandler+0x10>)
 8002342:	f000 feb1 	bl	80030a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	200005c0 	.word	0x200005c0

08002350 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002354:	2020      	movs	r0, #32
 8002356:	f001 fbc3 	bl	8003ae0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800235a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800235e:	f001 fbbf 	bl	8003ae0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800236c:	4802      	ldr	r0, [pc, #8]	@ (8002378 <TIM2_IRQHandler+0x10>)
 800236e:	f003 f924 	bl	80055ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	200003f8 	.word	0x200003f8

0800237c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002380:	4802      	ldr	r0, [pc, #8]	@ (800238c <USART3_IRQHandler+0x10>)
 8002382:	f004 f889 	bl	8006498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000518 	.word	0x20000518

08002390 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002394:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <TIM7_IRQHandler+0x10>)
 8002396:	f003 f910 	bl	80055ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200003ac 	.word	0x200003ac

080023a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return 1;
 80023a8:	2301      	movs	r3, #1
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <_kill>:

int _kill(int pid, int sig)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023be:	f009 fc17 	bl	800bbf0 <__errno>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2216      	movs	r2, #22
 80023c6:	601a      	str	r2, [r3, #0]
  return -1;
 80023c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <_exit>:

void _exit (int status)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023dc:	f04f 31ff 	mov.w	r1, #4294967295
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff ffe7 	bl	80023b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023e6:	bf00      	nop
 80023e8:	e7fd      	b.n	80023e6 <_exit+0x12>
	...

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	@ (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f009 fbe8 	bl	800bbf0 <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20020000 	.word	0x20020000
 800244c:	00000400 	.word	0x00000400
 8002450:	200003f4 	.word	0x200003f4
 8002454:	200050c8 	.word	0x200050c8

08002458 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <SystemInit+0x20>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002462:	4a05      	ldr	r2, [pc, #20]	@ (8002478 <SystemInit+0x20>)
 8002464:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002468:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002482:	f107 0308 	add.w	r3, r7, #8
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002490:	463b      	mov	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002498:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <MX_TIM2_Init+0x94>)
 800249a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800249e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024a2:	2253      	movs	r2, #83	@ 0x53
 80024a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80024ac:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024ae:	2263      	movs	r2, #99	@ 0x63
 80024b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b2:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b8:	4b15      	ldr	r3, [pc, #84]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024be:	4814      	ldr	r0, [pc, #80]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024c0:	f002 fe38 	bl	8005134 <HAL_TIM_Base_Init>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80024ca:	f7ff fe63 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024d4:	f107 0308 	add.w	r3, r7, #8
 80024d8:	4619      	mov	r1, r3
 80024da:	480d      	ldr	r0, [pc, #52]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024dc:	f003 fa20 	bl	8005920 <HAL_TIM_ConfigClockSource>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80024e6:	f7ff fe55 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ea:	2300      	movs	r3, #0
 80024ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ee:	2300      	movs	r3, #0
 80024f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024f2:	463b      	mov	r3, r7
 80024f4:	4619      	mov	r1, r3
 80024f6:	4806      	ldr	r0, [pc, #24]	@ (8002510 <MX_TIM2_Init+0x94>)
 80024f8:	f003 fe18 	bl	800612c <HAL_TIMEx_MasterConfigSynchronization>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002502:	f7ff fe47 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002506:	bf00      	nop
 8002508:	3718      	adds	r7, #24
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	200003f8 	.word	0x200003f8

08002514 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b08c      	sub	sp, #48	@ 0x30
 8002518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800251a:	f107 030c 	add.w	r3, r7, #12
 800251e:	2224      	movs	r2, #36	@ 0x24
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f009 fb08 	bl	800bb38 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002530:	4b20      	ldr	r3, [pc, #128]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 8002532:	4a21      	ldr	r2, [pc, #132]	@ (80025b8 <MX_TIM3_Init+0xa4>)
 8002534:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002536:	4b1f      	ldr	r3, [pc, #124]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 8002538:	2200      	movs	r2, #0
 800253a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800253c:	4b1d      	ldr	r3, [pc, #116]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 800253e:	2200      	movs	r2, #0
 8002540:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002542:	4b1c      	ldr	r3, [pc, #112]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 8002544:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002548:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800254a:	4b1a      	ldr	r3, [pc, #104]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 800254c:	2200      	movs	r2, #0
 800254e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002550:	4b18      	ldr	r3, [pc, #96]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 8002552:	2200      	movs	r2, #0
 8002554:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002556:	2301      	movs	r3, #1
 8002558:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800255e:	2301      	movs	r3, #1
 8002560:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800256a:	2300      	movs	r3, #0
 800256c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800256e:	2301      	movs	r3, #1
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002572:	2300      	movs	r3, #0
 8002574:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800257a:	f107 030c 	add.w	r3, r7, #12
 800257e:	4619      	mov	r1, r3
 8002580:	480c      	ldr	r0, [pc, #48]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 8002582:	f002 fee6 	bl	8005352 <HAL_TIM_Encoder_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800258c:	f7ff fe02 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002590:	2300      	movs	r3, #0
 8002592:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	4619      	mov	r1, r3
 800259c:	4805      	ldr	r0, [pc, #20]	@ (80025b4 <MX_TIM3_Init+0xa0>)
 800259e:	f003 fdc5 	bl	800612c <HAL_TIMEx_MasterConfigSynchronization>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80025a8:	f7ff fdf4 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80025ac:	bf00      	nop
 80025ae:	3730      	adds	r7, #48	@ 0x30
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000440 	.word	0x20000440
 80025b8:	40000400 	.word	0x40000400

080025bc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c2:	f107 0320 	add.w	r3, r7, #32
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025cc:	1d3b      	adds	r3, r7, #4
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	60da      	str	r2, [r3, #12]
 80025d8:	611a      	str	r2, [r3, #16]
 80025da:	615a      	str	r2, [r3, #20]
 80025dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80025de:	4b27      	ldr	r3, [pc, #156]	@ (800267c <MX_TIM4_Init+0xc0>)
 80025e0:	4a27      	ldr	r2, [pc, #156]	@ (8002680 <MX_TIM4_Init+0xc4>)
 80025e2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80025e4:	4b25      	ldr	r3, [pc, #148]	@ (800267c <MX_TIM4_Init+0xc0>)
 80025e6:	2253      	movs	r2, #83	@ 0x53
 80025e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ea:	4b24      	ldr	r3, [pc, #144]	@ (800267c <MX_TIM4_Init+0xc0>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 80025f0:	4b22      	ldr	r3, [pc, #136]	@ (800267c <MX_TIM4_Init+0xc0>)
 80025f2:	2263      	movs	r2, #99	@ 0x63
 80025f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025f6:	4b21      	ldr	r3, [pc, #132]	@ (800267c <MX_TIM4_Init+0xc0>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025fc:	4b1f      	ldr	r3, [pc, #124]	@ (800267c <MX_TIM4_Init+0xc0>)
 80025fe:	2200      	movs	r2, #0
 8002600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002602:	481e      	ldr	r0, [pc, #120]	@ (800267c <MX_TIM4_Init+0xc0>)
 8002604:	f002 fe56 	bl	80052b4 <HAL_TIM_PWM_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800260e:	f7ff fdc1 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002612:	2300      	movs	r3, #0
 8002614:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002616:	2300      	movs	r3, #0
 8002618:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800261a:	f107 0320 	add.w	r3, r7, #32
 800261e:	4619      	mov	r1, r3
 8002620:	4816      	ldr	r0, [pc, #88]	@ (800267c <MX_TIM4_Init+0xc0>)
 8002622:	f003 fd83 	bl	800612c <HAL_TIMEx_MasterConfigSynchronization>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 800262c:	f7ff fdb2 	bl	8002194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002630:	2360      	movs	r3, #96	@ 0x60
 8002632:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002634:	2300      	movs	r3, #0
 8002636:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002638:	2300      	movs	r3, #0
 800263a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002640:	1d3b      	adds	r3, r7, #4
 8002642:	2208      	movs	r2, #8
 8002644:	4619      	mov	r1, r3
 8002646:	480d      	ldr	r0, [pc, #52]	@ (800267c <MX_TIM4_Init+0xc0>)
 8002648:	f003 f8a8 	bl	800579c <HAL_TIM_PWM_ConfigChannel>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002652:	f7ff fd9f 	bl	8002194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	220c      	movs	r2, #12
 800265a:	4619      	mov	r1, r3
 800265c:	4807      	ldr	r0, [pc, #28]	@ (800267c <MX_TIM4_Init+0xc0>)
 800265e:	f003 f89d 	bl	800579c <HAL_TIM_PWM_ConfigChannel>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002668:	f7ff fd94 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800266c:	4803      	ldr	r0, [pc, #12]	@ (800267c <MX_TIM4_Init+0xc0>)
 800266e:	f000 f899 	bl	80027a4 <HAL_TIM_MspPostInit>

}
 8002672:	bf00      	nop
 8002674:	3728      	adds	r7, #40	@ 0x28
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000488 	.word	0x20000488
 8002680:	40000800 	.word	0x40000800

08002684 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002694:	d115      	bne.n	80026c2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_TIM_Base_MspInit+0x48>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	4a0b      	ldr	r2, [pc, #44]	@ (80026cc <HAL_TIM_Base_MspInit+0x48>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026a6:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <HAL_TIM_Base_MspInit+0x48>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2105      	movs	r1, #5
 80026b6:	201c      	movs	r0, #28
 80026b8:	f000 fb34 	bl	8002d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80026bc:	201c      	movs	r0, #28
 80026be:	f000 fb4d 	bl	8002d5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40023800 	.word	0x40023800

080026d0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08a      	sub	sp, #40	@ 0x28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a19      	ldr	r2, [pc, #100]	@ (8002754 <HAL_TIM_Encoder_MspInit+0x84>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d12b      	bne.n	800274a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	4b18      	ldr	r3, [pc, #96]	@ (8002758 <HAL_TIM_Encoder_MspInit+0x88>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	4a17      	ldr	r2, [pc, #92]	@ (8002758 <HAL_TIM_Encoder_MspInit+0x88>)
 80026fc:	f043 0302 	orr.w	r3, r3, #2
 8002700:	6413      	str	r3, [r2, #64]	@ 0x40
 8002702:	4b15      	ldr	r3, [pc, #84]	@ (8002758 <HAL_TIM_Encoder_MspInit+0x88>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	4b11      	ldr	r3, [pc, #68]	@ (8002758 <HAL_TIM_Encoder_MspInit+0x88>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	4a10      	ldr	r2, [pc, #64]	@ (8002758 <HAL_TIM_Encoder_MspInit+0x88>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6313      	str	r3, [r2, #48]	@ 0x30
 800271e:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <HAL_TIM_Encoder_MspInit+0x88>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800272a:	23c0      	movs	r3, #192	@ 0xc0
 800272c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272e:	2302      	movs	r3, #2
 8002730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002736:	2300      	movs	r3, #0
 8002738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800273a:	2302      	movs	r3, #2
 800273c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273e:	f107 0314 	add.w	r3, r7, #20
 8002742:	4619      	mov	r1, r3
 8002744:	4805      	ldr	r0, [pc, #20]	@ (800275c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002746:	f000 ff19 	bl	800357c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800274a:	bf00      	nop
 800274c:	3728      	adds	r7, #40	@ 0x28
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40000400 	.word	0x40000400
 8002758:	40023800 	.word	0x40023800
 800275c:	40020000 	.word	0x40020000

08002760 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0b      	ldr	r2, [pc, #44]	@ (800279c <HAL_TIM_PWM_MspInit+0x3c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d10d      	bne.n	800278e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <HAL_TIM_PWM_MspInit+0x40>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	4a09      	ldr	r2, [pc, #36]	@ (80027a0 <HAL_TIM_PWM_MspInit+0x40>)
 800277c:	f043 0304 	orr.w	r3, r3, #4
 8002780:	6413      	str	r3, [r2, #64]	@ 0x40
 8002782:	4b07      	ldr	r3, [pc, #28]	@ (80027a0 <HAL_TIM_PWM_MspInit+0x40>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800278e:	bf00      	nop
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40000800 	.word	0x40000800
 80027a0:	40023800 	.word	0x40023800

080027a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b088      	sub	sp, #32
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	f107 030c 	add.w	r3, r7, #12
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	609a      	str	r2, [r3, #8]
 80027b8:	60da      	str	r2, [r3, #12]
 80027ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a12      	ldr	r2, [pc, #72]	@ (800280c <HAL_TIM_MspPostInit+0x68>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d11e      	bne.n	8002804 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <HAL_TIM_MspPostInit+0x6c>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	4a10      	ldr	r2, [pc, #64]	@ (8002810 <HAL_TIM_MspPostInit+0x6c>)
 80027d0:	f043 0308 	orr.w	r3, r3, #8
 80027d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <HAL_TIM_MspPostInit+0x6c>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80027e2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80027e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027f4:	2302      	movs	r3, #2
 80027f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027f8:	f107 030c 	add.w	r3, r7, #12
 80027fc:	4619      	mov	r1, r3
 80027fe:	4805      	ldr	r0, [pc, #20]	@ (8002814 <HAL_TIM_MspPostInit+0x70>)
 8002800:	f000 febc 	bl	800357c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002804:	bf00      	nop
 8002806:	3720      	adds	r7, #32
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40000800 	.word	0x40000800
 8002810:	40023800 	.word	0x40023800
 8002814:	40020c00 	.word	0x40020c00

08002818 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800281c:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 800281e:	4a12      	ldr	r2, [pc, #72]	@ (8002868 <MX_USART2_UART_Init+0x50>)
 8002820:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002822:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 8002824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002828:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800282a:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 800282c:	2200      	movs	r2, #0
 800282e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002830:	4b0c      	ldr	r3, [pc, #48]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 8002832:	2200      	movs	r2, #0
 8002834:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002836:	4b0b      	ldr	r3, [pc, #44]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 8002838:	2200      	movs	r2, #0
 800283a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800283c:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 800283e:	220c      	movs	r2, #12
 8002840:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 8002844:	2200      	movs	r2, #0
 8002846:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 800284a:	2200      	movs	r2, #0
 800284c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800284e:	4805      	ldr	r0, [pc, #20]	@ (8002864 <MX_USART2_UART_Init+0x4c>)
 8002850:	f003 fcfc 	bl	800624c <HAL_UART_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800285a:	f7ff fc9b 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200004d0 	.word	0x200004d0
 8002868:	40004400 	.word	0x40004400

0800286c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002870:	4b11      	ldr	r3, [pc, #68]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 8002872:	4a12      	ldr	r2, [pc, #72]	@ (80028bc <MX_USART3_UART_Init+0x50>)
 8002874:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002876:	4b10      	ldr	r3, [pc, #64]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 8002878:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800287c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800287e:	4b0e      	ldr	r3, [pc, #56]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 8002880:	2200      	movs	r2, #0
 8002882:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002884:	4b0c      	ldr	r3, [pc, #48]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 8002886:	2200      	movs	r2, #0
 8002888:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800288a:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 800288c:	2200      	movs	r2, #0
 800288e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002890:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 8002892:	220c      	movs	r2, #12
 8002894:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002896:	4b08      	ldr	r3, [pc, #32]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 8002898:	2200      	movs	r2, #0
 800289a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800289c:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 800289e:	2200      	movs	r2, #0
 80028a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028a2:	4805      	ldr	r0, [pc, #20]	@ (80028b8 <MX_USART3_UART_Init+0x4c>)
 80028a4:	f003 fcd2 	bl	800624c <HAL_UART_Init>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80028ae:	f7ff fc71 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000518 	.word	0x20000518
 80028bc:	40004800 	.word	0x40004800

080028c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08c      	sub	sp, #48	@ 0x30
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c8:	f107 031c 	add.w	r3, r7, #28
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	60da      	str	r2, [r3, #12]
 80028d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a65      	ldr	r2, [pc, #404]	@ (8002a74 <HAL_UART_MspInit+0x1b4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d12c      	bne.n	800293c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	4b64      	ldr	r3, [pc, #400]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	4a63      	ldr	r2, [pc, #396]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 80028ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80028f2:	4b61      	ldr	r3, [pc, #388]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	4b5d      	ldr	r3, [pc, #372]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	4a5c      	ldr	r2, [pc, #368]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 8002908:	f043 0308 	orr.w	r3, r3, #8
 800290c:	6313      	str	r3, [r2, #48]	@ 0x30
 800290e:	4b5a      	ldr	r3, [pc, #360]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	f003 0308 	and.w	r3, r3, #8
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800291a:	2360      	movs	r3, #96	@ 0x60
 800291c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291e:	2302      	movs	r3, #2
 8002920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002926:	2303      	movs	r3, #3
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800292a:	2307      	movs	r3, #7
 800292c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800292e:	f107 031c 	add.w	r3, r7, #28
 8002932:	4619      	mov	r1, r3
 8002934:	4851      	ldr	r0, [pc, #324]	@ (8002a7c <HAL_UART_MspInit+0x1bc>)
 8002936:	f000 fe21 	bl	800357c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800293a:	e096      	b.n	8002a6a <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART3)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a4f      	ldr	r2, [pc, #316]	@ (8002a80 <HAL_UART_MspInit+0x1c0>)
 8002942:	4293      	cmp	r3, r2
 8002944:	f040 8091 	bne.w	8002a6a <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	4a49      	ldr	r2, [pc, #292]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 8002952:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002956:	6413      	str	r3, [r2, #64]	@ 0x40
 8002958:	4b47      	ldr	r3, [pc, #284]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002964:	2300      	movs	r3, #0
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	4b43      	ldr	r3, [pc, #268]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 800296a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296c:	4a42      	ldr	r2, [pc, #264]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 800296e:	f043 0308 	orr.w	r3, r3, #8
 8002972:	6313      	str	r3, [r2, #48]	@ 0x30
 8002974:	4b40      	ldr	r3, [pc, #256]	@ (8002a78 <HAL_UART_MspInit+0x1b8>)
 8002976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002980:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002992:	2307      	movs	r3, #7
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	4619      	mov	r1, r3
 800299c:	4837      	ldr	r0, [pc, #220]	@ (8002a7c <HAL_UART_MspInit+0x1bc>)
 800299e:	f000 fded 	bl	800357c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80029a2:	4b38      	ldr	r3, [pc, #224]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029a4:	4a38      	ldr	r2, [pc, #224]	@ (8002a88 <HAL_UART_MspInit+0x1c8>)
 80029a6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80029a8:	4b36      	ldr	r3, [pc, #216]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029aa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029b0:	4b34      	ldr	r3, [pc, #208]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029b6:	4b33      	ldr	r3, [pc, #204]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029bc:	4b31      	ldr	r3, [pc, #196]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029c2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029ca:	4b2e      	ldr	r3, [pc, #184]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80029d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029d8:	2200      	movs	r2, #0
 80029da:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029dc:	4b29      	ldr	r3, [pc, #164]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029de:	2200      	movs	r2, #0
 80029e0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80029e2:	4828      	ldr	r0, [pc, #160]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029e4:	f000 f9c8 	bl	8002d78 <HAL_DMA_Init>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_UART_MspInit+0x132>
      Error_Handler();
 80029ee:	f7ff fbd1 	bl	8002194 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a23      	ldr	r2, [pc, #140]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80029f8:	4a22      	ldr	r2, [pc, #136]	@ (8002a84 <HAL_UART_MspInit+0x1c4>)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 80029fe:	4b23      	ldr	r3, [pc, #140]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a00:	4a23      	ldr	r2, [pc, #140]	@ (8002a90 <HAL_UART_MspInit+0x1d0>)
 8002a02:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8002a04:	4b21      	ldr	r3, [pc, #132]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a06:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8002a0a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a0e:	2240      	movs	r2, #64	@ 0x40
 8002a10:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a12:	4b1e      	ldr	r3, [pc, #120]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a18:	4b1c      	ldr	r3, [pc, #112]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a1e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a20:	4b1a      	ldr	r3, [pc, #104]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a26:	4b19      	ldr	r3, [pc, #100]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002a2c:	4b17      	ldr	r3, [pc, #92]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a32:	4b16      	ldr	r3, [pc, #88]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a38:	4b14      	ldr	r3, [pc, #80]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002a3e:	4813      	ldr	r0, [pc, #76]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a40:	f000 f99a 	bl	8002d78 <HAL_DMA_Init>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_UART_MspInit+0x18e>
      Error_Handler();
 8002a4a:	f7ff fba3 	bl	8002194 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a0e      	ldr	r2, [pc, #56]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a52:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a54:	4a0d      	ldr	r2, [pc, #52]	@ (8002a8c <HAL_UART_MspInit+0x1cc>)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	2105      	movs	r1, #5
 8002a5e:	2027      	movs	r0, #39	@ 0x27
 8002a60:	f000 f960 	bl	8002d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a64:	2027      	movs	r0, #39	@ 0x27
 8002a66:	f000 f979 	bl	8002d5c <HAL_NVIC_EnableIRQ>
}
 8002a6a:	bf00      	nop
 8002a6c:	3730      	adds	r7, #48	@ 0x30
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40004400 	.word	0x40004400
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40020c00 	.word	0x40020c00
 8002a80:	40004800 	.word	0x40004800
 8002a84:	20000560 	.word	0x20000560
 8002a88:	40026028 	.word	0x40026028
 8002a8c:	200005c0 	.word	0x200005c0
 8002a90:	40026070 	.word	0x40026070

08002a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002acc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a98:	f7ff fcde 	bl	8002458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a9c:	480c      	ldr	r0, [pc, #48]	@ (8002ad0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a9e:	490d      	ldr	r1, [pc, #52]	@ (8002ad4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002aa4:	e002      	b.n	8002aac <LoopCopyDataInit>

08002aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aaa:	3304      	adds	r3, #4

08002aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ab0:	d3f9      	bcc.n	8002aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ae0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab8:	e001      	b.n	8002abe <LoopFillZerobss>

08002aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002abc:	3204      	adds	r2, #4

08002abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ac0:	d3fb      	bcc.n	8002aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ac2:	f009 f89b 	bl	800bbfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ac6:	f7ff fac7 	bl	8002058 <main>
  bx  lr    
 8002aca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002acc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ad4:	200001b8 	.word	0x200001b8
  ldr r2, =_sidata
 8002ad8:	0800be1c 	.word	0x0800be1c
  ldr r2, =_sbss
 8002adc:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 8002ae0:	200050c4 	.word	0x200050c4

08002ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ae4:	e7fe      	b.n	8002ae4 <ADC_IRQHandler>
	...

08002ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002aec:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <HAL_Init+0x40>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a0d      	ldr	r2, [pc, #52]	@ (8002b28 <HAL_Init+0x40>)
 8002af2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002af6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002af8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b28 <HAL_Init+0x40>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0a      	ldr	r2, [pc, #40]	@ (8002b28 <HAL_Init+0x40>)
 8002afe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b04:	4b08      	ldr	r3, [pc, #32]	@ (8002b28 <HAL_Init+0x40>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a07      	ldr	r2, [pc, #28]	@ (8002b28 <HAL_Init+0x40>)
 8002b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b10:	2003      	movs	r0, #3
 8002b12:	f000 f8fc 	bl	8002d0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b16:	200f      	movs	r0, #15
 8002b18:	f7ff fb6e 	bl	80021f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b1c:	f7ff fb40 	bl	80021a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40023c00 	.word	0x40023c00

08002b2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b30:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <HAL_IncTick+0x20>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	461a      	mov	r2, r3
 8002b36:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <HAL_IncTick+0x24>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	4a04      	ldr	r2, [pc, #16]	@ (8002b50 <HAL_IncTick+0x24>)
 8002b3e:	6013      	str	r3, [r2, #0]
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	20000008 	.word	0x20000008
 8002b50:	20000620 	.word	0x20000620

08002b54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  return uwTick;
 8002b58:	4b03      	ldr	r3, [pc, #12]	@ (8002b68 <HAL_GetTick+0x14>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	20000620 	.word	0x20000620

08002b6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b74:	f7ff ffee 	bl	8002b54 <HAL_GetTick>
 8002b78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b84:	d005      	beq.n	8002b92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b86:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <HAL_Delay+0x44>)
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4413      	add	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b92:	bf00      	nop
 8002b94:	f7ff ffde 	bl	8002b54 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d8f7      	bhi.n	8002b94 <HAL_Delay+0x28>
  {
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000008 	.word	0x20000008

08002bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002be0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002be6:	4a04      	ldr	r2, [pc, #16]	@ (8002bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	60d3      	str	r3, [r2, #12]
}
 8002bec:	bf00      	nop
 8002bee:	3714      	adds	r7, #20
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c00:	4b04      	ldr	r3, [pc, #16]	@ (8002c14 <__NVIC_GetPriorityGrouping+0x18>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	0a1b      	lsrs	r3, r3, #8
 8002c06:	f003 0307 	and.w	r3, r3, #7
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	db0b      	blt.n	8002c42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	f003 021f 	and.w	r2, r3, #31
 8002c30:	4907      	ldr	r1, [pc, #28]	@ (8002c50 <__NVIC_EnableIRQ+0x38>)
 8002c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	2001      	movs	r0, #1
 8002c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	e000e100 	.word	0xe000e100

08002c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	6039      	str	r1, [r7, #0]
 8002c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	db0a      	blt.n	8002c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	490c      	ldr	r1, [pc, #48]	@ (8002ca0 <__NVIC_SetPriority+0x4c>)
 8002c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c72:	0112      	lsls	r2, r2, #4
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	440b      	add	r3, r1
 8002c78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c7c:	e00a      	b.n	8002c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	4908      	ldr	r1, [pc, #32]	@ (8002ca4 <__NVIC_SetPriority+0x50>)
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	3b04      	subs	r3, #4
 8002c8c:	0112      	lsls	r2, r2, #4
 8002c8e:	b2d2      	uxtb	r2, r2
 8002c90:	440b      	add	r3, r1
 8002c92:	761a      	strb	r2, [r3, #24]
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	e000e100 	.word	0xe000e100
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b089      	sub	sp, #36	@ 0x24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f1c3 0307 	rsb	r3, r3, #7
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	bf28      	it	cs
 8002cc6:	2304      	movcs	r3, #4
 8002cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	3304      	adds	r3, #4
 8002cce:	2b06      	cmp	r3, #6
 8002cd0:	d902      	bls.n	8002cd8 <NVIC_EncodePriority+0x30>
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	3b03      	subs	r3, #3
 8002cd6:	e000      	b.n	8002cda <NVIC_EncodePriority+0x32>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	401a      	ands	r2, r3
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	43d9      	mvns	r1, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d00:	4313      	orrs	r3, r2
         );
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3724      	adds	r7, #36	@ 0x24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ff4c 	bl	8002bb4 <__NVIC_SetPriorityGrouping>
}
 8002d1c:	bf00      	nop
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d36:	f7ff ff61 	bl	8002bfc <__NVIC_GetPriorityGrouping>
 8002d3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	6978      	ldr	r0, [r7, #20]
 8002d42:	f7ff ffb1 	bl	8002ca8 <NVIC_EncodePriority>
 8002d46:	4602      	mov	r2, r0
 8002d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff ff80 	bl	8002c54 <__NVIC_SetPriority>
}
 8002d54:	bf00      	nop
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff ff54 	bl	8002c18 <__NVIC_EnableIRQ>
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d84:	f7ff fee6 	bl	8002b54 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e099      	b.n	8002ec8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db4:	e00f      	b.n	8002dd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002db6:	f7ff fecd 	bl	8002b54 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b05      	cmp	r3, #5
 8002dc2:	d908      	bls.n	8002dd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2203      	movs	r2, #3
 8002dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e078      	b.n	8002ec8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1e8      	bne.n	8002db6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002dec:	697a      	ldr	r2, [r7, #20]
 8002dee:	4b38      	ldr	r3, [pc, #224]	@ (8002ed0 <HAL_DMA_Init+0x158>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d107      	bne.n	8002e40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f023 0307 	bic.w	r3, r3, #7
 8002e56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d117      	bne.n	8002e9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00e      	beq.n	8002e9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 fb01 	bl	8003484 <DMA_CheckFifoParam>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d008      	beq.n	8002e9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2240      	movs	r2, #64	@ 0x40
 8002e8c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e96:	2301      	movs	r3, #1
 8002e98:	e016      	b.n	8002ec8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 fab8 	bl	8003418 <DMA_CalcBaseAndBitshift>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	223f      	movs	r2, #63	@ 0x3f
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	f010803f 	.word	0xf010803f

08002ed4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_DMA_Start_IT+0x26>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e040      	b.n	8002f7c <HAL_DMA_Start_IT+0xa8>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d12f      	bne.n	8002f6e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2202      	movs	r2, #2
 8002f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 fa4a 	bl	80033bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2c:	223f      	movs	r2, #63	@ 0x3f
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f042 0216 	orr.w	r2, r2, #22
 8002f42:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d007      	beq.n	8002f5c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0208 	orr.w	r2, r2, #8
 8002f5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e005      	b.n	8002f7a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f76:	2302      	movs	r3, #2
 8002f78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f90:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f92:	f7ff fddf 	bl	8002b54 <HAL_GetTick>
 8002f96:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d008      	beq.n	8002fb6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2280      	movs	r2, #128	@ 0x80
 8002fa8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e052      	b.n	800305c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0216 	bic.w	r2, r2, #22
 8002fc4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	695a      	ldr	r2, [r3, #20]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fd4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d103      	bne.n	8002fe6 <HAL_DMA_Abort+0x62>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d007      	beq.n	8002ff6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0208 	bic.w	r2, r2, #8
 8002ff4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0201 	bic.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003006:	e013      	b.n	8003030 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003008:	f7ff fda4 	bl	8002b54 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b05      	cmp	r3, #5
 8003014:	d90c      	bls.n	8003030 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2220      	movs	r2, #32
 800301a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2203      	movs	r2, #3
 8003020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e015      	b.n	800305c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1e4      	bne.n	8003008 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003042:	223f      	movs	r2, #63	@ 0x3f
 8003044:	409a      	lsls	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d004      	beq.n	8003082 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2280      	movs	r2, #128	@ 0x80
 800307c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e00c      	b.n	800309c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2205      	movs	r2, #5
 8003086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0201 	bic.w	r2, r2, #1
 8003098:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030b4:	4b8e      	ldr	r3, [pc, #568]	@ (80032f0 <HAL_DMA_IRQHandler+0x248>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a8e      	ldr	r2, [pc, #568]	@ (80032f4 <HAL_DMA_IRQHandler+0x24c>)
 80030ba:	fba2 2303 	umull	r2, r3, r2, r3
 80030be:	0a9b      	lsrs	r3, r3, #10
 80030c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d2:	2208      	movs	r2, #8
 80030d4:	409a      	lsls	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	4013      	ands	r3, r2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d01a      	beq.n	8003114 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d013      	beq.n	8003114 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0204 	bic.w	r2, r2, #4
 80030fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003100:	2208      	movs	r2, #8
 8003102:	409a      	lsls	r2, r3
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310c:	f043 0201 	orr.w	r2, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003118:	2201      	movs	r2, #1
 800311a:	409a      	lsls	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d012      	beq.n	800314a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00b      	beq.n	800314a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	2201      	movs	r2, #1
 8003138:	409a      	lsls	r2, r3
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003142:	f043 0202 	orr.w	r2, r3, #2
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314e:	2204      	movs	r2, #4
 8003150:	409a      	lsls	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	4013      	ands	r3, r2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d012      	beq.n	8003180 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00b      	beq.n	8003180 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316c:	2204      	movs	r2, #4
 800316e:	409a      	lsls	r2, r3
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003178:	f043 0204 	orr.w	r2, r3, #4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003184:	2210      	movs	r2, #16
 8003186:	409a      	lsls	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	4013      	ands	r3, r2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d043      	beq.n	8003218 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	2b00      	cmp	r3, #0
 800319c:	d03c      	beq.n	8003218 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a2:	2210      	movs	r2, #16
 80031a4:	409a      	lsls	r2, r3
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d018      	beq.n	80031ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d108      	bne.n	80031d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d024      	beq.n	8003218 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	4798      	blx	r3
 80031d6:	e01f      	b.n	8003218 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01b      	beq.n	8003218 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	4798      	blx	r3
 80031e8:	e016      	b.n	8003218 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d107      	bne.n	8003208 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0208 	bic.w	r2, r2, #8
 8003206:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321c:	2220      	movs	r2, #32
 800321e:	409a      	lsls	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4013      	ands	r3, r2
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 808f 	beq.w	8003348 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0310 	and.w	r3, r3, #16
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 8087 	beq.w	8003348 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323e:	2220      	movs	r2, #32
 8003240:	409a      	lsls	r2, r3
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b05      	cmp	r3, #5
 8003250:	d136      	bne.n	80032c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0216 	bic.w	r2, r2, #22
 8003260:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695a      	ldr	r2, [r3, #20]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003270:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	2b00      	cmp	r3, #0
 8003278:	d103      	bne.n	8003282 <HAL_DMA_IRQHandler+0x1da>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800327e:	2b00      	cmp	r3, #0
 8003280:	d007      	beq.n	8003292 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0208 	bic.w	r2, r2, #8
 8003290:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003296:	223f      	movs	r2, #63	@ 0x3f
 8003298:	409a      	lsls	r2, r3
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d07e      	beq.n	80033b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	4798      	blx	r3
        }
        return;
 80032be:	e079      	b.n	80033b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d01d      	beq.n	800330a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10d      	bne.n	80032f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d031      	beq.n	8003348 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
 80032ec:	e02c      	b.n	8003348 <HAL_DMA_IRQHandler+0x2a0>
 80032ee:	bf00      	nop
 80032f0:	20000000 	.word	0x20000000
 80032f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d023      	beq.n	8003348 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	4798      	blx	r3
 8003308:	e01e      	b.n	8003348 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10f      	bne.n	8003338 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0210 	bic.w	r2, r2, #16
 8003326:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334c:	2b00      	cmp	r3, #0
 800334e:	d032      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d022      	beq.n	80033a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2205      	movs	r2, #5
 8003360:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0201 	bic.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	3301      	adds	r3, #1
 8003378:	60bb      	str	r3, [r7, #8]
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	429a      	cmp	r2, r3
 800337e:	d307      	bcc.n	8003390 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f2      	bne.n	8003374 <HAL_DMA_IRQHandler+0x2cc>
 800338e:	e000      	b.n	8003392 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003390:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d005      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	4798      	blx	r3
 80033b2:	e000      	b.n	80033b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80033b4:	bf00      	nop
    }
  }
}
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
 80033c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80033d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b40      	cmp	r3, #64	@ 0x40
 80033e8:	d108      	bne.n	80033fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033fa:	e007      	b.n	800340c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68ba      	ldr	r2, [r7, #8]
 8003402:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	60da      	str	r2, [r3, #12]
}
 800340c:	bf00      	nop
 800340e:	3714      	adds	r7, #20
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	3b10      	subs	r3, #16
 8003428:	4a14      	ldr	r2, [pc, #80]	@ (800347c <DMA_CalcBaseAndBitshift+0x64>)
 800342a:	fba2 2303 	umull	r2, r3, r2, r3
 800342e:	091b      	lsrs	r3, r3, #4
 8003430:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003432:	4a13      	ldr	r2, [pc, #76]	@ (8003480 <DMA_CalcBaseAndBitshift+0x68>)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4413      	add	r3, r2
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2b03      	cmp	r3, #3
 8003444:	d909      	bls.n	800345a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800344e:	f023 0303 	bic.w	r3, r3, #3
 8003452:	1d1a      	adds	r2, r3, #4
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	659a      	str	r2, [r3, #88]	@ 0x58
 8003458:	e007      	b.n	800346a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800346e:	4618      	mov	r0, r3
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	aaaaaaab 	.word	0xaaaaaaab
 8003480:	0800be04 	.word	0x0800be04

08003484 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800348c:	2300      	movs	r3, #0
 800348e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003494:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d11f      	bne.n	80034de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d856      	bhi.n	8003552 <DMA_CheckFifoParam+0xce>
 80034a4:	a201      	add	r2, pc, #4	@ (adr r2, 80034ac <DMA_CheckFifoParam+0x28>)
 80034a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034aa:	bf00      	nop
 80034ac:	080034bd 	.word	0x080034bd
 80034b0:	080034cf 	.word	0x080034cf
 80034b4:	080034bd 	.word	0x080034bd
 80034b8:	08003553 	.word	0x08003553
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d046      	beq.n	8003556 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034cc:	e043      	b.n	8003556 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034d6:	d140      	bne.n	800355a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034dc:	e03d      	b.n	800355a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034e6:	d121      	bne.n	800352c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b03      	cmp	r3, #3
 80034ec:	d837      	bhi.n	800355e <DMA_CheckFifoParam+0xda>
 80034ee:	a201      	add	r2, pc, #4	@ (adr r2, 80034f4 <DMA_CheckFifoParam+0x70>)
 80034f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f4:	08003505 	.word	0x08003505
 80034f8:	0800350b 	.word	0x0800350b
 80034fc:	08003505 	.word	0x08003505
 8003500:	0800351d 	.word	0x0800351d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
      break;
 8003508:	e030      	b.n	800356c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d025      	beq.n	8003562 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800351a:	e022      	b.n	8003562 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003524:	d11f      	bne.n	8003566 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800352a:	e01c      	b.n	8003566 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d903      	bls.n	800353a <DMA_CheckFifoParam+0xb6>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b03      	cmp	r3, #3
 8003536:	d003      	beq.n	8003540 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003538:	e018      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
      break;
 800353e:	e015      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003544:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00e      	beq.n	800356a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
      break;
 8003550:	e00b      	b.n	800356a <DMA_CheckFifoParam+0xe6>
      break;
 8003552:	bf00      	nop
 8003554:	e00a      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 8003556:	bf00      	nop
 8003558:	e008      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 800355a:	bf00      	nop
 800355c:	e006      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 800355e:	bf00      	nop
 8003560:	e004      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 8003562:	bf00      	nop
 8003564:	e002      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;   
 8003566:	bf00      	nop
 8003568:	e000      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 800356a:	bf00      	nop
    }
  } 
  
  return status; 
 800356c:	7bfb      	ldrb	r3, [r7, #15]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop

0800357c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800357c:	b480      	push	{r7}
 800357e:	b089      	sub	sp, #36	@ 0x24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800358a:	2300      	movs	r3, #0
 800358c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800358e:	2300      	movs	r3, #0
 8003590:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	e16b      	b.n	8003870 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003598:	2201      	movs	r2, #1
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4013      	ands	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	f040 815a 	bne.w	800386a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d005      	beq.n	80035ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d130      	bne.n	8003630 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	2203      	movs	r2, #3
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	43db      	mvns	r3, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4013      	ands	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003604:	2201      	movs	r2, #1
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	091b      	lsrs	r3, r3, #4
 800361a:	f003 0201 	and.w	r2, r3, #1
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	2b03      	cmp	r3, #3
 800363a:	d017      	beq.n	800366c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	2203      	movs	r2, #3
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4013      	ands	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0303 	and.w	r3, r3, #3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d123      	bne.n	80036c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	08da      	lsrs	r2, r3, #3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3208      	adds	r2, #8
 8003680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003684:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	220f      	movs	r2, #15
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	08da      	lsrs	r2, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3208      	adds	r2, #8
 80036ba:	69b9      	ldr	r1, [r7, #24]
 80036bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	2203      	movs	r2, #3
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4013      	ands	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f003 0203 	and.w	r2, r3, #3
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f000 80b4 	beq.w	800386a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b60      	ldr	r3, [pc, #384]	@ (8003888 <HAL_GPIO_Init+0x30c>)
 8003708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370a:	4a5f      	ldr	r2, [pc, #380]	@ (8003888 <HAL_GPIO_Init+0x30c>)
 800370c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003710:	6453      	str	r3, [r2, #68]	@ 0x44
 8003712:	4b5d      	ldr	r3, [pc, #372]	@ (8003888 <HAL_GPIO_Init+0x30c>)
 8003714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800371e:	4a5b      	ldr	r2, [pc, #364]	@ (800388c <HAL_GPIO_Init+0x310>)
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	089b      	lsrs	r3, r3, #2
 8003724:	3302      	adds	r3, #2
 8003726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	f003 0303 	and.w	r3, r3, #3
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	220f      	movs	r2, #15
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43db      	mvns	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a52      	ldr	r2, [pc, #328]	@ (8003890 <HAL_GPIO_Init+0x314>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d02b      	beq.n	80037a2 <HAL_GPIO_Init+0x226>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a51      	ldr	r2, [pc, #324]	@ (8003894 <HAL_GPIO_Init+0x318>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d025      	beq.n	800379e <HAL_GPIO_Init+0x222>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a50      	ldr	r2, [pc, #320]	@ (8003898 <HAL_GPIO_Init+0x31c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d01f      	beq.n	800379a <HAL_GPIO_Init+0x21e>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a4f      	ldr	r2, [pc, #316]	@ (800389c <HAL_GPIO_Init+0x320>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d019      	beq.n	8003796 <HAL_GPIO_Init+0x21a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a4e      	ldr	r2, [pc, #312]	@ (80038a0 <HAL_GPIO_Init+0x324>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <HAL_GPIO_Init+0x216>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a4d      	ldr	r2, [pc, #308]	@ (80038a4 <HAL_GPIO_Init+0x328>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00d      	beq.n	800378e <HAL_GPIO_Init+0x212>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a4c      	ldr	r2, [pc, #304]	@ (80038a8 <HAL_GPIO_Init+0x32c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d007      	beq.n	800378a <HAL_GPIO_Init+0x20e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a4b      	ldr	r2, [pc, #300]	@ (80038ac <HAL_GPIO_Init+0x330>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d101      	bne.n	8003786 <HAL_GPIO_Init+0x20a>
 8003782:	2307      	movs	r3, #7
 8003784:	e00e      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 8003786:	2308      	movs	r3, #8
 8003788:	e00c      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 800378a:	2306      	movs	r3, #6
 800378c:	e00a      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 800378e:	2305      	movs	r3, #5
 8003790:	e008      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 8003792:	2304      	movs	r3, #4
 8003794:	e006      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 8003796:	2303      	movs	r3, #3
 8003798:	e004      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 800379a:	2302      	movs	r3, #2
 800379c:	e002      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <HAL_GPIO_Init+0x228>
 80037a2:	2300      	movs	r3, #0
 80037a4:	69fa      	ldr	r2, [r7, #28]
 80037a6:	f002 0203 	and.w	r2, r2, #3
 80037aa:	0092      	lsls	r2, r2, #2
 80037ac:	4093      	lsls	r3, r2
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037b4:	4935      	ldr	r1, [pc, #212]	@ (800388c <HAL_GPIO_Init+0x310>)
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	089b      	lsrs	r3, r3, #2
 80037ba:	3302      	adds	r3, #2
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037c2:	4b3b      	ldr	r3, [pc, #236]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	43db      	mvns	r3, r3
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	4013      	ands	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037e6:	4a32      	ldr	r2, [pc, #200]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037ec:	4b30      	ldr	r3, [pc, #192]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	43db      	mvns	r3, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4013      	ands	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d003      	beq.n	8003810 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003810:	4a27      	ldr	r2, [pc, #156]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003816:	4b26      	ldr	r3, [pc, #152]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	43db      	mvns	r3, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4013      	ands	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800383a:	4a1d      	ldr	r2, [pc, #116]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003840:	4b1b      	ldr	r3, [pc, #108]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	43db      	mvns	r3, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4013      	ands	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003864:	4a12      	ldr	r2, [pc, #72]	@ (80038b0 <HAL_GPIO_Init+0x334>)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	3301      	adds	r3, #1
 800386e:	61fb      	str	r3, [r7, #28]
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	2b0f      	cmp	r3, #15
 8003874:	f67f ae90 	bls.w	8003598 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003878:	bf00      	nop
 800387a:	bf00      	nop
 800387c:	3724      	adds	r7, #36	@ 0x24
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	40023800 	.word	0x40023800
 800388c:	40013800 	.word	0x40013800
 8003890:	40020000 	.word	0x40020000
 8003894:	40020400 	.word	0x40020400
 8003898:	40020800 	.word	0x40020800
 800389c:	40020c00 	.word	0x40020c00
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40021400 	.word	0x40021400
 80038a8:	40021800 	.word	0x40021800
 80038ac:	40021c00 	.word	0x40021c00
 80038b0:	40013c00 	.word	0x40013c00

080038b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038be:	2300      	movs	r3, #0
 80038c0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	e0cd      	b.n	8003a6c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038d0:	2201      	movs	r2, #1
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	4013      	ands	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	f040 80bd 	bne.w	8003a66 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80038ec:	4a65      	ldr	r2, [pc, #404]	@ (8003a84 <HAL_GPIO_DeInit+0x1d0>)
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	089b      	lsrs	r3, r3, #2
 80038f2:	3302      	adds	r3, #2
 80038f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f003 0303 	and.w	r3, r3, #3
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	220f      	movs	r2, #15
 8003904:	fa02 f303 	lsl.w	r3, r2, r3
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	4013      	ands	r3, r2
 800390c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a5d      	ldr	r2, [pc, #372]	@ (8003a88 <HAL_GPIO_DeInit+0x1d4>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d02b      	beq.n	800396e <HAL_GPIO_DeInit+0xba>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a5c      	ldr	r2, [pc, #368]	@ (8003a8c <HAL_GPIO_DeInit+0x1d8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d025      	beq.n	800396a <HAL_GPIO_DeInit+0xb6>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a5b      	ldr	r2, [pc, #364]	@ (8003a90 <HAL_GPIO_DeInit+0x1dc>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d01f      	beq.n	8003966 <HAL_GPIO_DeInit+0xb2>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a5a      	ldr	r2, [pc, #360]	@ (8003a94 <HAL_GPIO_DeInit+0x1e0>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d019      	beq.n	8003962 <HAL_GPIO_DeInit+0xae>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a59      	ldr	r2, [pc, #356]	@ (8003a98 <HAL_GPIO_DeInit+0x1e4>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d013      	beq.n	800395e <HAL_GPIO_DeInit+0xaa>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a58      	ldr	r2, [pc, #352]	@ (8003a9c <HAL_GPIO_DeInit+0x1e8>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00d      	beq.n	800395a <HAL_GPIO_DeInit+0xa6>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a57      	ldr	r2, [pc, #348]	@ (8003aa0 <HAL_GPIO_DeInit+0x1ec>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d007      	beq.n	8003956 <HAL_GPIO_DeInit+0xa2>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a56      	ldr	r2, [pc, #344]	@ (8003aa4 <HAL_GPIO_DeInit+0x1f0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d101      	bne.n	8003952 <HAL_GPIO_DeInit+0x9e>
 800394e:	2307      	movs	r3, #7
 8003950:	e00e      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 8003952:	2308      	movs	r3, #8
 8003954:	e00c      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 8003956:	2306      	movs	r3, #6
 8003958:	e00a      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 800395a:	2305      	movs	r3, #5
 800395c:	e008      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 800395e:	2304      	movs	r3, #4
 8003960:	e006      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 8003962:	2303      	movs	r3, #3
 8003964:	e004      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 8003966:	2302      	movs	r3, #2
 8003968:	e002      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <HAL_GPIO_DeInit+0xbc>
 800396e:	2300      	movs	r3, #0
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	f002 0203 	and.w	r2, r2, #3
 8003976:	0092      	lsls	r2, r2, #2
 8003978:	4093      	lsls	r3, r2
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	429a      	cmp	r2, r3
 800397e:	d132      	bne.n	80039e6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003980:	4b49      	ldr	r3, [pc, #292]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	43db      	mvns	r3, r3
 8003988:	4947      	ldr	r1, [pc, #284]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 800398a:	4013      	ands	r3, r2
 800398c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800398e:	4b46      	ldr	r3, [pc, #280]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	43db      	mvns	r3, r3
 8003996:	4944      	ldr	r1, [pc, #272]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 8003998:	4013      	ands	r3, r2
 800399a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800399c:	4b42      	ldr	r3, [pc, #264]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	4940      	ldr	r1, [pc, #256]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80039aa:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	493d      	ldr	r1, [pc, #244]	@ (8003aa8 <HAL_GPIO_DeInit+0x1f4>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	220f      	movs	r2, #15
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80039c8:	4a2e      	ldr	r2, [pc, #184]	@ (8003a84 <HAL_GPIO_DeInit+0x1d0>)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	089b      	lsrs	r3, r3, #2
 80039ce:	3302      	adds	r3, #2
 80039d0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	43da      	mvns	r2, r3
 80039d8:	482a      	ldr	r0, [pc, #168]	@ (8003a84 <HAL_GPIO_DeInit+0x1d0>)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	089b      	lsrs	r3, r3, #2
 80039de:	400a      	ands	r2, r1
 80039e0:	3302      	adds	r3, #2
 80039e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	2103      	movs	r1, #3
 80039f0:	fa01 f303 	lsl.w	r3, r1, r3
 80039f4:	43db      	mvns	r3, r3
 80039f6:	401a      	ands	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	08da      	lsrs	r2, r3, #3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3208      	adds	r2, #8
 8003a04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	220f      	movs	r2, #15
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	43db      	mvns	r3, r3
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	08d2      	lsrs	r2, r2, #3
 8003a1c:	4019      	ands	r1, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3208      	adds	r2, #8
 8003a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	2103      	movs	r1, #3
 8003a30:	fa01 f303 	lsl.w	r3, r1, r3
 8003a34:	43db      	mvns	r3, r3
 8003a36:	401a      	ands	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	2101      	movs	r1, #1
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	fa01 f303 	lsl.w	r3, r1, r3
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	401a      	ands	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	2103      	movs	r1, #3
 8003a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	401a      	ands	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	2b0f      	cmp	r3, #15
 8003a70:	f67f af2e 	bls.w	80038d0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003a74:	bf00      	nop
 8003a76:	bf00      	nop
 8003a78:	371c      	adds	r7, #28
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40013800 	.word	0x40013800
 8003a88:	40020000 	.word	0x40020000
 8003a8c:	40020400 	.word	0x40020400
 8003a90:	40020800 	.word	0x40020800
 8003a94:	40020c00 	.word	0x40020c00
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40021400 	.word	0x40021400
 8003aa0:	40021800 	.word	0x40021800
 8003aa4:	40021c00 	.word	0x40021c00
 8003aa8:	40013c00 	.word	0x40013c00

08003aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003abc:	787b      	ldrb	r3, [r7, #1]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ac2:	887a      	ldrh	r2, [r7, #2]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ac8:	e003      	b.n	8003ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	041a      	lsls	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	619a      	str	r2, [r3, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003aea:	4b08      	ldr	r3, [pc, #32]	@ (8003b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d006      	beq.n	8003b04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003af6:	4a05      	ldr	r2, [pc, #20]	@ (8003b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003afc:	88fb      	ldrh	r3, [r7, #6]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd f954 	bl	8000dac <HAL_GPIO_EXTI_Callback>
  }
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40013c00 	.word	0x40013c00

08003b10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e12b      	b.n	8003d7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fe f964 	bl	8001e04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2224      	movs	r2, #36	@ 0x24
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b74:	f001 fa84 	bl	8005080 <HAL_RCC_GetPCLK1Freq>
 8003b78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	4a81      	ldr	r2, [pc, #516]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d807      	bhi.n	8003b94 <HAL_I2C_Init+0x84>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4a80      	ldr	r2, [pc, #512]	@ (8003d88 <HAL_I2C_Init+0x278>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	bf94      	ite	ls
 8003b8c:	2301      	movls	r3, #1
 8003b8e:	2300      	movhi	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	e006      	b.n	8003ba2 <HAL_I2C_Init+0x92>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a7d      	ldr	r2, [pc, #500]	@ (8003d8c <HAL_I2C_Init+0x27c>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	bf94      	ite	ls
 8003b9c:	2301      	movls	r3, #1
 8003b9e:	2300      	movhi	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e0e7      	b.n	8003d7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	4a78      	ldr	r2, [pc, #480]	@ (8003d90 <HAL_I2C_Init+0x280>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	0c9b      	lsrs	r3, r3, #18
 8003bb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	4a6a      	ldr	r2, [pc, #424]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d802      	bhi.n	8003be4 <HAL_I2C_Init+0xd4>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3301      	adds	r3, #1
 8003be2:	e009      	b.n	8003bf8 <HAL_I2C_Init+0xe8>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	4a69      	ldr	r2, [pc, #420]	@ (8003d94 <HAL_I2C_Init+0x284>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	099b      	lsrs	r3, r3, #6
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	495c      	ldr	r1, [pc, #368]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003c14:	428b      	cmp	r3, r1
 8003c16:	d819      	bhi.n	8003c4c <HAL_I2C_Init+0x13c>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	1e59      	subs	r1, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c26:	1c59      	adds	r1, r3, #1
 8003c28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c2c:	400b      	ands	r3, r1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_I2C_Init+0x138>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1e59      	subs	r1, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c46:	e051      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003c48:	2304      	movs	r3, #4
 8003c4a:	e04f      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d111      	bne.n	8003c78 <HAL_I2C_Init+0x168>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e58      	subs	r0, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	440b      	add	r3, r1
 8003c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e012      	b.n	8003c9e <HAL_I2C_Init+0x18e>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1e58      	subs	r0, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6859      	ldr	r1, [r3, #4]
 8003c80:	460b      	mov	r3, r1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	0099      	lsls	r1, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_I2C_Init+0x196>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e022      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10e      	bne.n	8003ccc <HAL_I2C_Init+0x1bc>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1e58      	subs	r0, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6859      	ldr	r1, [r3, #4]
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	440b      	add	r3, r1
 8003cbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cca:	e00f      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	1e58      	subs	r0, r3, #1
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6859      	ldr	r1, [r3, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	0099      	lsls	r1, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cec:	6879      	ldr	r1, [r7, #4]
 8003cee:	6809      	ldr	r1, [r1, #0]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	69da      	ldr	r2, [r3, #28]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6911      	ldr	r1, [r2, #16]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68d2      	ldr	r2, [r2, #12]
 8003d26:	4311      	orrs	r1, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6812      	ldr	r2, [r2, #0]
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695a      	ldr	r2, [r3, #20]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	000186a0 	.word	0x000186a0
 8003d88:	001e847f 	.word	0x001e847f
 8003d8c:	003d08ff 	.word	0x003d08ff
 8003d90:	431bde83 	.word	0x431bde83
 8003d94:	10624dd3 	.word	0x10624dd3

08003d98 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e021      	b.n	8003dee <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2224      	movs	r2, #36	@ 0x24
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0201 	bic.w	r2, r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7fe f8f2 	bl	8001fac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
	...

08003df8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08c      	sub	sp, #48	@ 0x30
 8003dfc:	af02      	add	r7, sp, #8
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	4608      	mov	r0, r1
 8003e02:	4611      	mov	r1, r2
 8003e04:	461a      	mov	r2, r3
 8003e06:	4603      	mov	r3, r0
 8003e08:	817b      	strh	r3, [r7, #10]
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	813b      	strh	r3, [r7, #8]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e12:	f7fe fe9f 	bl	8002b54 <HAL_GetTick>
 8003e16:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	f040 8214 	bne.w	800424e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	9300      	str	r3, [sp, #0]
 8003e2a:	2319      	movs	r3, #25
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	497b      	ldr	r1, [pc, #492]	@ (800401c <HAL_I2C_Mem_Read+0x224>)
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 fb07 	bl	8004444 <I2C_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e207      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_I2C_Mem_Read+0x56>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e200      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d007      	beq.n	8003e74 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f042 0201 	orr.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2222      	movs	r2, #34	@ 0x22
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2240      	movs	r2, #64	@ 0x40
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4a5b      	ldr	r2, [pc, #364]	@ (8004020 <HAL_I2C_Mem_Read+0x228>)
 8003eb4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003eb6:	88f8      	ldrh	r0, [r7, #6]
 8003eb8:	893a      	ldrh	r2, [r7, #8]
 8003eba:	8979      	ldrh	r1, [r7, #10]
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 f9d4 	bl	8004274 <I2C_RequestMemoryRead>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e1bc      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d113      	bne.n	8003f06 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ede:	2300      	movs	r3, #0
 8003ee0:	623b      	str	r3, [r7, #32]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	623b      	str	r3, [r7, #32]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	623b      	str	r3, [r7, #32]
 8003ef2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	e190      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d11b      	bne.n	8003f46 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61fb      	str	r3, [r7, #28]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	61fb      	str	r3, [r7, #28]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	61fb      	str	r3, [r7, #28]
 8003f32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	e170      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d11b      	bne.n	8003f86 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f5c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f6e:	2300      	movs	r3, #0
 8003f70:	61bb      	str	r3, [r7, #24]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	61bb      	str	r3, [r7, #24]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	61bb      	str	r3, [r7, #24]
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	e150      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	617b      	str	r3, [r7, #20]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	617b      	str	r3, [r7, #20]
 8003f9a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003f9c:	e144      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fa2:	2b03      	cmp	r3, #3
 8003fa4:	f200 80f1 	bhi.w	800418a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d123      	bne.n	8003ff8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 fba7 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e145      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	691a      	ldr	r2, [r3, #16]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fce:	b2d2      	uxtb	r2, r2
 8003fd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	1c5a      	adds	r2, r3, #1
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe0:	3b01      	subs	r3, #1
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ff6:	e117      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d14e      	bne.n	800409e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004006:	2200      	movs	r2, #0
 8004008:	4906      	ldr	r1, [pc, #24]	@ (8004024 <HAL_I2C_Mem_Read+0x22c>)
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fa1a 	bl	8004444 <I2C_WaitOnFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d008      	beq.n	8004028 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e11a      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
 800401a:	bf00      	nop
 800401c:	00100002 	.word	0x00100002
 8004020:	ffff0000 	.word	0xffff0000
 8004024:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004036:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691a      	ldr	r2, [r3, #16]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	691a      	ldr	r2, [r3, #16]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	b2d2      	uxtb	r2, r2
 8004076:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	1c5a      	adds	r2, r3, #1
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004086:	3b01      	subs	r3, #1
 8004088:	b29a      	uxth	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004092:	b29b      	uxth	r3, r3
 8004094:	3b01      	subs	r3, #1
 8004096:	b29a      	uxth	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800409c:	e0c4      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a4:	2200      	movs	r2, #0
 80040a6:	496c      	ldr	r1, [pc, #432]	@ (8004258 <HAL_I2C_Mem_Read+0x460>)
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 f9cb 	bl	8004444 <I2C_WaitOnFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0cb      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	3b01      	subs	r3, #1
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004100:	2200      	movs	r2, #0
 8004102:	4955      	ldr	r1, [pc, #340]	@ (8004258 <HAL_I2C_Mem_Read+0x460>)
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f000 f99d 	bl	8004444 <I2C_WaitOnFlagUntilTimeout>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e09d      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004122:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691a      	ldr	r2, [r3, #16]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412e:	b2d2      	uxtb	r2, r2
 8004130:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004140:	3b01      	subs	r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800414c:	b29b      	uxth	r3, r3
 800414e:	3b01      	subs	r3, #1
 8004150:	b29a      	uxth	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	1c5a      	adds	r2, r3, #1
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004188:	e04e      	b.n	8004228 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800418a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800418c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 faba 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e058      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	691a      	ldr	r2, [r3, #16]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b0:	1c5a      	adds	r2, r3, #1
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3b01      	subs	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	f003 0304 	and.w	r3, r3, #4
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d124      	bne.n	8004228 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e2:	2b03      	cmp	r3, #3
 80041e4:	d107      	bne.n	80041f6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041f4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b01      	subs	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422c:	2b00      	cmp	r3, #0
 800422e:	f47f aeb6 	bne.w	8003f9e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2220      	movs	r2, #32
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800424a:	2300      	movs	r3, #0
 800424c:	e000      	b.n	8004250 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800424e:	2302      	movs	r3, #2
  }
}
 8004250:	4618      	mov	r0, r3
 8004252:	3728      	adds	r7, #40	@ 0x28
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	00010004 	.word	0x00010004

0800425c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004268:	4618      	mov	r0, r3
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b088      	sub	sp, #32
 8004278:	af02      	add	r7, sp, #8
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	4608      	mov	r0, r1
 800427e:	4611      	mov	r1, r2
 8004280:	461a      	mov	r2, r3
 8004282:	4603      	mov	r3, r0
 8004284:	817b      	strh	r3, [r7, #10]
 8004286:	460b      	mov	r3, r1
 8004288:	813b      	strh	r3, [r7, #8]
 800428a:	4613      	mov	r3, r2
 800428c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800429c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	9300      	str	r3, [sp, #0]
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f000 f8c2 	bl	8004444 <I2C_WaitOnFlagUntilTimeout>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00d      	beq.n	80042e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d4:	d103      	bne.n	80042de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e0aa      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042e2:	897b      	ldrh	r3, [r7, #10]
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	461a      	mov	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	6a3a      	ldr	r2, [r7, #32]
 80042f6:	4952      	ldr	r1, [pc, #328]	@ (8004440 <I2C_RequestMemoryRead+0x1cc>)
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f000 f91d 	bl	8004538 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e097      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004308:	2300      	movs	r3, #0
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	617b      	str	r3, [r7, #20]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	617b      	str	r3, [r7, #20]
 800431c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800431e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004320:	6a39      	ldr	r1, [r7, #32]
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 f9a8 	bl	8004678 <I2C_WaitOnTXEFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00d      	beq.n	800434a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	2b04      	cmp	r3, #4
 8004334:	d107      	bne.n	8004346 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004344:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e076      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d105      	bne.n	800435c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004350:	893b      	ldrh	r3, [r7, #8]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	611a      	str	r2, [r3, #16]
 800435a:	e021      	b.n	80043a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800435c:	893b      	ldrh	r3, [r7, #8]
 800435e:	0a1b      	lsrs	r3, r3, #8
 8004360:	b29b      	uxth	r3, r3
 8004362:	b2da      	uxtb	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800436a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800436c:	6a39      	ldr	r1, [r7, #32]
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f982 	bl	8004678 <I2C_WaitOnTXEFlagUntilTimeout>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00d      	beq.n	8004396 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437e:	2b04      	cmp	r3, #4
 8004380:	d107      	bne.n	8004392 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004390:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e050      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004396:	893b      	ldrh	r3, [r7, #8]
 8004398:	b2da      	uxtb	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a2:	6a39      	ldr	r1, [r7, #32]
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f967 	bl	8004678 <I2C_WaitOnTXEFlagUntilTimeout>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00d      	beq.n	80043cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d107      	bne.n	80043c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e035      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	6a3b      	ldr	r3, [r7, #32]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 f82b 	bl	8004444 <I2C_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00d      	beq.n	8004410 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004402:	d103      	bne.n	800440c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800440a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e013      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004410:	897b      	ldrh	r3, [r7, #10]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	f043 0301 	orr.w	r3, r3, #1
 8004418:	b2da      	uxtb	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004422:	6a3a      	ldr	r2, [r7, #32]
 8004424:	4906      	ldr	r1, [pc, #24]	@ (8004440 <I2C_RequestMemoryRead+0x1cc>)
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f000 f886 	bl	8004538 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e000      	b.n	8004438 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3718      	adds	r7, #24
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	00010002 	.word	0x00010002

08004444 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	603b      	str	r3, [r7, #0]
 8004450:	4613      	mov	r3, r2
 8004452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004454:	e048      	b.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445c:	d044      	beq.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800445e:	f7fe fb79 	bl	8002b54 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	429a      	cmp	r2, r3
 800446c:	d302      	bcc.n	8004474 <I2C_WaitOnFlagUntilTimeout+0x30>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d139      	bne.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	0c1b      	lsrs	r3, r3, #16
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d10d      	bne.n	800449a <I2C_WaitOnFlagUntilTimeout+0x56>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	43da      	mvns	r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4013      	ands	r3, r2
 800448a:	b29b      	uxth	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	bf0c      	ite	eq
 8004490:	2301      	moveq	r3, #1
 8004492:	2300      	movne	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	461a      	mov	r2, r3
 8004498:	e00c      	b.n	80044b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	43da      	mvns	r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	4013      	ands	r3, r2
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	bf0c      	ite	eq
 80044ac:	2301      	moveq	r3, #1
 80044ae:	2300      	movne	r3, #0
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	461a      	mov	r2, r3
 80044b4:	79fb      	ldrb	r3, [r7, #7]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d116      	bne.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2220      	movs	r2, #32
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d4:	f043 0220 	orr.w	r2, r3, #32
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e023      	b.n	8004530 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	0c1b      	lsrs	r3, r3, #16
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d10d      	bne.n	800450e <I2C_WaitOnFlagUntilTimeout+0xca>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	43da      	mvns	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	4013      	ands	r3, r2
 80044fe:	b29b      	uxth	r3, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	bf0c      	ite	eq
 8004504:	2301      	moveq	r3, #1
 8004506:	2300      	movne	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	461a      	mov	r2, r3
 800450c:	e00c      	b.n	8004528 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	43da      	mvns	r2, r3
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	4013      	ands	r3, r2
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	bf0c      	ite	eq
 8004520:	2301      	moveq	r3, #1
 8004522:	2300      	movne	r3, #0
 8004524:	b2db      	uxtb	r3, r3
 8004526:	461a      	mov	r2, r3
 8004528:	79fb      	ldrb	r3, [r7, #7]
 800452a:	429a      	cmp	r2, r3
 800452c:	d093      	beq.n	8004456 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
 8004544:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004546:	e071      	b.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004552:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004556:	d123      	bne.n	80045a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004566:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004570:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2220      	movs	r2, #32
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458c:	f043 0204 	orr.w	r2, r3, #4
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e067      	b.n	8004670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a6:	d041      	beq.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a8:	f7fe fad4 	bl	8002b54 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d302      	bcc.n	80045be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d136      	bne.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	0c1b      	lsrs	r3, r3, #16
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d10c      	bne.n	80045e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	43da      	mvns	r2, r3
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	4013      	ands	r3, r2
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	bf14      	ite	ne
 80045da:	2301      	movne	r3, #1
 80045dc:	2300      	moveq	r3, #0
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	e00b      	b.n	80045fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	43da      	mvns	r2, r3
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4013      	ands	r3, r2
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	bf14      	ite	ne
 80045f4:	2301      	movne	r3, #1
 80045f6:	2300      	moveq	r3, #0
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d016      	beq.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004618:	f043 0220 	orr.w	r2, r3, #32
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e021      	b.n	8004670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	0c1b      	lsrs	r3, r3, #16
 8004630:	b2db      	uxtb	r3, r3
 8004632:	2b01      	cmp	r3, #1
 8004634:	d10c      	bne.n	8004650 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	695b      	ldr	r3, [r3, #20]
 800463c:	43da      	mvns	r2, r3
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	4013      	ands	r3, r2
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	bf14      	ite	ne
 8004648:	2301      	movne	r3, #1
 800464a:	2300      	moveq	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	e00b      	b.n	8004668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	43da      	mvns	r2, r3
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4013      	ands	r3, r2
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	bf14      	ite	ne
 8004662:	2301      	movne	r3, #1
 8004664:	2300      	moveq	r3, #0
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	f47f af6d 	bne.w	8004548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004684:	e034      	b.n	80046f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 f89b 	bl	80047c2 <I2C_IsAcknowledgeFailed>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d001      	beq.n	8004696 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e034      	b.n	8004700 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469c:	d028      	beq.n	80046f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800469e:	f7fe fa59 	bl	8002b54 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d302      	bcc.n	80046b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d11d      	bne.n	80046f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046be:	2b80      	cmp	r3, #128	@ 0x80
 80046c0:	d016      	beq.n	80046f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046dc:	f043 0220 	orr.w	r2, r3, #32
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e007      	b.n	8004700 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046fa:	2b80      	cmp	r3, #128	@ 0x80
 80046fc:	d1c3      	bne.n	8004686 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004714:	e049      	b.n	80047aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b10      	cmp	r3, #16
 8004722:	d119      	bne.n	8004758 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0210 	mvn.w	r2, #16
 800472c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2220      	movs	r2, #32
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e030      	b.n	80047ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004758:	f7fe f9fc 	bl	8002b54 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	429a      	cmp	r2, r3
 8004766:	d302      	bcc.n	800476e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d11d      	bne.n	80047aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004778:	2b40      	cmp	r3, #64	@ 0x40
 800477a:	d016      	beq.n	80047aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2220      	movs	r2, #32
 8004786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004796:	f043 0220 	orr.w	r2, r3, #32
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e007      	b.n	80047ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b4:	2b40      	cmp	r3, #64	@ 0x40
 80047b6:	d1ae      	bne.n	8004716 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b083      	sub	sp, #12
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047d8:	d11b      	bne.n	8004812 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80047e2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2220      	movs	r2, #32
 80047ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fe:	f043 0204 	orr.w	r2, r3, #4
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e000      	b.n	8004814 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e267      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d075      	beq.n	800492a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800483e:	4b88      	ldr	r3, [pc, #544]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f003 030c 	and.w	r3, r3, #12
 8004846:	2b04      	cmp	r3, #4
 8004848:	d00c      	beq.n	8004864 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800484a:	4b85      	ldr	r3, [pc, #532]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004852:	2b08      	cmp	r3, #8
 8004854:	d112      	bne.n	800487c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004856:	4b82      	ldr	r3, [pc, #520]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800485e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004862:	d10b      	bne.n	800487c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004864:	4b7e      	ldr	r3, [pc, #504]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d05b      	beq.n	8004928 <HAL_RCC_OscConfig+0x108>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d157      	bne.n	8004928 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e242      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004884:	d106      	bne.n	8004894 <HAL_RCC_OscConfig+0x74>
 8004886:	4b76      	ldr	r3, [pc, #472]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a75      	ldr	r2, [pc, #468]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 800488c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	e01d      	b.n	80048d0 <HAL_RCC_OscConfig+0xb0>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800489c:	d10c      	bne.n	80048b8 <HAL_RCC_OscConfig+0x98>
 800489e:	4b70      	ldr	r3, [pc, #448]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a6f      	ldr	r2, [pc, #444]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a6c      	ldr	r2, [pc, #432]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b4:	6013      	str	r3, [r2, #0]
 80048b6:	e00b      	b.n	80048d0 <HAL_RCC_OscConfig+0xb0>
 80048b8:	4b69      	ldr	r3, [pc, #420]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a68      	ldr	r2, [pc, #416]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c2:	6013      	str	r3, [r2, #0]
 80048c4:	4b66      	ldr	r3, [pc, #408]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a65      	ldr	r2, [pc, #404]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d013      	beq.n	8004900 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d8:	f7fe f93c 	bl	8002b54 <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e0:	f7fe f938 	bl	8002b54 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b64      	cmp	r3, #100	@ 0x64
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e207      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f2:	4b5b      	ldr	r3, [pc, #364]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d0f0      	beq.n	80048e0 <HAL_RCC_OscConfig+0xc0>
 80048fe:	e014      	b.n	800492a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004900:	f7fe f928 	bl	8002b54 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004908:	f7fe f924 	bl	8002b54 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b64      	cmp	r3, #100	@ 0x64
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e1f3      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491a:	4b51      	ldr	r3, [pc, #324]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0xe8>
 8004926:	e000      	b.n	800492a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d063      	beq.n	80049fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004936:	4b4a      	ldr	r3, [pc, #296]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 030c 	and.w	r3, r3, #12
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00b      	beq.n	800495a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004942:	4b47      	ldr	r3, [pc, #284]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800494a:	2b08      	cmp	r3, #8
 800494c:	d11c      	bne.n	8004988 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800494e:	4b44      	ldr	r3, [pc, #272]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d116      	bne.n	8004988 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800495a:	4b41      	ldr	r3, [pc, #260]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d005      	beq.n	8004972 <HAL_RCC_OscConfig+0x152>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d001      	beq.n	8004972 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e1c7      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004972:	4b3b      	ldr	r3, [pc, #236]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	4937      	ldr	r1, [pc, #220]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004982:	4313      	orrs	r3, r2
 8004984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004986:	e03a      	b.n	80049fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d020      	beq.n	80049d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004990:	4b34      	ldr	r3, [pc, #208]	@ (8004a64 <HAL_RCC_OscConfig+0x244>)
 8004992:	2201      	movs	r2, #1
 8004994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004996:	f7fe f8dd 	bl	8002b54 <HAL_GetTick>
 800499a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800499c:	e008      	b.n	80049b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800499e:	f7fe f8d9 	bl	8002b54 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d901      	bls.n	80049b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e1a8      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b0:	4b2b      	ldr	r3, [pc, #172]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0302 	and.w	r3, r3, #2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d0f0      	beq.n	800499e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049bc:	4b28      	ldr	r3, [pc, #160]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	00db      	lsls	r3, r3, #3
 80049ca:	4925      	ldr	r1, [pc, #148]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	600b      	str	r3, [r1, #0]
 80049d0:	e015      	b.n	80049fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049d2:	4b24      	ldr	r3, [pc, #144]	@ (8004a64 <HAL_RCC_OscConfig+0x244>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d8:	f7fe f8bc 	bl	8002b54 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e0:	f7fe f8b8 	bl	8002b54 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e187      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f0      	bne.n	80049e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0308 	and.w	r3, r3, #8
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d036      	beq.n	8004a78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d016      	beq.n	8004a40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a12:	4b15      	ldr	r3, [pc, #84]	@ (8004a68 <HAL_RCC_OscConfig+0x248>)
 8004a14:	2201      	movs	r2, #1
 8004a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a18:	f7fe f89c 	bl	8002b54 <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a20:	f7fe f898 	bl	8002b54 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e167      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a32:	4b0b      	ldr	r3, [pc, #44]	@ (8004a60 <HAL_RCC_OscConfig+0x240>)
 8004a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f0      	beq.n	8004a20 <HAL_RCC_OscConfig+0x200>
 8004a3e:	e01b      	b.n	8004a78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a40:	4b09      	ldr	r3, [pc, #36]	@ (8004a68 <HAL_RCC_OscConfig+0x248>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a46:	f7fe f885 	bl	8002b54 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a4c:	e00e      	b.n	8004a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a4e:	f7fe f881 	bl	8002b54 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d907      	bls.n	8004a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e150      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
 8004a60:	40023800 	.word	0x40023800
 8004a64:	42470000 	.word	0x42470000
 8004a68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a6c:	4b88      	ldr	r3, [pc, #544]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1ea      	bne.n	8004a4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 8097 	beq.w	8004bb4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a86:	2300      	movs	r3, #0
 8004a88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a8a:	4b81      	ldr	r3, [pc, #516]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10f      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a96:	2300      	movs	r3, #0
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	4b7d      	ldr	r3, [pc, #500]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9e:	4a7c      	ldr	r2, [pc, #496]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aa6:	4b7a      	ldr	r3, [pc, #488]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aae:	60bb      	str	r3, [r7, #8]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab6:	4b77      	ldr	r3, [pc, #476]	@ (8004c94 <HAL_RCC_OscConfig+0x474>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d118      	bne.n	8004af4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ac2:	4b74      	ldr	r3, [pc, #464]	@ (8004c94 <HAL_RCC_OscConfig+0x474>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a73      	ldr	r2, [pc, #460]	@ (8004c94 <HAL_RCC_OscConfig+0x474>)
 8004ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ace:	f7fe f841 	bl	8002b54 <HAL_GetTick>
 8004ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad4:	e008      	b.n	8004ae8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ad6:	f7fe f83d 	bl	8002b54 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e10c      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae8:	4b6a      	ldr	r3, [pc, #424]	@ (8004c94 <HAL_RCC_OscConfig+0x474>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d0f0      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d106      	bne.n	8004b0a <HAL_RCC_OscConfig+0x2ea>
 8004afc:	4b64      	ldr	r3, [pc, #400]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b00:	4a63      	ldr	r2, [pc, #396]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b02:	f043 0301 	orr.w	r3, r3, #1
 8004b06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b08:	e01c      	b.n	8004b44 <HAL_RCC_OscConfig+0x324>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	2b05      	cmp	r3, #5
 8004b10:	d10c      	bne.n	8004b2c <HAL_RCC_OscConfig+0x30c>
 8004b12:	4b5f      	ldr	r3, [pc, #380]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b16:	4a5e      	ldr	r2, [pc, #376]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b18:	f043 0304 	orr.w	r3, r3, #4
 8004b1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b1e:	4b5c      	ldr	r3, [pc, #368]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b22:	4a5b      	ldr	r2, [pc, #364]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b2a:	e00b      	b.n	8004b44 <HAL_RCC_OscConfig+0x324>
 8004b2c:	4b58      	ldr	r3, [pc, #352]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b30:	4a57      	ldr	r2, [pc, #348]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b32:	f023 0301 	bic.w	r3, r3, #1
 8004b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b38:	4b55      	ldr	r3, [pc, #340]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b3c:	4a54      	ldr	r2, [pc, #336]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b3e:	f023 0304 	bic.w	r3, r3, #4
 8004b42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d015      	beq.n	8004b78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b4c:	f7fe f802 	bl	8002b54 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b52:	e00a      	b.n	8004b6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b54:	f7fd fffe 	bl	8002b54 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e0cb      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6a:	4b49      	ldr	r3, [pc, #292]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0ee      	beq.n	8004b54 <HAL_RCC_OscConfig+0x334>
 8004b76:	e014      	b.n	8004ba2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b78:	f7fd ffec 	bl	8002b54 <HAL_GetTick>
 8004b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b7e:	e00a      	b.n	8004b96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b80:	f7fd ffe8 	bl	8002b54 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e0b5      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b96:	4b3e      	ldr	r3, [pc, #248]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1ee      	bne.n	8004b80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ba2:	7dfb      	ldrb	r3, [r7, #23]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d105      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ba8:	4b39      	ldr	r3, [pc, #228]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bac:	4a38      	ldr	r2, [pc, #224]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bb2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f000 80a1 	beq.w	8004d00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bbe:	4b34      	ldr	r3, [pc, #208]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d05c      	beq.n	8004c84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d141      	bne.n	8004c56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd2:	4b31      	ldr	r3, [pc, #196]	@ (8004c98 <HAL_RCC_OscConfig+0x478>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd8:	f7fd ffbc 	bl	8002b54 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be0:	f7fd ffb8 	bl	8002b54 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e087      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf2:	4b27      	ldr	r3, [pc, #156]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69da      	ldr	r2, [r3, #28]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0c:	019b      	lsls	r3, r3, #6
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c14:	085b      	lsrs	r3, r3, #1
 8004c16:	3b01      	subs	r3, #1
 8004c18:	041b      	lsls	r3, r3, #16
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c20:	061b      	lsls	r3, r3, #24
 8004c22:	491b      	ldr	r1, [pc, #108]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c28:	4b1b      	ldr	r3, [pc, #108]	@ (8004c98 <HAL_RCC_OscConfig+0x478>)
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2e:	f7fd ff91 	bl	8002b54 <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c34:	e008      	b.n	8004c48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c36:	f7fd ff8d 	bl	8002b54 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d901      	bls.n	8004c48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e05c      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c48:	4b11      	ldr	r3, [pc, #68]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0f0      	beq.n	8004c36 <HAL_RCC_OscConfig+0x416>
 8004c54:	e054      	b.n	8004d00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c56:	4b10      	ldr	r3, [pc, #64]	@ (8004c98 <HAL_RCC_OscConfig+0x478>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c5c:	f7fd ff7a 	bl	8002b54 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c64:	f7fd ff76 	bl	8002b54 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e045      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c76:	4b06      	ldr	r3, [pc, #24]	@ (8004c90 <HAL_RCC_OscConfig+0x470>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1f0      	bne.n	8004c64 <HAL_RCC_OscConfig+0x444>
 8004c82:	e03d      	b.n	8004d00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e038      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
 8004c90:	40023800 	.word	0x40023800
 8004c94:	40007000 	.word	0x40007000
 8004c98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d0c <HAL_RCC_OscConfig+0x4ec>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d028      	beq.n	8004cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d121      	bne.n	8004cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d11a      	bne.n	8004cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ccc:	4013      	ands	r3, r2
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d111      	bne.n	8004cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce2:	085b      	lsrs	r3, r3, #1
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d107      	bne.n	8004cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d001      	beq.n	8004d00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e000      	b.n	8004d02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	40023800 	.word	0x40023800

08004d10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e0cc      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d24:	4b68      	ldr	r3, [pc, #416]	@ (8004ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d90c      	bls.n	8004d4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d32:	4b65      	ldr	r3, [pc, #404]	@ (8004ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d34:	683a      	ldr	r2, [r7, #0]
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d3a:	4b63      	ldr	r3, [pc, #396]	@ (8004ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0307 	and.w	r3, r3, #7
 8004d42:	683a      	ldr	r2, [r7, #0]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d001      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e0b8      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d020      	beq.n	8004d9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d005      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d64:	4b59      	ldr	r3, [pc, #356]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	4a58      	ldr	r2, [pc, #352]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0308 	and.w	r3, r3, #8
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d005      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d7c:	4b53      	ldr	r3, [pc, #332]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	4a52      	ldr	r2, [pc, #328]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004d82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d88:	4b50      	ldr	r3, [pc, #320]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	494d      	ldr	r1, [pc, #308]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004d96:	4313      	orrs	r3, r2
 8004d98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d044      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d107      	bne.n	8004dbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dae:	4b47      	ldr	r3, [pc, #284]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d119      	bne.n	8004dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e07f      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d003      	beq.n	8004dce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dca:	2b03      	cmp	r3, #3
 8004dcc:	d107      	bne.n	8004dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dce:	4b3f      	ldr	r3, [pc, #252]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d109      	bne.n	8004dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e06f      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dde:	4b3b      	ldr	r3, [pc, #236]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e067      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dee:	4b37      	ldr	r3, [pc, #220]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f023 0203 	bic.w	r2, r3, #3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	4934      	ldr	r1, [pc, #208]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e00:	f7fd fea8 	bl	8002b54 <HAL_GetTick>
 8004e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e06:	e00a      	b.n	8004e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e08:	f7fd fea4 	bl	8002b54 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e04f      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 020c 	and.w	r2, r3, #12
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d1eb      	bne.n	8004e08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e30:	4b25      	ldr	r3, [pc, #148]	@ (8004ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	683a      	ldr	r2, [r7, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d20c      	bcs.n	8004e58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e3e:	4b22      	ldr	r3, [pc, #136]	@ (8004ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e46:	4b20      	ldr	r3, [pc, #128]	@ (8004ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0307 	and.w	r3, r3, #7
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d001      	beq.n	8004e58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e032      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d008      	beq.n	8004e76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e64:	4b19      	ldr	r3, [pc, #100]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	4916      	ldr	r1, [pc, #88]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0308 	and.w	r3, r3, #8
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d009      	beq.n	8004e96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e82:	4b12      	ldr	r3, [pc, #72]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	490e      	ldr	r1, [pc, #56]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e96:	f000 f821 	bl	8004edc <HAL_RCC_GetSysClockFreq>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ecc <HAL_RCC_ClockConfig+0x1bc>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	091b      	lsrs	r3, r3, #4
 8004ea2:	f003 030f 	and.w	r3, r3, #15
 8004ea6:	490a      	ldr	r1, [pc, #40]	@ (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004ea8:	5ccb      	ldrb	r3, [r1, r3]
 8004eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8004eae:	4a09      	ldr	r2, [pc, #36]	@ (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004eb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004eb2:	4b09      	ldr	r3, [pc, #36]	@ (8004ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7fd f99e 	bl	80021f8 <HAL_InitTick>

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	40023c00 	.word	0x40023c00
 8004ecc:	40023800 	.word	0x40023800
 8004ed0:	0800bdec 	.word	0x0800bdec
 8004ed4:	20000000 	.word	0x20000000
 8004ed8:	20000004 	.word	0x20000004

08004edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ee0:	b090      	sub	sp, #64	@ 0x40
 8004ee2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ef4:	4b59      	ldr	r3, [pc, #356]	@ (800505c <HAL_RCC_GetSysClockFreq+0x180>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 030c 	and.w	r3, r3, #12
 8004efc:	2b08      	cmp	r3, #8
 8004efe:	d00d      	beq.n	8004f1c <HAL_RCC_GetSysClockFreq+0x40>
 8004f00:	2b08      	cmp	r3, #8
 8004f02:	f200 80a1 	bhi.w	8005048 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d002      	beq.n	8004f10 <HAL_RCC_GetSysClockFreq+0x34>
 8004f0a:	2b04      	cmp	r3, #4
 8004f0c:	d003      	beq.n	8004f16 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f0e:	e09b      	b.n	8005048 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f10:	4b53      	ldr	r3, [pc, #332]	@ (8005060 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f14:	e09b      	b.n	800504e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f16:	4b53      	ldr	r3, [pc, #332]	@ (8005064 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f1a:	e098      	b.n	800504e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f1c:	4b4f      	ldr	r3, [pc, #316]	@ (800505c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f26:	4b4d      	ldr	r3, [pc, #308]	@ (800505c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d028      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f32:	4b4a      	ldr	r3, [pc, #296]	@ (800505c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	099b      	lsrs	r3, r3, #6
 8004f38:	2200      	movs	r2, #0
 8004f3a:	623b      	str	r3, [r7, #32]
 8004f3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f44:	2100      	movs	r1, #0
 8004f46:	4b47      	ldr	r3, [pc, #284]	@ (8005064 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f48:	fb03 f201 	mul.w	r2, r3, r1
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	fb00 f303 	mul.w	r3, r0, r3
 8004f52:	4413      	add	r3, r2
 8004f54:	4a43      	ldr	r2, [pc, #268]	@ (8005064 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f56:	fba0 1202 	umull	r1, r2, r0, r2
 8004f5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f5c:	460a      	mov	r2, r1
 8004f5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004f60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f62:	4413      	add	r3, r2
 8004f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f68:	2200      	movs	r2, #0
 8004f6a:	61bb      	str	r3, [r7, #24]
 8004f6c:	61fa      	str	r2, [r7, #28]
 8004f6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004f76:	f7fb fc39 	bl	80007ec <__aeabi_uldivmod>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	4613      	mov	r3, r2
 8004f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f82:	e053      	b.n	800502c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f84:	4b35      	ldr	r3, [pc, #212]	@ (800505c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	099b      	lsrs	r3, r3, #6
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	613b      	str	r3, [r7, #16]
 8004f8e:	617a      	str	r2, [r7, #20]
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f96:	f04f 0b00 	mov.w	fp, #0
 8004f9a:	4652      	mov	r2, sl
 8004f9c:	465b      	mov	r3, fp
 8004f9e:	f04f 0000 	mov.w	r0, #0
 8004fa2:	f04f 0100 	mov.w	r1, #0
 8004fa6:	0159      	lsls	r1, r3, #5
 8004fa8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fac:	0150      	lsls	r0, r2, #5
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	ebb2 080a 	subs.w	r8, r2, sl
 8004fb6:	eb63 090b 	sbc.w	r9, r3, fp
 8004fba:	f04f 0200 	mov.w	r2, #0
 8004fbe:	f04f 0300 	mov.w	r3, #0
 8004fc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004fc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004fca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004fce:	ebb2 0408 	subs.w	r4, r2, r8
 8004fd2:	eb63 0509 	sbc.w	r5, r3, r9
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	f04f 0300 	mov.w	r3, #0
 8004fde:	00eb      	lsls	r3, r5, #3
 8004fe0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fe4:	00e2      	lsls	r2, r4, #3
 8004fe6:	4614      	mov	r4, r2
 8004fe8:	461d      	mov	r5, r3
 8004fea:	eb14 030a 	adds.w	r3, r4, sl
 8004fee:	603b      	str	r3, [r7, #0]
 8004ff0:	eb45 030b 	adc.w	r3, r5, fp
 8004ff4:	607b      	str	r3, [r7, #4]
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	f04f 0300 	mov.w	r3, #0
 8004ffe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005002:	4629      	mov	r1, r5
 8005004:	028b      	lsls	r3, r1, #10
 8005006:	4621      	mov	r1, r4
 8005008:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800500c:	4621      	mov	r1, r4
 800500e:	028a      	lsls	r2, r1, #10
 8005010:	4610      	mov	r0, r2
 8005012:	4619      	mov	r1, r3
 8005014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005016:	2200      	movs	r2, #0
 8005018:	60bb      	str	r3, [r7, #8]
 800501a:	60fa      	str	r2, [r7, #12]
 800501c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005020:	f7fb fbe4 	bl	80007ec <__aeabi_uldivmod>
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	4613      	mov	r3, r2
 800502a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800502c:	4b0b      	ldr	r3, [pc, #44]	@ (800505c <HAL_RCC_GetSysClockFreq+0x180>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	0c1b      	lsrs	r3, r3, #16
 8005032:	f003 0303 	and.w	r3, r3, #3
 8005036:	3301      	adds	r3, #1
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800503c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800503e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005040:	fbb2 f3f3 	udiv	r3, r2, r3
 8005044:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005046:	e002      	b.n	800504e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005048:	4b05      	ldr	r3, [pc, #20]	@ (8005060 <HAL_RCC_GetSysClockFreq+0x184>)
 800504a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800504c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800504e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005050:	4618      	mov	r0, r3
 8005052:	3740      	adds	r7, #64	@ 0x40
 8005054:	46bd      	mov	sp, r7
 8005056:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800505a:	bf00      	nop
 800505c:	40023800 	.word	0x40023800
 8005060:	00f42400 	.word	0x00f42400
 8005064:	017d7840 	.word	0x017d7840

08005068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800506c:	4b03      	ldr	r3, [pc, #12]	@ (800507c <HAL_RCC_GetHCLKFreq+0x14>)
 800506e:	681b      	ldr	r3, [r3, #0]
}
 8005070:	4618      	mov	r0, r3
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	20000000 	.word	0x20000000

08005080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005084:	f7ff fff0 	bl	8005068 <HAL_RCC_GetHCLKFreq>
 8005088:	4602      	mov	r2, r0
 800508a:	4b05      	ldr	r3, [pc, #20]	@ (80050a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	0a9b      	lsrs	r3, r3, #10
 8005090:	f003 0307 	and.w	r3, r3, #7
 8005094:	4903      	ldr	r1, [pc, #12]	@ (80050a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005096:	5ccb      	ldrb	r3, [r1, r3]
 8005098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800509c:	4618      	mov	r0, r3
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	40023800 	.word	0x40023800
 80050a4:	0800bdfc 	.word	0x0800bdfc

080050a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050ac:	f7ff ffdc 	bl	8005068 <HAL_RCC_GetHCLKFreq>
 80050b0:	4602      	mov	r2, r0
 80050b2:	4b05      	ldr	r3, [pc, #20]	@ (80050c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	0b5b      	lsrs	r3, r3, #13
 80050b8:	f003 0307 	and.w	r3, r3, #7
 80050bc:	4903      	ldr	r1, [pc, #12]	@ (80050cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80050be:	5ccb      	ldrb	r3, [r1, r3]
 80050c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	40023800 	.word	0x40023800
 80050cc:	0800bdfc 	.word	0x0800bdfc

080050d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	220f      	movs	r2, #15
 80050de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050e0:	4b12      	ldr	r3, [pc, #72]	@ (800512c <HAL_RCC_GetClockConfig+0x5c>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 0203 	and.w	r2, r3, #3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80050ec:	4b0f      	ldr	r3, [pc, #60]	@ (800512c <HAL_RCC_GetClockConfig+0x5c>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80050f8:	4b0c      	ldr	r3, [pc, #48]	@ (800512c <HAL_RCC_GetClockConfig+0x5c>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005104:	4b09      	ldr	r3, [pc, #36]	@ (800512c <HAL_RCC_GetClockConfig+0x5c>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	08db      	lsrs	r3, r3, #3
 800510a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005112:	4b07      	ldr	r3, [pc, #28]	@ (8005130 <HAL_RCC_GetClockConfig+0x60>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0207 	and.w	r2, r3, #7
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	601a      	str	r2, [r3, #0]
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	40023800 	.word	0x40023800
 8005130:	40023c00 	.word	0x40023c00

08005134 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e041      	b.n	80051ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7fd fa92 	bl	8002684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3304      	adds	r3, #4
 8005170:	4619      	mov	r1, r3
 8005172:	4610      	mov	r0, r2
 8005174:	f000 fcc4 	bl	8005b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
	...

080051d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d001      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e04e      	b.n	800528a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0201 	orr.w	r2, r2, #1
 8005202:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a23      	ldr	r2, [pc, #140]	@ (8005298 <HAL_TIM_Base_Start_IT+0xc4>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d022      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005216:	d01d      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a1f      	ldr	r2, [pc, #124]	@ (800529c <HAL_TIM_Base_Start_IT+0xc8>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d018      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a1e      	ldr	r2, [pc, #120]	@ (80052a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d013      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a1c      	ldr	r2, [pc, #112]	@ (80052a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00e      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a1b      	ldr	r2, [pc, #108]	@ (80052a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d009      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a19      	ldr	r2, [pc, #100]	@ (80052ac <HAL_TIM_Base_Start_IT+0xd8>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d004      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x80>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a18      	ldr	r2, [pc, #96]	@ (80052b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d111      	bne.n	8005278 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0307 	and.w	r3, r3, #7
 800525e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2b06      	cmp	r3, #6
 8005264:	d010      	beq.n	8005288 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005276:	e007      	b.n	8005288 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	40010000 	.word	0x40010000
 800529c:	40000400 	.word	0x40000400
 80052a0:	40000800 	.word	0x40000800
 80052a4:	40000c00 	.word	0x40000c00
 80052a8:	40010400 	.word	0x40010400
 80052ac:	40014000 	.word	0x40014000
 80052b0:	40001800 	.word	0x40001800

080052b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e041      	b.n	800534a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d106      	bne.n	80052e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7fd fa40 	bl	8002760 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3304      	adds	r3, #4
 80052f0:	4619      	mov	r1, r3
 80052f2:	4610      	mov	r0, r2
 80052f4:	f000 fc04 	bl	8005b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b086      	sub	sp, #24
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e097      	b.n	8005496 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7fd f9a8 	bl	80026d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2202      	movs	r2, #2
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	6812      	ldr	r2, [r2, #0]
 8005392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005396:	f023 0307 	bic.w	r3, r3, #7
 800539a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	3304      	adds	r3, #4
 80053a4:	4619      	mov	r1, r3
 80053a6:	4610      	mov	r0, r2
 80053a8:	f000 fbaa 	bl	8005b00 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053d4:	f023 0303 	bic.w	r3, r3, #3
 80053d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	4313      	orrs	r3, r2
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80053f2:	f023 030c 	bic.w	r3, r3, #12
 80053f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005402:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	68da      	ldr	r2, [r3, #12]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	021b      	lsls	r3, r3, #8
 800540e:	4313      	orrs	r3, r2
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	4313      	orrs	r3, r2
 8005414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	011a      	lsls	r2, r3, #4
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	031b      	lsls	r3, r3, #12
 8005422:	4313      	orrs	r3, r2
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005430:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005438:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	011b      	lsls	r3, r3, #4
 8005444:	4313      	orrs	r3, r2
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	4313      	orrs	r3, r2
 800544a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b084      	sub	sp, #16
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054ae:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054b6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054be:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054c6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d110      	bne.n	80054f0 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054ce:	7bfb      	ldrb	r3, [r7, #15]
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d102      	bne.n	80054da <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80054d4:	7b7b      	ldrb	r3, [r7, #13]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d001      	beq.n	80054de <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e069      	b.n	80055b2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2202      	movs	r2, #2
 80054ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054ee:	e031      	b.n	8005554 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	d110      	bne.n	8005518 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80054f6:	7bbb      	ldrb	r3, [r7, #14]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d102      	bne.n	8005502 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80054fc:	7b3b      	ldrb	r3, [r7, #12]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d001      	beq.n	8005506 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e055      	b.n	80055b2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2202      	movs	r2, #2
 800550a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2202      	movs	r2, #2
 8005512:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005516:	e01d      	b.n	8005554 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005518:	7bfb      	ldrb	r3, [r7, #15]
 800551a:	2b01      	cmp	r3, #1
 800551c:	d108      	bne.n	8005530 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800551e:	7bbb      	ldrb	r3, [r7, #14]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d105      	bne.n	8005530 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005524:	7b7b      	ldrb	r3, [r7, #13]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d102      	bne.n	8005530 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800552a:	7b3b      	ldrb	r3, [r7, #12]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d001      	beq.n	8005534 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e03e      	b.n	80055b2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_TIM_Encoder_Start+0xc4>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b04      	cmp	r3, #4
 800555e:	d008      	beq.n	8005572 <HAL_TIM_Encoder_Start+0xd4>
 8005560:	e00f      	b.n	8005582 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2201      	movs	r2, #1
 8005568:	2100      	movs	r1, #0
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fdb8 	bl	80060e0 <TIM_CCxChannelCmd>
      break;
 8005570:	e016      	b.n	80055a0 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2201      	movs	r2, #1
 8005578:	2104      	movs	r1, #4
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fdb0 	bl	80060e0 <TIM_CCxChannelCmd>
      break;
 8005580:	e00e      	b.n	80055a0 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2201      	movs	r2, #1
 8005588:	2100      	movs	r1, #0
 800558a:	4618      	mov	r0, r3
 800558c:	f000 fda8 	bl	80060e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2201      	movs	r2, #1
 8005596:	2104      	movs	r1, #4
 8005598:	4618      	mov	r0, r3
 800559a:	f000 fda1 	bl	80060e0 <TIM_CCxChannelCmd>
      break;
 800559e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0201 	orr.w	r2, r2, #1
 80055ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d020      	beq.n	800561e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d01b      	beq.n	800561e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f06f 0202 	mvn.w	r2, #2
 80055ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	f003 0303 	and.w	r3, r3, #3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d003      	beq.n	800560c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 fa5c 	bl	8005ac2 <HAL_TIM_IC_CaptureCallback>
 800560a:	e005      	b.n	8005618 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fa4e 	bl	8005aae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fa5f 	bl	8005ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b00      	cmp	r3, #0
 8005626:	d020      	beq.n	800566a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f003 0304 	and.w	r3, r3, #4
 800562e:	2b00      	cmp	r3, #0
 8005630:	d01b      	beq.n	800566a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f06f 0204 	mvn.w	r2, #4
 800563a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800564c:	2b00      	cmp	r3, #0
 800564e:	d003      	beq.n	8005658 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fa36 	bl	8005ac2 <HAL_TIM_IC_CaptureCallback>
 8005656:	e005      	b.n	8005664 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fa28 	bl	8005aae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 fa39 	bl	8005ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f003 0308 	and.w	r3, r3, #8
 8005670:	2b00      	cmp	r3, #0
 8005672:	d020      	beq.n	80056b6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f003 0308 	and.w	r3, r3, #8
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01b      	beq.n	80056b6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f06f 0208 	mvn.w	r2, #8
 8005686:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2204      	movs	r2, #4
 800568c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	f003 0303 	and.w	r3, r3, #3
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fa10 	bl	8005ac2 <HAL_TIM_IC_CaptureCallback>
 80056a2:	e005      	b.n	80056b0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 fa02 	bl	8005aae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fa13 	bl	8005ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d020      	beq.n	8005702 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f003 0310 	and.w	r3, r3, #16
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d01b      	beq.n	8005702 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f06f 0210 	mvn.w	r2, #16
 80056d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2208      	movs	r2, #8
 80056d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f9ea 	bl	8005ac2 <HAL_TIM_IC_CaptureCallback>
 80056ee:	e005      	b.n	80056fc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f9dc 	bl	8005aae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f9ed 	bl	8005ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00c      	beq.n	8005726 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b00      	cmp	r3, #0
 8005714:	d007      	beq.n	8005726 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f06f 0201 	mvn.w	r2, #1
 800571e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7fc fd1f 	bl	8002164 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00c      	beq.n	800574a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005736:	2b00      	cmp	r3, #0
 8005738:	d007      	beq.n	800574a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 fd77 	bl	8006238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00c      	beq.n	800576e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575a:	2b00      	cmp	r3, #0
 800575c:	d007      	beq.n	800576e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f9be 	bl	8005aea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	f003 0320 	and.w	r3, r3, #32
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00c      	beq.n	8005792 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 0320 	and.w	r3, r3, #32
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f06f 0220 	mvn.w	r2, #32
 800578a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 fd49 	bl	8006224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
	...

0800579c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057a8:	2300      	movs	r3, #0
 80057aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d101      	bne.n	80057ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80057b6:	2302      	movs	r3, #2
 80057b8:	e0ae      	b.n	8005918 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2b0c      	cmp	r3, #12
 80057c6:	f200 809f 	bhi.w	8005908 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80057ca:	a201      	add	r2, pc, #4	@ (adr r2, 80057d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d0:	08005805 	.word	0x08005805
 80057d4:	08005909 	.word	0x08005909
 80057d8:	08005909 	.word	0x08005909
 80057dc:	08005909 	.word	0x08005909
 80057e0:	08005845 	.word	0x08005845
 80057e4:	08005909 	.word	0x08005909
 80057e8:	08005909 	.word	0x08005909
 80057ec:	08005909 	.word	0x08005909
 80057f0:	08005887 	.word	0x08005887
 80057f4:	08005909 	.word	0x08005909
 80057f8:	08005909 	.word	0x08005909
 80057fc:	08005909 	.word	0x08005909
 8005800:	080058c7 	.word	0x080058c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68b9      	ldr	r1, [r7, #8]
 800580a:	4618      	mov	r0, r3
 800580c:	f000 fa1e 	bl	8005c4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	699a      	ldr	r2, [r3, #24]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 0208 	orr.w	r2, r2, #8
 800581e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699a      	ldr	r2, [r3, #24]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0204 	bic.w	r2, r2, #4
 800582e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6999      	ldr	r1, [r3, #24]
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	691a      	ldr	r2, [r3, #16]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	619a      	str	r2, [r3, #24]
      break;
 8005842:	e064      	b.n	800590e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68b9      	ldr	r1, [r7, #8]
 800584a:	4618      	mov	r0, r3
 800584c:	f000 fa6e 	bl	8005d2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699a      	ldr	r2, [r3, #24]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800585e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699a      	ldr	r2, [r3, #24]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800586e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6999      	ldr	r1, [r3, #24]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	021a      	lsls	r2, r3, #8
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	430a      	orrs	r2, r1
 8005882:	619a      	str	r2, [r3, #24]
      break;
 8005884:	e043      	b.n	800590e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	4618      	mov	r0, r3
 800588e:	f000 fac3 	bl	8005e18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69da      	ldr	r2, [r3, #28]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f042 0208 	orr.w	r2, r2, #8
 80058a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69da      	ldr	r2, [r3, #28]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f022 0204 	bic.w	r2, r2, #4
 80058b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	69d9      	ldr	r1, [r3, #28]
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	691a      	ldr	r2, [r3, #16]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	61da      	str	r2, [r3, #28]
      break;
 80058c4:	e023      	b.n	800590e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 fb17 	bl	8005f00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	69da      	ldr	r2, [r3, #28]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	69da      	ldr	r2, [r3, #28]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	69d9      	ldr	r1, [r3, #28]
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	021a      	lsls	r2, r3, #8
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	61da      	str	r2, [r3, #28]
      break;
 8005906:	e002      	b.n	800590e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	75fb      	strb	r3, [r7, #23]
      break;
 800590c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005916:	7dfb      	ldrb	r3, [r7, #23]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3718      	adds	r7, #24
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800592a:	2300      	movs	r3, #0
 800592c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_TIM_ConfigClockSource+0x1c>
 8005938:	2302      	movs	r3, #2
 800593a:	e0b4      	b.n	8005aa6 <HAL_TIM_ConfigClockSource+0x186>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800595a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005962:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005974:	d03e      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0xd4>
 8005976:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800597a:	f200 8087 	bhi.w	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 800597e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005982:	f000 8086 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x172>
 8005986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800598a:	d87f      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 800598c:	2b70      	cmp	r3, #112	@ 0x70
 800598e:	d01a      	beq.n	80059c6 <HAL_TIM_ConfigClockSource+0xa6>
 8005990:	2b70      	cmp	r3, #112	@ 0x70
 8005992:	d87b      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 8005994:	2b60      	cmp	r3, #96	@ 0x60
 8005996:	d050      	beq.n	8005a3a <HAL_TIM_ConfigClockSource+0x11a>
 8005998:	2b60      	cmp	r3, #96	@ 0x60
 800599a:	d877      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 800599c:	2b50      	cmp	r3, #80	@ 0x50
 800599e:	d03c      	beq.n	8005a1a <HAL_TIM_ConfigClockSource+0xfa>
 80059a0:	2b50      	cmp	r3, #80	@ 0x50
 80059a2:	d873      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 80059a4:	2b40      	cmp	r3, #64	@ 0x40
 80059a6:	d058      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x13a>
 80059a8:	2b40      	cmp	r3, #64	@ 0x40
 80059aa:	d86f      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 80059ac:	2b30      	cmp	r3, #48	@ 0x30
 80059ae:	d064      	beq.n	8005a7a <HAL_TIM_ConfigClockSource+0x15a>
 80059b0:	2b30      	cmp	r3, #48	@ 0x30
 80059b2:	d86b      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 80059b4:	2b20      	cmp	r3, #32
 80059b6:	d060      	beq.n	8005a7a <HAL_TIM_ConfigClockSource+0x15a>
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d867      	bhi.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d05c      	beq.n	8005a7a <HAL_TIM_ConfigClockSource+0x15a>
 80059c0:	2b10      	cmp	r3, #16
 80059c2:	d05a      	beq.n	8005a7a <HAL_TIM_ConfigClockSource+0x15a>
 80059c4:	e062      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059d6:	f000 fb63 	bl	80060a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	609a      	str	r2, [r3, #8]
      break;
 80059f2:	e04f      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a04:	f000 fb4c 	bl	80060a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689a      	ldr	r2, [r3, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a16:	609a      	str	r2, [r3, #8]
      break;
 8005a18:	e03c      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a26:	461a      	mov	r2, r3
 8005a28:	f000 fac0 	bl	8005fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2150      	movs	r1, #80	@ 0x50
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 fb19 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005a38:	e02c      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a46:	461a      	mov	r2, r3
 8005a48:	f000 fadf 	bl	800600a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2160      	movs	r1, #96	@ 0x60
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 fb09 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005a58:	e01c      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a66:	461a      	mov	r2, r3
 8005a68:	f000 faa0 	bl	8005fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2140      	movs	r1, #64	@ 0x40
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 faf9 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005a78:	e00c      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4619      	mov	r1, r3
 8005a84:	4610      	mov	r0, r2
 8005a86:	f000 faf0 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005a8a:	e003      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8005a90:	e000      	b.n	8005a94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005a92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	b083      	sub	sp, #12
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005aca:	bf00      	nop
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b083      	sub	sp, #12
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a43      	ldr	r2, [pc, #268]	@ (8005c20 <TIM_Base_SetConfig+0x120>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d013      	beq.n	8005b40 <TIM_Base_SetConfig+0x40>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1e:	d00f      	beq.n	8005b40 <TIM_Base_SetConfig+0x40>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a40      	ldr	r2, [pc, #256]	@ (8005c24 <TIM_Base_SetConfig+0x124>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d00b      	beq.n	8005b40 <TIM_Base_SetConfig+0x40>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c28 <TIM_Base_SetConfig+0x128>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d007      	beq.n	8005b40 <TIM_Base_SetConfig+0x40>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a3e      	ldr	r2, [pc, #248]	@ (8005c2c <TIM_Base_SetConfig+0x12c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d003      	beq.n	8005b40 <TIM_Base_SetConfig+0x40>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a3d      	ldr	r2, [pc, #244]	@ (8005c30 <TIM_Base_SetConfig+0x130>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d108      	bne.n	8005b52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a32      	ldr	r2, [pc, #200]	@ (8005c20 <TIM_Base_SetConfig+0x120>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d02b      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b60:	d027      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a2f      	ldr	r2, [pc, #188]	@ (8005c24 <TIM_Base_SetConfig+0x124>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d023      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a2e      	ldr	r2, [pc, #184]	@ (8005c28 <TIM_Base_SetConfig+0x128>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d01f      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a2d      	ldr	r2, [pc, #180]	@ (8005c2c <TIM_Base_SetConfig+0x12c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d01b      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c30 <TIM_Base_SetConfig+0x130>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d017      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a2b      	ldr	r2, [pc, #172]	@ (8005c34 <TIM_Base_SetConfig+0x134>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d013      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8005c38 <TIM_Base_SetConfig+0x138>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d00f      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a29      	ldr	r2, [pc, #164]	@ (8005c3c <TIM_Base_SetConfig+0x13c>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00b      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a28      	ldr	r2, [pc, #160]	@ (8005c40 <TIM_Base_SetConfig+0x140>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d007      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a27      	ldr	r2, [pc, #156]	@ (8005c44 <TIM_Base_SetConfig+0x144>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d003      	beq.n	8005bb2 <TIM_Base_SetConfig+0xb2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a26      	ldr	r2, [pc, #152]	@ (8005c48 <TIM_Base_SetConfig+0x148>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d108      	bne.n	8005bc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a0e      	ldr	r2, [pc, #56]	@ (8005c20 <TIM_Base_SetConfig+0x120>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d003      	beq.n	8005bf2 <TIM_Base_SetConfig+0xf2>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a10      	ldr	r2, [pc, #64]	@ (8005c30 <TIM_Base_SetConfig+0x130>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d103      	bne.n	8005bfa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	691a      	ldr	r2, [r3, #16]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f043 0204 	orr.w	r2, r3, #4
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	601a      	str	r2, [r3, #0]
}
 8005c12:	bf00      	nop
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	40010000 	.word	0x40010000
 8005c24:	40000400 	.word	0x40000400
 8005c28:	40000800 	.word	0x40000800
 8005c2c:	40000c00 	.word	0x40000c00
 8005c30:	40010400 	.word	0x40010400
 8005c34:	40014000 	.word	0x40014000
 8005c38:	40014400 	.word	0x40014400
 8005c3c:	40014800 	.word	0x40014800
 8005c40:	40001800 	.word	0x40001800
 8005c44:	40001c00 	.word	0x40001c00
 8005c48:	40002000 	.word	0x40002000

08005c4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	f023 0201 	bic.w	r2, r3, #1
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0303 	bic.w	r3, r3, #3
 8005c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f023 0302 	bic.w	r3, r3, #2
 8005c94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a20      	ldr	r2, [pc, #128]	@ (8005d24 <TIM_OC1_SetConfig+0xd8>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d003      	beq.n	8005cb0 <TIM_OC1_SetConfig+0x64>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a1f      	ldr	r2, [pc, #124]	@ (8005d28 <TIM_OC1_SetConfig+0xdc>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d10c      	bne.n	8005cca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f023 0308 	bic.w	r3, r3, #8
 8005cb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f023 0304 	bic.w	r3, r3, #4
 8005cc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a15      	ldr	r2, [pc, #84]	@ (8005d24 <TIM_OC1_SetConfig+0xd8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d003      	beq.n	8005cda <TIM_OC1_SetConfig+0x8e>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a14      	ldr	r2, [pc, #80]	@ (8005d28 <TIM_OC1_SetConfig+0xdc>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d111      	bne.n	8005cfe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	621a      	str	r2, [r3, #32]
}
 8005d18:	bf00      	nop
 8005d1a:	371c      	adds	r7, #28
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	40010000 	.word	0x40010000
 8005d28:	40010400 	.word	0x40010400

08005d2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a1b      	ldr	r3, [r3, #32]
 8005d40:	f023 0210 	bic.w	r2, r3, #16
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	021b      	lsls	r3, r3, #8
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f023 0320 	bic.w	r3, r3, #32
 8005d76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	011b      	lsls	r3, r3, #4
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a22      	ldr	r2, [pc, #136]	@ (8005e10 <TIM_OC2_SetConfig+0xe4>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d003      	beq.n	8005d94 <TIM_OC2_SetConfig+0x68>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a21      	ldr	r2, [pc, #132]	@ (8005e14 <TIM_OC2_SetConfig+0xe8>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d10d      	bne.n	8005db0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	011b      	lsls	r3, r3, #4
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a17      	ldr	r2, [pc, #92]	@ (8005e10 <TIM_OC2_SetConfig+0xe4>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d003      	beq.n	8005dc0 <TIM_OC2_SetConfig+0x94>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a16      	ldr	r2, [pc, #88]	@ (8005e14 <TIM_OC2_SetConfig+0xe8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d113      	bne.n	8005de8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005dc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005dce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	621a      	str	r2, [r3, #32]
}
 8005e02:	bf00      	nop
 8005e04:	371c      	adds	r7, #28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40010000 	.word	0x40010000
 8005e14:	40010400 	.word	0x40010400

08005e18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0303 	bic.w	r3, r3, #3
 8005e4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	021b      	lsls	r3, r3, #8
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a21      	ldr	r2, [pc, #132]	@ (8005ef8 <TIM_OC3_SetConfig+0xe0>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d003      	beq.n	8005e7e <TIM_OC3_SetConfig+0x66>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a20      	ldr	r2, [pc, #128]	@ (8005efc <TIM_OC3_SetConfig+0xe4>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d10d      	bne.n	8005e9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	021b      	lsls	r3, r3, #8
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a16      	ldr	r2, [pc, #88]	@ (8005ef8 <TIM_OC3_SetConfig+0xe0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d003      	beq.n	8005eaa <TIM_OC3_SetConfig+0x92>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a15      	ldr	r2, [pc, #84]	@ (8005efc <TIM_OC3_SetConfig+0xe4>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d113      	bne.n	8005ed2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	621a      	str	r2, [r3, #32]
}
 8005eec:	bf00      	nop
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	40010000 	.word	0x40010000
 8005efc:	40010400 	.word	0x40010400

08005f00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b087      	sub	sp, #28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	021b      	lsls	r3, r3, #8
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	031b      	lsls	r3, r3, #12
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a12      	ldr	r2, [pc, #72]	@ (8005fa4 <TIM_OC4_SetConfig+0xa4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d003      	beq.n	8005f68 <TIM_OC4_SetConfig+0x68>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a11      	ldr	r2, [pc, #68]	@ (8005fa8 <TIM_OC4_SetConfig+0xa8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d109      	bne.n	8005f7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	019b      	lsls	r3, r3, #6
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	621a      	str	r2, [r3, #32]
}
 8005f96:	bf00      	nop
 8005f98:	371c      	adds	r7, #28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	40010000 	.word	0x40010000
 8005fa8:	40010400 	.word	0x40010400

08005fac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	f023 0201 	bic.w	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f023 030a 	bic.w	r3, r3, #10
 8005fe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	621a      	str	r2, [r3, #32]
}
 8005ffe:	bf00      	nop
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr

0800600a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800600a:	b480      	push	{r7}
 800600c:	b087      	sub	sp, #28
 800600e:	af00      	add	r7, sp, #0
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	f023 0210 	bic.w	r2, r3, #16
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006034:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	031b      	lsls	r3, r3, #12
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006046:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	011b      	lsls	r3, r3, #4
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	4313      	orrs	r3, r2
 8006050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	621a      	str	r2, [r3, #32]
}
 800605e:	bf00      	nop
 8006060:	371c      	adds	r7, #28
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr

0800606a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800606a:	b480      	push	{r7}
 800606c:	b085      	sub	sp, #20
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
 8006072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006080:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4313      	orrs	r3, r2
 8006088:	f043 0307 	orr.w	r3, r3, #7
 800608c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	609a      	str	r2, [r3, #8]
}
 8006094:	bf00      	nop
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
 80060ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	021a      	lsls	r2, r3, #8
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	431a      	orrs	r2, r3
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	609a      	str	r2, [r3, #8]
}
 80060d4:	bf00      	nop
 80060d6:	371c      	adds	r7, #28
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 031f 	and.w	r3, r3, #31
 80060f2:	2201      	movs	r2, #1
 80060f4:	fa02 f303 	lsl.w	r3, r2, r3
 80060f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a1a      	ldr	r2, [r3, #32]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	43db      	mvns	r3, r3
 8006102:	401a      	ands	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6a1a      	ldr	r2, [r3, #32]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	f003 031f 	and.w	r3, r3, #31
 8006112:	6879      	ldr	r1, [r7, #4]
 8006114:	fa01 f303 	lsl.w	r3, r1, r3
 8006118:	431a      	orrs	r2, r3
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	621a      	str	r2, [r3, #32]
}
 800611e:	bf00      	nop
 8006120:	371c      	adds	r7, #28
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
	...

0800612c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006140:	2302      	movs	r3, #2
 8006142:	e05a      	b.n	80061fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a21      	ldr	r2, [pc, #132]	@ (8006208 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d022      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006190:	d01d      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a1d      	ldr	r2, [pc, #116]	@ (800620c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d018      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006210 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d013      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006214 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00e      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a18      	ldr	r2, [pc, #96]	@ (8006218 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d009      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a17      	ldr	r2, [pc, #92]	@ (800621c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d004      	beq.n	80061ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a15      	ldr	r2, [pc, #84]	@ (8006220 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d10c      	bne.n	80061e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	4313      	orrs	r3, r2
 80061de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	40010000 	.word	0x40010000
 800620c:	40000400 	.word	0x40000400
 8006210:	40000800 	.word	0x40000800
 8006214:	40000c00 	.word	0x40000c00
 8006218:	40010400 	.word	0x40010400
 800621c:	40014000 	.word	0x40014000
 8006220:	40001800 	.word	0x40001800

08006224 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e042      	b.n	80062e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d106      	bne.n	8006278 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7fc fb24 	bl	80028c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2224      	movs	r2, #36	@ 0x24
 800627c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800628e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 ff95 	bl	80071c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	691a      	ldr	r2, [r3, #16]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695a      	ldr	r2, [r3, #20]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68da      	ldr	r2, [r3, #12]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2220      	movs	r2, #32
 80062d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2220      	movs	r2, #32
 80062d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3708      	adds	r7, #8
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08c      	sub	sp, #48	@ 0x30
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	4613      	mov	r3, r2
 80062f8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b20      	cmp	r3, #32
 8006304:	d162      	bne.n	80063cc <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <HAL_UART_Transmit_DMA+0x26>
 800630c:	88fb      	ldrh	r3, [r7, #6]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e05b      	b.n	80063ce <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	88fa      	ldrh	r2, [r7, #6]
 8006320:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	88fa      	ldrh	r2, [r7, #6]
 8006326:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2221      	movs	r2, #33	@ 0x21
 8006332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800633a:	4a27      	ldr	r2, [pc, #156]	@ (80063d8 <HAL_UART_Transmit_DMA+0xec>)
 800633c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006342:	4a26      	ldr	r2, [pc, #152]	@ (80063dc <HAL_UART_Transmit_DMA+0xf0>)
 8006344:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634a:	4a25      	ldr	r2, [pc, #148]	@ (80063e0 <HAL_UART_Transmit_DMA+0xf4>)
 800634c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006352:	2200      	movs	r2, #0
 8006354:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006356:	f107 0308 	add.w	r3, r7, #8
 800635a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006362:	6819      	ldr	r1, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	3304      	adds	r3, #4
 800636a:	461a      	mov	r2, r3
 800636c:	88fb      	ldrh	r3, [r7, #6]
 800636e:	f7fc fdb1 	bl	8002ed4 <HAL_DMA_Start_IT>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d008      	beq.n	800638a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2210      	movs	r2, #16
 800637c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2220      	movs	r2, #32
 8006382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e021      	b.n	80063ce <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006392:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3314      	adds	r3, #20
 800639a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	e853 3f00 	ldrex	r3, [r3]
 80063a2:	617b      	str	r3, [r7, #20]
   return(result);
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3314      	adds	r3, #20
 80063b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80063b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b8:	6a39      	ldr	r1, [r7, #32]
 80063ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063bc:	e841 2300 	strex	r3, r2, [r1]
 80063c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1e5      	bne.n	8006394 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80063c8:	2300      	movs	r3, #0
 80063ca:	e000      	b.n	80063ce <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80063cc:	2302      	movs	r3, #2
  }
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3730      	adds	r7, #48	@ 0x30
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	08006a3d 	.word	0x08006a3d
 80063dc:	08006ad7 	.word	0x08006ad7
 80063e0:	08006c5b 	.word	0x08006c5b

080063e4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b08c      	sub	sp, #48	@ 0x30
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	4613      	mov	r3, r2
 80063f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b20      	cmp	r3, #32
 80063fc:	d146      	bne.n	800648c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006404:	88fb      	ldrh	r3, [r7, #6]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e03f      	b.n	800648e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2201      	movs	r2, #1
 8006412:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800641a:	88fb      	ldrh	r3, [r7, #6]
 800641c:	461a      	mov	r2, r3
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 fc65 	bl	8006cf0 <UART_Start_Receive_DMA>
 8006426:	4603      	mov	r3, r0
 8006428:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006430:	2b01      	cmp	r3, #1
 8006432:	d125      	bne.n	8006480 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006434:	2300      	movs	r3, #0
 8006436:	613b      	str	r3, [r7, #16]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	613b      	str	r3, [r7, #16]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	613b      	str	r3, [r7, #16]
 8006448:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	330c      	adds	r3, #12
 8006450:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	e853 3f00 	ldrex	r3, [r3]
 8006458:	617b      	str	r3, [r7, #20]
   return(result);
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f043 0310 	orr.w	r3, r3, #16
 8006460:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	330c      	adds	r3, #12
 8006468:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800646a:	627a      	str	r2, [r7, #36]	@ 0x24
 800646c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646e:	6a39      	ldr	r1, [r7, #32]
 8006470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006472:	e841 2300 	strex	r3, r2, [r1]
 8006476:	61fb      	str	r3, [r7, #28]
   return(result);
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1e5      	bne.n	800644a <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800647e:	e002      	b.n	8006486 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006486:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800648a:	e000      	b.n	800648e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800648c:	2302      	movs	r3, #2
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3730      	adds	r7, #48	@ 0x30
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
	...

08006498 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b0ba      	sub	sp, #232	@ 0xe8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80064be:	2300      	movs	r3, #0
 80064c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80064d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10f      	bne.n	80064fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064e2:	f003 0320 	and.w	r3, r3, #32
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d009      	beq.n	80064fe <HAL_UART_IRQHandler+0x66>
 80064ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d003      	beq.n	80064fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fda4 	bl	8007044 <UART_Receive_IT>
      return;
 80064fc:	e273      	b.n	80069e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 80de 	beq.w	80066c4 <HAL_UART_IRQHandler+0x22c>
 8006508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	2b00      	cmp	r3, #0
 8006512:	d106      	bne.n	8006522 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006518:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 80d1 	beq.w	80066c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00b      	beq.n	8006546 <HAL_UART_IRQHandler+0xae>
 800652e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006536:	2b00      	cmp	r3, #0
 8006538:	d005      	beq.n	8006546 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653e:	f043 0201 	orr.w	r2, r3, #1
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00b      	beq.n	800656a <HAL_UART_IRQHandler+0xd2>
 8006552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b00      	cmp	r3, #0
 800655c:	d005      	beq.n	800656a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006562:	f043 0202 	orr.w	r2, r3, #2
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800656a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <HAL_UART_IRQHandler+0xf6>
 8006576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d005      	beq.n	800658e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006586:	f043 0204 	orr.w	r2, r3, #4
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800658e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	2b00      	cmp	r3, #0
 8006598:	d011      	beq.n	80065be <HAL_UART_IRQHandler+0x126>
 800659a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800659e:	f003 0320 	and.w	r3, r3, #32
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d105      	bne.n	80065b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80065a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d005      	beq.n	80065be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b6:	f043 0208 	orr.w	r2, r3, #8
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 820a 	beq.w	80069dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065cc:	f003 0320 	and.w	r3, r3, #32
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d008      	beq.n	80065e6 <HAL_UART_IRQHandler+0x14e>
 80065d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d002      	beq.n	80065e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fd2f 	bl	8007044 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065f0:	2b40      	cmp	r3, #64	@ 0x40
 80065f2:	bf0c      	ite	eq
 80065f4:	2301      	moveq	r3, #1
 80065f6:	2300      	movne	r3, #0
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	d103      	bne.n	8006612 <HAL_UART_IRQHandler+0x17a>
 800660a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800660e:	2b00      	cmp	r3, #0
 8006610:	d04f      	beq.n	80066b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fc3a 	bl	8006e8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006622:	2b40      	cmp	r3, #64	@ 0x40
 8006624:	d141      	bne.n	80066aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3314      	adds	r3, #20
 800662c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800663c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	3314      	adds	r3, #20
 800664e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006652:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006656:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800665e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006662:	e841 2300 	strex	r3, r2, [r1]
 8006666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800666a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1d9      	bne.n	8006626 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006676:	2b00      	cmp	r3, #0
 8006678:	d013      	beq.n	80066a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800667e:	4a8a      	ldr	r2, [pc, #552]	@ (80068a8 <HAL_UART_IRQHandler+0x410>)
 8006680:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006686:	4618      	mov	r0, r3
 8006688:	f7fc fcec 	bl	8003064 <HAL_DMA_Abort_IT>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d016      	beq.n	80066c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800669c:	4610      	mov	r0, r2
 800669e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a0:	e00e      	b.n	80066c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f9c0 	bl	8006a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a8:	e00a      	b.n	80066c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f9bc 	bl	8006a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b0:	e006      	b.n	80066c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f9b8 	bl	8006a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80066be:	e18d      	b.n	80069dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c0:	bf00      	nop
    return;
 80066c2:	e18b      	b.n	80069dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	f040 8167 	bne.w	800699c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80066ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066d2:	f003 0310 	and.w	r3, r3, #16
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 8160 	beq.w	800699c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80066dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066e0:	f003 0310 	and.w	r3, r3, #16
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 8159 	beq.w	800699c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066ea:	2300      	movs	r3, #0
 80066ec:	60bb      	str	r3, [r7, #8]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	60bb      	str	r3, [r7, #8]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	60bb      	str	r3, [r7, #8]
 80066fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670a:	2b40      	cmp	r3, #64	@ 0x40
 800670c:	f040 80ce 	bne.w	80068ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800671c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 80a9 	beq.w	8006878 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800672a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800672e:	429a      	cmp	r2, r3
 8006730:	f080 80a2 	bcs.w	8006878 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800673a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006746:	f000 8088 	beq.w	800685a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	330c      	adds	r3, #12
 8006750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006754:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006758:	e853 3f00 	ldrex	r3, [r3]
 800675c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006760:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006768:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	330c      	adds	r3, #12
 8006772:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006776:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800677a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006782:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006786:	e841 2300 	strex	r3, r2, [r1]
 800678a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800678e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1d9      	bne.n	800674a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3314      	adds	r3, #20
 800679c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80067a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067a8:	f023 0301 	bic.w	r3, r3, #1
 80067ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3314      	adds	r3, #20
 80067b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80067ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80067be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80067c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80067c6:	e841 2300 	strex	r3, r2, [r1]
 80067ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80067cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1e1      	bne.n	8006796 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3314      	adds	r3, #20
 80067d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067dc:	e853 3f00 	ldrex	r3, [r3]
 80067e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80067e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3314      	adds	r3, #20
 80067f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80067f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80067f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80067fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80067fe:	e841 2300 	strex	r3, r2, [r1]
 8006802:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1e3      	bne.n	80067d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2220      	movs	r2, #32
 800680e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	330c      	adds	r3, #12
 800681e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800682a:	f023 0310 	bic.w	r3, r3, #16
 800682e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	330c      	adds	r3, #12
 8006838:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800683c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800683e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006842:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800684a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e3      	bne.n	8006818 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006854:	4618      	mov	r0, r3
 8006856:	f7fc fb95 	bl	8002f84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2202      	movs	r2, #2
 800685e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006868:	b29b      	uxth	r3, r3
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	b29b      	uxth	r3, r3
 800686e:	4619      	mov	r1, r3
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f7fa fa55 	bl	8000d20 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006876:	e0b3      	b.n	80069e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800687c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006880:	429a      	cmp	r2, r3
 8006882:	f040 80ad 	bne.w	80069e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800688a:	69db      	ldr	r3, [r3, #28]
 800688c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006890:	f040 80a6 	bne.w	80069e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800689e:	4619      	mov	r1, r3
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7fa fa3d 	bl	8000d20 <HAL_UARTEx_RxEventCallback>
      return;
 80068a6:	e09b      	b.n	80069e0 <HAL_UART_IRQHandler+0x548>
 80068a8:	08006f53 	.word	0x08006f53
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	1ad3      	subs	r3, r2, r3
 80068b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f000 808e 	beq.w	80069e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80068c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 8089 	beq.w	80069e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	330c      	adds	r3, #12
 80068d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068dc:	e853 3f00 	ldrex	r3, [r3]
 80068e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	330c      	adds	r3, #12
 80068f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80068f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80068f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068fe:	e841 2300 	strex	r3, r2, [r1]
 8006902:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1e3      	bne.n	80068d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3314      	adds	r3, #20
 8006910:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006914:	e853 3f00 	ldrex	r3, [r3]
 8006918:	623b      	str	r3, [r7, #32]
   return(result);
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	f023 0301 	bic.w	r3, r3, #1
 8006920:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	3314      	adds	r3, #20
 800692a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800692e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006930:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006932:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006934:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006936:	e841 2300 	strex	r3, r2, [r1]
 800693a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800693c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1e3      	bne.n	800690a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2220      	movs	r2, #32
 8006946:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	330c      	adds	r3, #12
 8006956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0310 	bic.w	r3, r3, #16
 8006966:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	330c      	adds	r3, #12
 8006970:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006974:	61fa      	str	r2, [r7, #28]
 8006976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006978:	69b9      	ldr	r1, [r7, #24]
 800697a:	69fa      	ldr	r2, [r7, #28]
 800697c:	e841 2300 	strex	r3, r2, [r1]
 8006980:	617b      	str	r3, [r7, #20]
   return(result);
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1e3      	bne.n	8006950 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800698e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006992:	4619      	mov	r1, r3
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7fa f9c3 	bl	8000d20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800699a:	e023      	b.n	80069e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800699c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d009      	beq.n	80069bc <HAL_UART_IRQHandler+0x524>
 80069a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 fadd 	bl	8006f74 <UART_Transmit_IT>
    return;
 80069ba:	e014      	b.n	80069e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00e      	beq.n	80069e6 <HAL_UART_IRQHandler+0x54e>
 80069c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d008      	beq.n	80069e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fb1d 	bl	8007014 <UART_EndTransmit_IT>
    return;
 80069da:	e004      	b.n	80069e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80069dc:	bf00      	nop
 80069de:	e002      	b.n	80069e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80069e0:	bf00      	nop
 80069e2:	e000      	b.n	80069e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80069e4:	bf00      	nop
  }
}
 80069e6:	37e8      	adds	r7, #232	@ 0xe8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b083      	sub	sp, #12
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b090      	sub	sp, #64	@ 0x40
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d137      	bne.n	8006ac8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	3314      	adds	r3, #20
 8006a64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	e853 3f00 	ldrex	r3, [r3]
 8006a6c:	623b      	str	r3, [r7, #32]
   return(result);
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3314      	adds	r3, #20
 8006a7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1e5      	bne.n	8006a5e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	330c      	adds	r3, #12
 8006ab0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ab2:	61fa      	str	r2, [r7, #28]
 8006ab4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab6:	69b9      	ldr	r1, [r7, #24]
 8006ab8:	69fa      	ldr	r2, [r7, #28]
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1e5      	bne.n	8006a92 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ac6:	e002      	b.n	8006ace <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006ac8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006aca:	f7fa faf7 	bl	80010bc <HAL_UART_TxCpltCallback>
}
 8006ace:	bf00      	nop
 8006ad0:	3740      	adds	r7, #64	@ 0x40
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b084      	sub	sp, #16
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7ff ff81 	bl	80069ec <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006aea:	bf00      	nop
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b09c      	sub	sp, #112	@ 0x70
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afe:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d172      	bne.n	8006bf4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b10:	2200      	movs	r2, #0
 8006b12:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	330c      	adds	r3, #12
 8006b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b1e:	e853 3f00 	ldrex	r3, [r3]
 8006b22:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b2a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	330c      	adds	r3, #12
 8006b32:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006b34:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b36:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b3c:	e841 2300 	strex	r3, r2, [r1]
 8006b40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1e5      	bne.n	8006b14 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3314      	adds	r3, #20
 8006b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b5a:	f023 0301 	bic.w	r3, r3, #1
 8006b5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3314      	adds	r3, #20
 8006b66:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b68:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b6a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b70:	e841 2300 	strex	r3, r2, [r1]
 8006b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1e5      	bne.n	8006b48 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3314      	adds	r3, #20
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b86:	e853 3f00 	ldrex	r3, [r3]
 8006b8a:	623b      	str	r3, [r7, #32]
   return(result);
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b92:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3314      	adds	r3, #20
 8006b9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006b9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba4:	e841 2300 	strex	r3, r2, [r1]
 8006ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1e5      	bne.n	8006b7c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d119      	bne.n	8006bf4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	330c      	adds	r3, #12
 8006bc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	e853 3f00 	ldrex	r3, [r3]
 8006bce:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 0310 	bic.w	r3, r3, #16
 8006bd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	330c      	adds	r3, #12
 8006bde:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006be0:	61fa      	str	r2, [r7, #28]
 8006be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	69b9      	ldr	r1, [r7, #24]
 8006be6:	69fa      	ldr	r2, [r7, #28]
 8006be8:	e841 2300 	strex	r3, r2, [r1]
 8006bec:	617b      	str	r3, [r7, #20]
   return(result);
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e5      	bne.n	8006bc0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d106      	bne.n	8006c10 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c06:	4619      	mov	r1, r3
 8006c08:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c0a:	f7fa f889 	bl	8000d20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c0e:	e002      	b.n	8006c16 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006c10:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c12:	f7ff fef5 	bl	8006a00 <HAL_UART_RxCpltCallback>
}
 8006c16:	bf00      	nop
 8006c18:	3770      	adds	r7, #112	@ 0x70
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d108      	bne.n	8006c4c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c3e:	085b      	lsrs	r3, r3, #1
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	4619      	mov	r1, r3
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f7fa f86b 	bl	8000d20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c4a:	e002      	b.n	8006c52 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f7ff fee1 	bl	8006a14 <HAL_UART_RxHalfCpltCallback>
}
 8006c52:	bf00      	nop
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b084      	sub	sp, #16
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c76:	2b80      	cmp	r3, #128	@ 0x80
 8006c78:	bf0c      	ite	eq
 8006c7a:	2301      	moveq	r3, #1
 8006c7c:	2300      	movne	r3, #0
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b21      	cmp	r3, #33	@ 0x21
 8006c8c:	d108      	bne.n	8006ca0 <UART_DMAError+0x46>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	2200      	movs	r2, #0
 8006c98:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006c9a:	68b8      	ldr	r0, [r7, #8]
 8006c9c:	f000 f8ce 	bl	8006e3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006caa:	2b40      	cmp	r3, #64	@ 0x40
 8006cac:	bf0c      	ite	eq
 8006cae:	2301      	moveq	r3, #1
 8006cb0:	2300      	movne	r3, #0
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b22      	cmp	r3, #34	@ 0x22
 8006cc0:	d108      	bne.n	8006cd4 <UART_DMAError+0x7a>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d005      	beq.n	8006cd4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006cce:	68b8      	ldr	r0, [r7, #8]
 8006cd0:	f000 f8dc 	bl	8006e8c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd8:	f043 0210 	orr.w	r2, r3, #16
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ce0:	68b8      	ldr	r0, [r7, #8]
 8006ce2:	f7ff fea1 	bl	8006a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ce6:	bf00      	nop
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
	...

08006cf0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b098      	sub	sp, #96	@ 0x60
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	88fa      	ldrh	r2, [r7, #6]
 8006d08:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2222      	movs	r2, #34	@ 0x22
 8006d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d1c:	4a44      	ldr	r2, [pc, #272]	@ (8006e30 <UART_Start_Receive_DMA+0x140>)
 8006d1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d24:	4a43      	ldr	r2, [pc, #268]	@ (8006e34 <UART_Start_Receive_DMA+0x144>)
 8006d26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d2c:	4a42      	ldr	r2, [pc, #264]	@ (8006e38 <UART_Start_Receive_DMA+0x148>)
 8006d2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d34:	2200      	movs	r2, #0
 8006d36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006d38:	f107 0308 	add.w	r3, r7, #8
 8006d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	3304      	adds	r3, #4
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	88fb      	ldrh	r3, [r7, #6]
 8006d50:	f7fc f8c0 	bl	8002ed4 <HAL_DMA_Start_IT>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d008      	beq.n	8006d6c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2210      	movs	r2, #16
 8006d5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2220      	movs	r2, #32
 8006d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e05d      	b.n	8006e28 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	613b      	str	r3, [r7, #16]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	613b      	str	r3, [r7, #16]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d019      	beq.n	8006dbe <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	330c      	adds	r3, #12
 8006d90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d94:	e853 3f00 	ldrex	r3, [r3]
 8006d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006da0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	330c      	adds	r3, #12
 8006da8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006daa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006dac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006db0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006db2:	e841 2300 	strex	r3, r2, [r1]
 8006db6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1e5      	bne.n	8006d8a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3314      	adds	r3, #20
 8006dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc8:	e853 3f00 	ldrex	r3, [r3]
 8006dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd0:	f043 0301 	orr.w	r3, r3, #1
 8006dd4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3314      	adds	r3, #20
 8006ddc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dde:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006de0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006de4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006de6:	e841 2300 	strex	r3, r2, [r1]
 8006dea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1e5      	bne.n	8006dbe <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3314      	adds	r3, #20
 8006df8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	e853 3f00 	ldrex	r3, [r3]
 8006e00:	617b      	str	r3, [r7, #20]
   return(result);
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e08:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	3314      	adds	r3, #20
 8006e10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e12:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e16:	6a39      	ldr	r1, [r7, #32]
 8006e18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e1a:	e841 2300 	strex	r3, r2, [r1]
 8006e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1e5      	bne.n	8006df2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3760      	adds	r7, #96	@ 0x60
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	08006af3 	.word	0x08006af3
 8006e34:	08006c1f 	.word	0x08006c1f
 8006e38:	08006c5b 	.word	0x08006c5b

08006e3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b089      	sub	sp, #36	@ 0x24
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	330c      	adds	r3, #12
 8006e4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	e853 3f00 	ldrex	r3, [r3]
 8006e52:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e5a:	61fb      	str	r3, [r7, #28]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	330c      	adds	r3, #12
 8006e62:	69fa      	ldr	r2, [r7, #28]
 8006e64:	61ba      	str	r2, [r7, #24]
 8006e66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e68:	6979      	ldr	r1, [r7, #20]
 8006e6a:	69ba      	ldr	r2, [r7, #24]
 8006e6c:	e841 2300 	strex	r3, r2, [r1]
 8006e70:	613b      	str	r3, [r7, #16]
   return(result);
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1e5      	bne.n	8006e44 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2220      	movs	r2, #32
 8006e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006e80:	bf00      	nop
 8006e82:	3724      	adds	r7, #36	@ 0x24
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b095      	sub	sp, #84	@ 0x54
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	330c      	adds	r3, #12
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e9e:	e853 3f00 	ldrex	r3, [r3]
 8006ea2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	330c      	adds	r3, #12
 8006eb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006eb4:	643a      	str	r2, [r7, #64]	@ 0x40
 8006eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006eba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ebc:	e841 2300 	strex	r3, r2, [r1]
 8006ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1e5      	bne.n	8006e94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3314      	adds	r3, #20
 8006ece:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	f023 0301 	bic.w	r3, r3, #1
 8006ede:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3314      	adds	r3, #20
 8006ee6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ee8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006eea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e5      	bne.n	8006ec8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d119      	bne.n	8006f38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	330c      	adds	r3, #12
 8006f0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	e853 3f00 	ldrex	r3, [r3]
 8006f12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f023 0310 	bic.w	r3, r3, #16
 8006f1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	330c      	adds	r3, #12
 8006f22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f24:	61ba      	str	r2, [r7, #24]
 8006f26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6979      	ldr	r1, [r7, #20]
 8006f2a:	69ba      	ldr	r2, [r7, #24]
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	613b      	str	r3, [r7, #16]
   return(result);
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e5      	bne.n	8006f04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006f46:	bf00      	nop
 8006f48:	3754      	adds	r7, #84	@ 0x54
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f7ff fd5e 	bl	8006a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f6c:	bf00      	nop
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b21      	cmp	r3, #33	@ 0x21
 8006f86:	d13e      	bne.n	8007006 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f90:	d114      	bne.n	8006fbc <UART_Transmit_IT+0x48>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d110      	bne.n	8006fbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	1c9a      	adds	r2, r3, #2
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	621a      	str	r2, [r3, #32]
 8006fba:	e008      	b.n	8006fce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	6211      	str	r1, [r2, #32]
 8006fc6:	781a      	ldrb	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	4619      	mov	r1, r3
 8006fdc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10f      	bne.n	8007002 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ff0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007000:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	e000      	b.n	8007008 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007006:	2302      	movs	r3, #2
  }
}
 8007008:	4618      	mov	r0, r3
 800700a:	3714      	adds	r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800702a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2220      	movs	r2, #32
 8007030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7fa f841 	bl	80010bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b08c      	sub	sp, #48	@ 0x30
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800704c:	2300      	movs	r3, #0
 800704e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007050:	2300      	movs	r3, #0
 8007052:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b22      	cmp	r3, #34	@ 0x22
 800705e:	f040 80aa 	bne.w	80071b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800706a:	d115      	bne.n	8007098 <UART_Receive_IT+0x54>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d111      	bne.n	8007098 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007078:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	b29b      	uxth	r3, r3
 8007082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007086:	b29a      	uxth	r2, r3
 8007088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007090:	1c9a      	adds	r2, r3, #2
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	629a      	str	r2, [r3, #40]	@ 0x28
 8007096:	e024      	b.n	80070e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800709c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a6:	d007      	beq.n	80070b8 <UART_Receive_IT+0x74>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10a      	bne.n	80070c6 <UART_Receive_IT+0x82>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d106      	bne.n	80070c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c2:	701a      	strb	r2, [r3, #0]
 80070c4:	e008      	b.n	80070d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	4619      	mov	r1, r3
 80070f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d15d      	bne.n	80071b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68da      	ldr	r2, [r3, #12]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0220 	bic.w	r2, r2, #32
 8007104:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68da      	ldr	r2, [r3, #12]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007114:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	695a      	ldr	r2, [r3, #20]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f022 0201 	bic.w	r2, r2, #1
 8007124:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2220      	movs	r2, #32
 800712a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007138:	2b01      	cmp	r3, #1
 800713a:	d135      	bne.n	80071a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	e853 3f00 	ldrex	r3, [r3]
 8007150:	613b      	str	r3, [r7, #16]
   return(result);
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f023 0310 	bic.w	r3, r3, #16
 8007158:	627b      	str	r3, [r7, #36]	@ 0x24
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	330c      	adds	r3, #12
 8007160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007162:	623a      	str	r2, [r7, #32]
 8007164:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	69f9      	ldr	r1, [r7, #28]
 8007168:	6a3a      	ldr	r2, [r7, #32]
 800716a:	e841 2300 	strex	r3, r2, [r1]
 800716e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1e5      	bne.n	8007142 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b10      	cmp	r3, #16
 8007182:	d10a      	bne.n	800719a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007184:	2300      	movs	r3, #0
 8007186:	60fb      	str	r3, [r7, #12]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	60fb      	str	r3, [r7, #12]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800719e:	4619      	mov	r1, r3
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7f9 fdbd 	bl	8000d20 <HAL_UARTEx_RxEventCallback>
 80071a6:	e002      	b.n	80071ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7ff fc29 	bl	8006a00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80071ae:	2300      	movs	r3, #0
 80071b0:	e002      	b.n	80071b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80071b2:	2300      	movs	r3, #0
 80071b4:	e000      	b.n	80071b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80071b6:	2302      	movs	r3, #2
  }
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3730      	adds	r7, #48	@ 0x30
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071c4:	b0c0      	sub	sp, #256	@ 0x100
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80071d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071dc:	68d9      	ldr	r1, [r3, #12]
 80071de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	ea40 0301 	orr.w	r3, r0, r1
 80071e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	431a      	orrs	r2, r3
 80071f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	431a      	orrs	r2, r3
 8007200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	4313      	orrs	r3, r2
 8007208:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800720c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007218:	f021 010c 	bic.w	r1, r1, #12
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007226:	430b      	orrs	r3, r1
 8007228:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800722a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800723a:	6999      	ldr	r1, [r3, #24]
 800723c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	ea40 0301 	orr.w	r3, r0, r1
 8007246:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	4b8f      	ldr	r3, [pc, #572]	@ (800748c <UART_SetConfig+0x2cc>)
 8007250:	429a      	cmp	r2, r3
 8007252:	d005      	beq.n	8007260 <UART_SetConfig+0xa0>
 8007254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	4b8d      	ldr	r3, [pc, #564]	@ (8007490 <UART_SetConfig+0x2d0>)
 800725c:	429a      	cmp	r2, r3
 800725e:	d104      	bne.n	800726a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007260:	f7fd ff22 	bl	80050a8 <HAL_RCC_GetPCLK2Freq>
 8007264:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007268:	e003      	b.n	8007272 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800726a:	f7fd ff09 	bl	8005080 <HAL_RCC_GetPCLK1Freq>
 800726e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007276:	69db      	ldr	r3, [r3, #28]
 8007278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800727c:	f040 810c 	bne.w	8007498 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007284:	2200      	movs	r2, #0
 8007286:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800728a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800728e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007292:	4622      	mov	r2, r4
 8007294:	462b      	mov	r3, r5
 8007296:	1891      	adds	r1, r2, r2
 8007298:	65b9      	str	r1, [r7, #88]	@ 0x58
 800729a:	415b      	adcs	r3, r3
 800729c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800729e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80072a2:	4621      	mov	r1, r4
 80072a4:	eb12 0801 	adds.w	r8, r2, r1
 80072a8:	4629      	mov	r1, r5
 80072aa:	eb43 0901 	adc.w	r9, r3, r1
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072c2:	4690      	mov	r8, r2
 80072c4:	4699      	mov	r9, r3
 80072c6:	4623      	mov	r3, r4
 80072c8:	eb18 0303 	adds.w	r3, r8, r3
 80072cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80072d0:	462b      	mov	r3, r5
 80072d2:	eb49 0303 	adc.w	r3, r9, r3
 80072d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80072da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80072e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80072ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80072ee:	460b      	mov	r3, r1
 80072f0:	18db      	adds	r3, r3, r3
 80072f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80072f4:	4613      	mov	r3, r2
 80072f6:	eb42 0303 	adc.w	r3, r2, r3
 80072fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80072fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007300:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007304:	f7f9 fa72 	bl	80007ec <__aeabi_uldivmod>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4b61      	ldr	r3, [pc, #388]	@ (8007494 <UART_SetConfig+0x2d4>)
 800730e:	fba3 2302 	umull	r2, r3, r3, r2
 8007312:	095b      	lsrs	r3, r3, #5
 8007314:	011c      	lsls	r4, r3, #4
 8007316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800731a:	2200      	movs	r2, #0
 800731c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007320:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007324:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007328:	4642      	mov	r2, r8
 800732a:	464b      	mov	r3, r9
 800732c:	1891      	adds	r1, r2, r2
 800732e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007330:	415b      	adcs	r3, r3
 8007332:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007334:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007338:	4641      	mov	r1, r8
 800733a:	eb12 0a01 	adds.w	sl, r2, r1
 800733e:	4649      	mov	r1, r9
 8007340:	eb43 0b01 	adc.w	fp, r3, r1
 8007344:	f04f 0200 	mov.w	r2, #0
 8007348:	f04f 0300 	mov.w	r3, #0
 800734c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007350:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007354:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007358:	4692      	mov	sl, r2
 800735a:	469b      	mov	fp, r3
 800735c:	4643      	mov	r3, r8
 800735e:	eb1a 0303 	adds.w	r3, sl, r3
 8007362:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007366:	464b      	mov	r3, r9
 8007368:	eb4b 0303 	adc.w	r3, fp, r3
 800736c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800737c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007380:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007384:	460b      	mov	r3, r1
 8007386:	18db      	adds	r3, r3, r3
 8007388:	643b      	str	r3, [r7, #64]	@ 0x40
 800738a:	4613      	mov	r3, r2
 800738c:	eb42 0303 	adc.w	r3, r2, r3
 8007390:	647b      	str	r3, [r7, #68]	@ 0x44
 8007392:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007396:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800739a:	f7f9 fa27 	bl	80007ec <__aeabi_uldivmod>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4611      	mov	r1, r2
 80073a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007494 <UART_SetConfig+0x2d4>)
 80073a6:	fba3 2301 	umull	r2, r3, r3, r1
 80073aa:	095b      	lsrs	r3, r3, #5
 80073ac:	2264      	movs	r2, #100	@ 0x64
 80073ae:	fb02 f303 	mul.w	r3, r2, r3
 80073b2:	1acb      	subs	r3, r1, r3
 80073b4:	00db      	lsls	r3, r3, #3
 80073b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80073ba:	4b36      	ldr	r3, [pc, #216]	@ (8007494 <UART_SetConfig+0x2d4>)
 80073bc:	fba3 2302 	umull	r2, r3, r3, r2
 80073c0:	095b      	lsrs	r3, r3, #5
 80073c2:	005b      	lsls	r3, r3, #1
 80073c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80073c8:	441c      	add	r4, r3
 80073ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ce:	2200      	movs	r2, #0
 80073d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80073d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80073dc:	4642      	mov	r2, r8
 80073de:	464b      	mov	r3, r9
 80073e0:	1891      	adds	r1, r2, r2
 80073e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80073e4:	415b      	adcs	r3, r3
 80073e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80073ec:	4641      	mov	r1, r8
 80073ee:	1851      	adds	r1, r2, r1
 80073f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80073f2:	4649      	mov	r1, r9
 80073f4:	414b      	adcs	r3, r1
 80073f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f8:	f04f 0200 	mov.w	r2, #0
 80073fc:	f04f 0300 	mov.w	r3, #0
 8007400:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007404:	4659      	mov	r1, fp
 8007406:	00cb      	lsls	r3, r1, #3
 8007408:	4651      	mov	r1, sl
 800740a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800740e:	4651      	mov	r1, sl
 8007410:	00ca      	lsls	r2, r1, #3
 8007412:	4610      	mov	r0, r2
 8007414:	4619      	mov	r1, r3
 8007416:	4603      	mov	r3, r0
 8007418:	4642      	mov	r2, r8
 800741a:	189b      	adds	r3, r3, r2
 800741c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007420:	464b      	mov	r3, r9
 8007422:	460a      	mov	r2, r1
 8007424:	eb42 0303 	adc.w	r3, r2, r3
 8007428:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800742c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007438:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800743c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007440:	460b      	mov	r3, r1
 8007442:	18db      	adds	r3, r3, r3
 8007444:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007446:	4613      	mov	r3, r2
 8007448:	eb42 0303 	adc.w	r3, r2, r3
 800744c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800744e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007452:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007456:	f7f9 f9c9 	bl	80007ec <__aeabi_uldivmod>
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	4b0d      	ldr	r3, [pc, #52]	@ (8007494 <UART_SetConfig+0x2d4>)
 8007460:	fba3 1302 	umull	r1, r3, r3, r2
 8007464:	095b      	lsrs	r3, r3, #5
 8007466:	2164      	movs	r1, #100	@ 0x64
 8007468:	fb01 f303 	mul.w	r3, r1, r3
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	00db      	lsls	r3, r3, #3
 8007470:	3332      	adds	r3, #50	@ 0x32
 8007472:	4a08      	ldr	r2, [pc, #32]	@ (8007494 <UART_SetConfig+0x2d4>)
 8007474:	fba2 2303 	umull	r2, r3, r2, r3
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	f003 0207 	and.w	r2, r3, #7
 800747e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4422      	add	r2, r4
 8007486:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007488:	e106      	b.n	8007698 <UART_SetConfig+0x4d8>
 800748a:	bf00      	nop
 800748c:	40011000 	.word	0x40011000
 8007490:	40011400 	.word	0x40011400
 8007494:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800749c:	2200      	movs	r2, #0
 800749e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80074a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80074a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80074aa:	4642      	mov	r2, r8
 80074ac:	464b      	mov	r3, r9
 80074ae:	1891      	adds	r1, r2, r2
 80074b0:	6239      	str	r1, [r7, #32]
 80074b2:	415b      	adcs	r3, r3
 80074b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80074b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074ba:	4641      	mov	r1, r8
 80074bc:	1854      	adds	r4, r2, r1
 80074be:	4649      	mov	r1, r9
 80074c0:	eb43 0501 	adc.w	r5, r3, r1
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	00eb      	lsls	r3, r5, #3
 80074ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074d2:	00e2      	lsls	r2, r4, #3
 80074d4:	4614      	mov	r4, r2
 80074d6:	461d      	mov	r5, r3
 80074d8:	4643      	mov	r3, r8
 80074da:	18e3      	adds	r3, r4, r3
 80074dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80074e0:	464b      	mov	r3, r9
 80074e2:	eb45 0303 	adc.w	r3, r5, r3
 80074e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80074ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074fa:	f04f 0200 	mov.w	r2, #0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007506:	4629      	mov	r1, r5
 8007508:	008b      	lsls	r3, r1, #2
 800750a:	4621      	mov	r1, r4
 800750c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007510:	4621      	mov	r1, r4
 8007512:	008a      	lsls	r2, r1, #2
 8007514:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007518:	f7f9 f968 	bl	80007ec <__aeabi_uldivmod>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4b60      	ldr	r3, [pc, #384]	@ (80076a4 <UART_SetConfig+0x4e4>)
 8007522:	fba3 2302 	umull	r2, r3, r3, r2
 8007526:	095b      	lsrs	r3, r3, #5
 8007528:	011c      	lsls	r4, r3, #4
 800752a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800752e:	2200      	movs	r2, #0
 8007530:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007534:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007538:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800753c:	4642      	mov	r2, r8
 800753e:	464b      	mov	r3, r9
 8007540:	1891      	adds	r1, r2, r2
 8007542:	61b9      	str	r1, [r7, #24]
 8007544:	415b      	adcs	r3, r3
 8007546:	61fb      	str	r3, [r7, #28]
 8007548:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800754c:	4641      	mov	r1, r8
 800754e:	1851      	adds	r1, r2, r1
 8007550:	6139      	str	r1, [r7, #16]
 8007552:	4649      	mov	r1, r9
 8007554:	414b      	adcs	r3, r1
 8007556:	617b      	str	r3, [r7, #20]
 8007558:	f04f 0200 	mov.w	r2, #0
 800755c:	f04f 0300 	mov.w	r3, #0
 8007560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007564:	4659      	mov	r1, fp
 8007566:	00cb      	lsls	r3, r1, #3
 8007568:	4651      	mov	r1, sl
 800756a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800756e:	4651      	mov	r1, sl
 8007570:	00ca      	lsls	r2, r1, #3
 8007572:	4610      	mov	r0, r2
 8007574:	4619      	mov	r1, r3
 8007576:	4603      	mov	r3, r0
 8007578:	4642      	mov	r2, r8
 800757a:	189b      	adds	r3, r3, r2
 800757c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007580:	464b      	mov	r3, r9
 8007582:	460a      	mov	r2, r1
 8007584:	eb42 0303 	adc.w	r3, r2, r3
 8007588:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800758c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007596:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007598:	f04f 0200 	mov.w	r2, #0
 800759c:	f04f 0300 	mov.w	r3, #0
 80075a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80075a4:	4649      	mov	r1, r9
 80075a6:	008b      	lsls	r3, r1, #2
 80075a8:	4641      	mov	r1, r8
 80075aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ae:	4641      	mov	r1, r8
 80075b0:	008a      	lsls	r2, r1, #2
 80075b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80075b6:	f7f9 f919 	bl	80007ec <__aeabi_uldivmod>
 80075ba:	4602      	mov	r2, r0
 80075bc:	460b      	mov	r3, r1
 80075be:	4611      	mov	r1, r2
 80075c0:	4b38      	ldr	r3, [pc, #224]	@ (80076a4 <UART_SetConfig+0x4e4>)
 80075c2:	fba3 2301 	umull	r2, r3, r3, r1
 80075c6:	095b      	lsrs	r3, r3, #5
 80075c8:	2264      	movs	r2, #100	@ 0x64
 80075ca:	fb02 f303 	mul.w	r3, r2, r3
 80075ce:	1acb      	subs	r3, r1, r3
 80075d0:	011b      	lsls	r3, r3, #4
 80075d2:	3332      	adds	r3, #50	@ 0x32
 80075d4:	4a33      	ldr	r2, [pc, #204]	@ (80076a4 <UART_SetConfig+0x4e4>)
 80075d6:	fba2 2303 	umull	r2, r3, r2, r3
 80075da:	095b      	lsrs	r3, r3, #5
 80075dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80075e0:	441c      	add	r4, r3
 80075e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075e6:	2200      	movs	r2, #0
 80075e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80075ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80075ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80075f0:	4642      	mov	r2, r8
 80075f2:	464b      	mov	r3, r9
 80075f4:	1891      	adds	r1, r2, r2
 80075f6:	60b9      	str	r1, [r7, #8]
 80075f8:	415b      	adcs	r3, r3
 80075fa:	60fb      	str	r3, [r7, #12]
 80075fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007600:	4641      	mov	r1, r8
 8007602:	1851      	adds	r1, r2, r1
 8007604:	6039      	str	r1, [r7, #0]
 8007606:	4649      	mov	r1, r9
 8007608:	414b      	adcs	r3, r1
 800760a:	607b      	str	r3, [r7, #4]
 800760c:	f04f 0200 	mov.w	r2, #0
 8007610:	f04f 0300 	mov.w	r3, #0
 8007614:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007618:	4659      	mov	r1, fp
 800761a:	00cb      	lsls	r3, r1, #3
 800761c:	4651      	mov	r1, sl
 800761e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007622:	4651      	mov	r1, sl
 8007624:	00ca      	lsls	r2, r1, #3
 8007626:	4610      	mov	r0, r2
 8007628:	4619      	mov	r1, r3
 800762a:	4603      	mov	r3, r0
 800762c:	4642      	mov	r2, r8
 800762e:	189b      	adds	r3, r3, r2
 8007630:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007632:	464b      	mov	r3, r9
 8007634:	460a      	mov	r2, r1
 8007636:	eb42 0303 	adc.w	r3, r2, r3
 800763a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800763c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	663b      	str	r3, [r7, #96]	@ 0x60
 8007646:	667a      	str	r2, [r7, #100]	@ 0x64
 8007648:	f04f 0200 	mov.w	r2, #0
 800764c:	f04f 0300 	mov.w	r3, #0
 8007650:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007654:	4649      	mov	r1, r9
 8007656:	008b      	lsls	r3, r1, #2
 8007658:	4641      	mov	r1, r8
 800765a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800765e:	4641      	mov	r1, r8
 8007660:	008a      	lsls	r2, r1, #2
 8007662:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007666:	f7f9 f8c1 	bl	80007ec <__aeabi_uldivmod>
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	4b0d      	ldr	r3, [pc, #52]	@ (80076a4 <UART_SetConfig+0x4e4>)
 8007670:	fba3 1302 	umull	r1, r3, r3, r2
 8007674:	095b      	lsrs	r3, r3, #5
 8007676:	2164      	movs	r1, #100	@ 0x64
 8007678:	fb01 f303 	mul.w	r3, r1, r3
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	011b      	lsls	r3, r3, #4
 8007680:	3332      	adds	r3, #50	@ 0x32
 8007682:	4a08      	ldr	r2, [pc, #32]	@ (80076a4 <UART_SetConfig+0x4e4>)
 8007684:	fba2 2303 	umull	r2, r3, r2, r3
 8007688:	095b      	lsrs	r3, r3, #5
 800768a:	f003 020f 	and.w	r2, r3, #15
 800768e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4422      	add	r2, r4
 8007696:	609a      	str	r2, [r3, #8]
}
 8007698:	bf00      	nop
 800769a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800769e:	46bd      	mov	sp, r7
 80076a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076a4:	51eb851f 	.word	0x51eb851f

080076a8 <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>:
#define CMD_HEAD1           0x5A
#define CMD_HEAD2           0xA5
#define CMD_WRITE           0x82
#define CMD_READ            0x83

DwinDgus::DwinDgus(UART_HandleTypeDef *huartx,DMA_HandleTypeDef *hdma_usartx_rx)
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	607a      	str	r2, [r7, #4]
    : _huart(huartx), _hdma_rx(hdma_usartx_rx)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	68ba      	ldr	r2, [r7, #8]
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	605a      	str	r2, [r3, #4]
 80076c0:	68f9      	ldr	r1, [r7, #12]
 80076c2:	f04f 0200 	mov.w	r2, #0
 80076c6:	f04f 0300 	mov.w	r3, #0
 80076ca:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
{
	HAL_UARTEx_ReceiveToIdle_DMA(this->_huart,this->RxData, 32);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	3308      	adds	r3, #8
 80076ee:	2220      	movs	r2, #32
 80076f0:	4619      	mov	r1, r3
 80076f2:	f7fe fe77 	bl	80063e4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(this->_hdma_rx,DMA_IT_HT);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f022 0208 	bic.w	r2, r2, #8
 8007708:	601a      	str	r2, [r3, #0]

}
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4618      	mov	r0, r3
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <_ZN8DwinDgus18set_pos_from_valueEtt>:

#define BASE_VALUE 0x1000


void DwinDgus::set_pos_from_value(uint16_t add,uint16_t data)
{
 8007714:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007718:	b088      	sub	sp, #32
 800771a:	af00      	add	r7, sp, #0
 800771c:	6178      	str	r0, [r7, #20]
 800771e:	460b      	mov	r3, r1
 8007720:	827b      	strh	r3, [r7, #18]
 8007722:	4613      	mov	r3, r2
 8007724:	823b      	strh	r3, [r7, #16]
	uint16_t index = (add - 0x1000) >> 2;
 8007726:	8a7b      	ldrh	r3, [r7, #18]
 8007728:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 800772c:	109b      	asrs	r3, r3, #2
 800772e:	83fb      	strh	r3, [r7, #30]
	if (index > Count_Point ) return;
 8007730:	8bfb      	ldrh	r3, [r7, #30]
 8007732:	2b25      	cmp	r3, #37	@ 0x25
 8007734:	d84c      	bhi.n	80077d0 <_ZN8DwinDgus18set_pos_from_valueEtt+0xbc>
	if (data){
 8007736:	8a3b      	ldrh	r3, [r7, #16]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d023      	beq.n	8007784 <_ZN8DwinDgus18set_pos_from_valueEtt+0x70>
		this->pos_state |= (1ULL << index);
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8007742:	8bf9      	ldrh	r1, [r7, #30]
 8007744:	f04f 0201 	mov.w	r2, #1
 8007748:	f04f 0300 	mov.w	r3, #0
 800774c:	f1a1 0620 	sub.w	r6, r1, #32
 8007750:	f1c1 0020 	rsb	r0, r1, #32
 8007754:	fa03 f901 	lsl.w	r9, r3, r1
 8007758:	fa02 f606 	lsl.w	r6, r2, r6
 800775c:	ea49 0906 	orr.w	r9, r9, r6
 8007760:	fa22 f000 	lsr.w	r0, r2, r0
 8007764:	ea49 0900 	orr.w	r9, r9, r0
 8007768:	fa02 f801 	lsl.w	r8, r2, r1
 800776c:	ea44 0308 	orr.w	r3, r4, r8
 8007770:	60bb      	str	r3, [r7, #8]
 8007772:	ea45 0309 	orr.w	r3, r5, r9
 8007776:	60fb      	str	r3, [r7, #12]
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800777e:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 8007782:	e026      	b.n	80077d2 <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	}
	else {
		this->pos_state &= ~(1ULL << index);
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	@ 0x30
 800778a:	8bf9      	ldrh	r1, [r7, #30]
 800778c:	f04f 0201 	mov.w	r2, #1
 8007790:	f04f 0300 	mov.w	r3, #0
 8007794:	f1a1 0620 	sub.w	r6, r1, #32
 8007798:	f1c1 0020 	rsb	r0, r1, #32
 800779c:	fa03 f501 	lsl.w	r5, r3, r1
 80077a0:	fa02 f606 	lsl.w	r6, r2, r6
 80077a4:	4335      	orrs	r5, r6
 80077a6:	fa22 f000 	lsr.w	r0, r2, r0
 80077aa:	4305      	orrs	r5, r0
 80077ac:	fa02 f401 	lsl.w	r4, r2, r1
 80077b0:	ea6f 0a04 	mvn.w	sl, r4
 80077b4:	ea6f 0b05 	mvn.w	fp, r5
 80077b8:	ea08 030a 	and.w	r3, r8, sl
 80077bc:	603b      	str	r3, [r7, #0]
 80077be:	ea09 030b 	and.w	r3, r9, fp
 80077c2:	607b      	str	r3, [r7, #4]
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80077ca:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 80077ce:	e000      	b.n	80077d2 <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	if (index > Count_Point ) return;
 80077d0:	bf00      	nop
	}

}
 80077d2:	3720      	adds	r7, #32
 80077d4:	46bd      	mov	sp, r7
 80077d6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80077da:	4770      	bx	lr

080077dc <_ZN8DwinDgus13CMD_READ_FuncEv>:

void DwinDgus::CMD_READ_Func(){
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
	if(this->RxData[2]==0x06){
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	7a9b      	ldrb	r3, [r3, #10]
 80077e8:	2b06      	cmp	r3, #6
 80077ea:	d147      	bne.n	800787c <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		uint16_t Add=this->RxData[4]<<8|this->RxData[5];
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	7b1b      	ldrb	r3, [r3, #12]
 80077f0:	021b      	lsls	r3, r3, #8
 80077f2:	b21a      	sxth	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	7b5b      	ldrb	r3, [r3, #13]
 80077f8:	b21b      	sxth	r3, r3
 80077fa:	4313      	orrs	r3, r2
 80077fc:	b21b      	sxth	r3, r3
 80077fe:	81fb      	strh	r3, [r7, #14]
		uint16_t Data=this->RxData[8];
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	7c1b      	ldrb	r3, [r3, #16]
 8007804:	81bb      	strh	r3, [r7, #12]
		if ((Add >=BASE_VALUE)&&(Add != Add_Send)){
 8007806:	89fb      	ldrh	r3, [r7, #14]
 8007808:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800780c:	d326      	bcc.n	800785c <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
 800780e:	89fb      	ldrh	r3, [r7, #14]
 8007810:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8007814:	d022      	beq.n	800785c <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
			if (Data) this->point_count_new++;
 8007816:	89bb      	ldrh	r3, [r7, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d008      	beq.n	800782e <_ZN8DwinDgus13CMD_READ_FuncEv+0x52>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007822:	3301      	adds	r3, #1
 8007824:	b2da      	uxtb	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800782c:	e00f      	b.n	800784e <_ZN8DwinDgus13CMD_READ_FuncEv+0x72>
			else {
				this->point_count_old-=2;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007834:	3b02      	subs	r3, #2
 8007836:	b2da      	uxtb	r2, r3
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
				this->point_count_new--;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007844:	3b01      	subs	r3, #1
 8007846:	b2da      	uxtb	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			}
			set_pos_from_value(Add,Data);
 800784e:	89ba      	ldrh	r2, [r7, #12]
 8007850:	89fb      	ldrh	r3, [r7, #14]
 8007852:	4619      	mov	r1, r3
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f7ff ff5d 	bl	8007714 <_ZN8DwinDgus18set_pos_from_valueEtt>
		else if (Add==Add_Send){
			this->point_count_new++;
			this->Flag_send=true;
		}
	}
}
 800785a:	e00f      	b.n	800787c <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		else if (Add==Add_Send){
 800785c:	89fb      	ldrh	r3, [r7, #14]
 800785e:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8007862:	d10b      	bne.n	800787c <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
			this->point_count_new++;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800786a:	3301      	adds	r3, #1
 800786c:	b2da      	uxtb	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			this->Flag_send=true;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
}
 800787c:	bf00      	nop
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <_ZN8DwinDgus22handled_data_interruptEv>:


void DwinDgus::handled_data_interrupt(){
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
	this->point_count_old++;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007892:	3301      	adds	r3, #1
 8007894:	b2da      	uxtb	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	if ((this->RxData[0]==CMD_HEAD1)&&(this->RxData[1]==CMD_HEAD2)){
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	7a1b      	ldrb	r3, [r3, #8]
 80078a0:	2b5a      	cmp	r3, #90	@ 0x5a
 80078a2:	d10f      	bne.n	80078c4 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	7a5b      	ldrb	r3, [r3, #9]
 80078a8:	2ba5      	cmp	r3, #165	@ 0xa5
 80078aa:	d10b      	bne.n	80078c4 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
		switch(this->RxData[3]){
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	7adb      	ldrb	r3, [r3, #11]
 80078b0:	2b82      	cmp	r3, #130	@ 0x82
 80078b2:	d006      	beq.n	80078c2 <_ZN8DwinDgus22handled_data_interruptEv+0x3e>
 80078b4:	2b83      	cmp	r3, #131	@ 0x83
 80078b6:	d000      	beq.n	80078ba <_ZN8DwinDgus22handled_data_interruptEv+0x36>
		case CMD_READ:
			CMD_READ_Func();
			break;
		}
	}
}
 80078b8:	e004      	b.n	80078c4 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			CMD_READ_Func();
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7ff ff8e 	bl	80077dc <_ZN8DwinDgus13CMD_READ_FuncEv>
			break;
 80078c0:	e000      	b.n	80078c4 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			break;
 80078c2:	bf00      	nop
}
 80078c4:	bf00      	nop
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <_ZN8DwinDgus7beepHMIEv>:

void DwinDgus::beepHMI() {
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
    _sendBuffer[0] = 0x5A;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	225a      	movs	r2, #90	@ 0x5a
 80078d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = 0xA5;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	22a5      	movs	r2, #165	@ 0xa5
 80078e0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2205      	movs	r2, #5
 80078e8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = 0x82;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2282      	movs	r2, #130	@ 0x82
 80078f0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = 0x00;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = 0xA0;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	22a0      	movs	r2, #160	@ 0xa0
 8007900:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = 0x00;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = 0x7D;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	227d      	movs	r2, #125	@ 0x7d
 8007910:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6818      	ldr	r0, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	3328      	adds	r3, #40	@ 0x28
 800791c:	2208      	movs	r2, #8
 800791e:	4619      	mov	r1, r3
 8007920:	f7fe fce4 	bl	80062ec <HAL_UART_Transmit_DMA>

}
 8007924:	bf00      	nop
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <_ZN8DwinDgus5setVPEtt>:

void DwinDgus::setVP(uint16_t address, uint16_t data) {
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	460b      	mov	r3, r1
 8007936:	807b      	strh	r3, [r7, #2]
 8007938:	4613      	mov	r3, r2
 800793a:	803b      	strh	r3, [r7, #0]
    _sendBuffer[0] = CMD_HEAD1;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	225a      	movs	r2, #90	@ 0x5a
 8007940:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = CMD_HEAD2;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	22a5      	movs	r2, #165	@ 0xa5
 8007948:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2205      	movs	r2, #5
 8007950:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = CMD_WRITE;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2282      	movs	r2, #130	@ 0x82
 8007958:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = (address >> 8) & 0xFF;
 800795c:	887b      	ldrh	r3, [r7, #2]
 800795e:	0a1b      	lsrs	r3, r3, #8
 8007960:	b29b      	uxth	r3, r3
 8007962:	b2da      	uxtb	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = address & 0xFF;
 800796a:	887b      	ldrh	r3, [r7, #2]
 800796c:	b2da      	uxtb	r2, r3
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = (data >> 8) & 0xFF;
 8007974:	883b      	ldrh	r3, [r7, #0]
 8007976:	0a1b      	lsrs	r3, r3, #8
 8007978:	b29b      	uxth	r3, r3
 800797a:	b2da      	uxtb	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = data & 0xFF;
 8007982:	883b      	ldrh	r3, [r7, #0]
 8007984:	b2da      	uxtb	r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6818      	ldr	r0, [r3, #0]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	3328      	adds	r3, #40	@ 0x28
 8007994:	2208      	movs	r2, #8
 8007996:	4619      	mov	r1, r3
 8007998:	f7fe fca8 	bl	80062ec <HAL_UART_Transmit_DMA>

}
 800799c:	bf00      	nop
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <Robot_GetTheta>:
    {88, 49, 9, 29}  // Bit 36
};


RobotTheta_t* Robot_GetTheta(uint8_t index)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	4603      	mov	r3, r0
 80079ac:	71fb      	strb	r3, [r7, #7]
    if (index >= ROBOT_MAX_BIT)
 80079ae:	79fb      	ldrb	r3, [r7, #7]
 80079b0:	2b24      	cmp	r3, #36	@ 0x24
 80079b2:	d901      	bls.n	80079b8 <Robot_GetTheta+0x14>
    {
        return NULL;   // trnh truy cp sai
 80079b4:	2300      	movs	r3, #0
 80079b6:	e003      	b.n	80079c0 <Robot_GetTheta+0x1c>
    }

    return &thetaTable[index];
 80079b8:	79fb      	ldrb	r3, [r7, #7]
 80079ba:	00db      	lsls	r3, r3, #3
 80079bc:	4a03      	ldr	r2, [pc, #12]	@ (80079cc <Robot_GetTheta+0x28>)
 80079be:	4413      	add	r3, r2
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr
 80079cc:	2000000c 	.word	0x2000000c

080079d0 <_ZL4iabsl>:

#include "STEP.h"


static inline int32_t iabs(int32_t x)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
    return (x < 0) ? -x : x;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	bfb8      	it	lt
 80079de:	425b      	neglt	r3, r3
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <_ZN4STEP8dir_stepEh>:




//////////////////////////////OKKKKK///////////////////////////////////////
void STEP::dir_step(uint8_t dir){this->_dir_port->BSRR = dir ? (1U << this->_dir_pin ) : (1U << (this->_dir_pin + 16));}
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	460b      	mov	r3, r1
 80079f6:	70fb      	strb	r3, [r7, #3]
 80079f8:	78fb      	ldrb	r3, [r7, #3]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d005      	beq.n	8007a0a <_ZN4STEP8dir_stepEh+0x1e>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	8b9b      	ldrh	r3, [r3, #28]
 8007a02:	461a      	mov	r2, r3
 8007a04:	2301      	movs	r3, #1
 8007a06:	4093      	lsls	r3, r2
 8007a08:	e005      	b.n	8007a16 <_ZN4STEP8dir_stepEh+0x2a>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	8b9b      	ldrh	r3, [r3, #28]
 8007a0e:	3310      	adds	r3, #16
 8007a10:	2201      	movs	r2, #1
 8007a12:	fa02 f303 	lsl.w	r3, r2, r3
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	6992      	ldr	r2, [r2, #24]
 8007a1a:	6193      	str	r3, [r2, #24]
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <_ZN4STEP17update_As5600_curEl>:
#define AS5600_HALF       2048



void STEP::update_As5600_cur(int32_t value)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]

	if (!(this->Flags.flag_angle_init)){
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	7f9b      	ldrb	r3, [r3, #30]
 8007a36:	f083 0301 	eor.w	r3, r3, #1
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d009      	beq.n	8007a54 <_ZN4STEP17update_As5600_curEl+0x2c>
		this->Flags.flag_angle_init=true;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2201      	movs	r2, #1
 8007a44:	779a      	strb	r2, [r3, #30]
		this->STEPx.angle_as56_init=value;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	625a      	str	r2, [r3, #36]	@ 0x24
		this->STEPx.angle_as56_last=value;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	683a      	ldr	r2, [r7, #0]
 8007a50:	62da      	str	r2, [r3, #44]	@ 0x2c
		return;
 8007a52:	e01e      	b.n	8007a92 <_ZN4STEP17update_As5600_curEl+0x6a>
	}



    int32_t delta = (int32_t)value - (int32_t)this->STEPx.angle_as56_last;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	60fb      	str	r3, [r7, #12]

    // x l wrap
    if (delta > AS5600_HALF)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a64:	dd04      	ble.n	8007a70 <_ZN4STEP17update_As5600_curEl+0x48>
        delta -= AS5600_RESOLUTION;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8007a6c:	60fb      	str	r3, [r7, #12]
 8007a6e:	e007      	b.n	8007a80 <_ZN4STEP17update_As5600_curEl+0x58>
    else if (delta < -AS5600_HALF)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8007a76:	da03      	bge.n	8007a80 <_ZN4STEP17update_As5600_curEl+0x58>
        delta += AS5600_RESOLUTION;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a7e:	60fb      	str	r3, [r7, #12]

    this->STEPx.angle_as56_cur += delta;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	441a      	add	r2, r3
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	631a      	str	r2, [r3, #48]	@ 0x30
    this->STEPx.angle_as56_last = value;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	683a      	ldr	r2, [r7, #0]
 8007a90:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8007a92:	3714      	adds	r7, #20
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <_ZN4STEP20STEP_set_dir_as_stepEbb>:


void STEP::STEP_set_dir_as_step(bool dir,bool dir_As)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	70fb      	strb	r3, [r7, #3]
 8007aa8:	4613      	mov	r3, r2
 8007aaa:	70bb      	strb	r3, [r7, #2]
	this->dir_Stepx=dir;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	78fa      	ldrb	r2, [r7, #3]
 8007ab0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
	this->dir_AS=dir_As;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	78ba      	ldrb	r2, [r7, #2]
 8007ab8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <_ZN4STEP13setStepPeriodEm>:

////////MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM


/////////////////// CO THE CHINH SUA UPDATE//////////////////////////////
void STEP::setStepPeriod(uint32_t period) {
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]

    const uint32_t MIN_PERIOD_US = 50; // gii hn min
 8007ad2:	2332      	movs	r3, #50	@ 0x32
 8007ad4:	60fb      	str	r3, [r7, #12]
    if(period < MIN_PERIOD_US) period = MIN_PERIOD_US;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	2b31      	cmp	r3, #49	@ 0x31
 8007ada:	d801      	bhi.n	8007ae0 <_ZN4STEP13setStepPeriodEm+0x18>
 8007adc:	2332      	movs	r3, #50	@ 0x32
 8007ade:	603b      	str	r3, [r7, #0]
    step_period_us = period/50;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	4a06      	ldr	r2, [pc, #24]	@ (8007afc <_ZN4STEP13setStepPeriodEm+0x34>)
 8007ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ae8:	091a      	lsrs	r2, r3, #4
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007aee:	bf00      	nop
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	51eb851f 	.word	0x51eb851f

08007b00 <_ZN4STEP10update_ISREv>:
////////MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM

void STEP::update_ISR(){
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
	if(!is_enable_step) return;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	f083 0301 	eor.w	r3, r3, #1
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f040 808b 	bne.w	8007c32 <_ZN4STEP10update_ISREv+0x132>

	if((remain == 0)&&(this->Status_Step==STEP_CLOSED)){
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d109      	bne.n	8007b38 <_ZN4STEP10update_ISREv+0x38>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8007b2a:	2b02      	cmp	r3, #2
 8007b2c:	d104      	bne.n	8007b38 <_ZN4STEP10update_ISREv+0x38>
		is_enable_step=false;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
		return;
 8007b36:	e083      	b.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
	}

    if(step_period_us == 0) return;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d07a      	beq.n	8007c36 <_ZN4STEP10update_ISREv+0x136>
    step_timer++;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b44:	1c5a      	adds	r2, r3, #1
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	65da      	str	r2, [r3, #92]	@ 0x5c
    if(step_timer >= step_period_us) {
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b52:	429a      	cmp	r2, r3
 8007b54:	bf2c      	ite	cs
 8007b56:	2301      	movcs	r3, #1
 8007b58:	2300      	movcc	r3, #0
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d06f      	beq.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
        step_timer = 0;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	65da      	str	r2, [r3, #92]	@ 0x5c
        step_state ^= 1;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	f083 0301 	eor.w	r3, r3, #1
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	bf14      	ite	ne
 8007b78:	2301      	movne	r3, #1
 8007b7a:	2300      	moveq	r3, #0
 8007b7c:	b2da      	uxtb	r2, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        this->_step_port->BSRR = step_state ? (1U << this->_step_pin) : (1U << (this->_step_pin+16));
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d005      	beq.n	8007b9c <_ZN4STEP10update_ISREv+0x9c>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	8a9b      	ldrh	r3, [r3, #20]
 8007b94:	461a      	mov	r2, r3
 8007b96:	2301      	movs	r3, #1
 8007b98:	4093      	lsls	r3, r2
 8007b9a:	e005      	b.n	8007ba8 <_ZN4STEP10update_ISREv+0xa8>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	8a9b      	ldrh	r3, [r3, #20]
 8007ba0:	3310      	adds	r3, #16
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6912      	ldr	r2, [r2, #16]
 8007bac:	6193      	str	r3, [r2, #24]


        if (!step_state) return;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	f083 0301 	eor.w	r3, r3, #1
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d13c      	bne.n	8007c3a <_ZN4STEP10update_ISREv+0x13a>

        if(this->Status_Step==STEP_SETHOME) return;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d039      	beq.n	8007c3e <_ZN4STEP10update_ISREv+0x13e>


        //CLOSED
        if(this->Status_Step==STEP_CLOSED){
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d105      	bne.n	8007be0 <_ZN4STEP10update_ISREv+0xe0>
            	this->remain--;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007bd8:	1e5a      	subs	r2, r3, #1
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	665a      	str	r2, [r3, #100]	@ 0x64
            	return;
 8007bde:	e02f      	b.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
        }

        //OPEN LOOP

        if (this->STEPx.Chieuquayhientai==STEP_DUONG)   this->STEPx.current_step++;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d105      	bne.n	8007bf6 <_ZN4STEP10update_ISREv+0xf6>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007bf4:	e009      	b.n	8007c0a <_ZN4STEP10update_ISREv+0x10a>
        else if (this->STEPx.Chieuquayhientai==STEP_AM) this->STEPx.current_step--;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d104      	bne.n	8007c0a <_ZN4STEP10update_ISREv+0x10a>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c04:	1e5a      	subs	r2, r3, #1
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	64da      	str	r2, [r3, #76]	@ 0x4c

        if (this->STEPx.current_step==this->STEPx.target_step) {this->is_enable_step=false;this->Status_Step=STEP_CLOSED;}
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c12:	429a      	cmp	r2, r3
 8007c14:	bf0c      	ite	eq
 8007c16:	2301      	moveq	r3, #1
 8007c18:	2300      	movne	r3, #0
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00f      	beq.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2202      	movs	r2, #2
 8007c2c:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
 8007c30:	e006      	b.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
	if(!is_enable_step) return;
 8007c32:	bf00      	nop
 8007c34:	e004      	b.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
    if(step_period_us == 0) return;
 8007c36:	bf00      	nop
 8007c38:	e002      	b.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
        if (!step_state) return;
 8007c3a:	bf00      	nop
 8007c3c:	e000      	b.n	8007c40 <_ZN4STEP10update_ISREv+0x140>
        if(this->Status_Step==STEP_SETHOME) return;
 8007c3e:	bf00      	nop

    }
}
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
 8007c4a:	0000      	movs	r0, r0
 8007c4c:	0000      	movs	r0, r0
	...

08007c50 <_ZN4STEP18STEP_set_target_asEl>:
//}

// encoder  step
#define ENC_TO_STEP(e)   ((int32_t)((int64_t)(e) * 19200 / (4096 * 6)))

void STEP::STEP_set_target_as(int32_t target){
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b082      	sub	sp, #8
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
	this->STEPx.angle_as56_tar=target;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	683a      	ldr	r2, [r7, #0]
 8007c5e:	635a      	str	r2, [r3, #52]	@ 0x34

	this->STEPx.angle_kc_candat=this->STEPx.angle_as56_init; //TH NGUY HIEM KHI 2 DIEM NAY NAM TAI BIEN
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	639a      	str	r2, [r3, #56]	@ 0x38



	this->STEPx.current_step=0;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	64da      	str	r2, [r3, #76]	@ 0x4c
	if(!(this->Flags.flag_trang_thaidau_vehome)){
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	7fdb      	ldrb	r3, [r3, #31]
 8007c72:	f083 0301 	eor.w	r3, r3, #1
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d02c      	beq.n	8007cd6 <_ZN4STEP18STEP_set_target_asEl+0x86>

		this->STEPx.angle_as56_cur=0;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	631a      	str	r2, [r3, #48]	@ 0x30
		this->STEPx.angle_cur=0;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	641a      	str	r2, [r3, #64]	@ 0x40

		this->STEPx.target_step=iabs((int32_t)(target * 25/32));
 8007c88:	683a      	ldr	r2, [r7, #0]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4413      	add	r3, r2
 8007c90:	009a      	lsls	r2, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	da00      	bge.n	8007c9a <_ZN4STEP18STEP_set_target_asEl+0x4a>
 8007c98:	331f      	adds	r3, #31
 8007c9a:	115b      	asrs	r3, r3, #5
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7ff fe97 	bl	80079d0 <_ZL4iabsl>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	649a      	str	r2, [r3, #72]	@ 0x48

		this->STEPx.target_step=(int32_t)(STEPx.target_step*0.9);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7f8 fd0b 	bl	80006c8 <__aeabi_i2d>
 8007cb2:	a325      	add	r3, pc, #148	@ (adr r3, 8007d48 <_ZN4STEP18STEP_set_target_asEl+0xf8>)
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f7f8 fa8a 	bl	80001d0 <__aeabi_dmul>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	f7f8 fd6a 	bl	800079c <__aeabi_d2iz>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	649a      	str	r2, [r3, #72]	@ 0x48
		//this->STEPx.target_step=500;
		this->Flags.flag_trang_thaidau_vehome=true;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	77da      	strb	r2, [r3, #31]
 8007cd4:	e025      	b.n	8007d22 <_ZN4STEP18STEP_set_target_asEl+0xd2>

	}
	else {
		//TARGET AM HOAC DUONG
		this->STEPx.target_step=iabs((int32_t)((target-this->STEPx.angle_cur)*25/32));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cda:	683a      	ldr	r2, [r7, #0]
 8007cdc:	1ad2      	subs	r2, r2, r3
 8007cde:	4613      	mov	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	4413      	add	r3, r2
 8007ce4:	009a      	lsls	r2, r3, #2
 8007ce6:	4413      	add	r3, r2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	da00      	bge.n	8007cee <_ZN4STEP18STEP_set_target_asEl+0x9e>
 8007cec:	331f      	adds	r3, #31
 8007cee:	115b      	asrs	r3, r3, #5
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f7ff fe6d 	bl	80079d0 <_ZL4iabsl>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	649a      	str	r2, [r3, #72]	@ 0x48
		this->STEPx.target_step=(int32_t)(STEPx.target_step*0.9);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7f8 fce1 	bl	80006c8 <__aeabi_i2d>
 8007d06:	a310      	add	r3, pc, #64	@ (adr r3, 8007d48 <_ZN4STEP18STEP_set_target_asEl+0xf8>)
 8007d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0c:	f7f8 fa60 	bl	80001d0 <__aeabi_dmul>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4610      	mov	r0, r2
 8007d16:	4619      	mov	r1, r3
 8007d18:	f7f8 fd40 	bl	800079c <__aeabi_d2iz>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	649a      	str	r2, [r3, #72]	@ 0x48
		//this->STEPx.target_step=500;
	}
	this->Status_Step=STEP_OPEN_LOOP;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2201      	movs	r2, #1
 8007d26:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
	//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
	this->Flags.flag_set_dir=false;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 2020 	strb.w	r2, [r3, #32]
	this->Flags.flag_set_chieu_openloop=false;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM

	STEP_OPENLOOP();
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 f8de 	bl	8007efc <_ZN4STEP13STEP_OPENLOOPEv>
}
 8007d40:	bf00      	nop
 8007d42:	3708      	adds	r7, #8
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	cccccccd 	.word	0xcccccccd
 8007d4c:	3feccccc 	.word	0x3feccccc

08007d50 <_ZN4STEP21STEP_set_home_triggerEv>:

void STEP::STEP_set_home_trigger(void){
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
	this->Flags.flag_trang_thaidau_vehome=false;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	77da      	strb	r2, [r3, #31]
	this->Flags.flag_angle_init=false;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	779a      	strb	r2, [r3, #30]
	//this->is_enable_step=false;
	//this->STEPx.angle_as56_cur=0;
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <_ZN4STEP15STEP_CLOSEDLOOPEv>:
#define STEP_PER_ENC   (25.0f / 32.0f)   // encoder -> step
#define ENC_PER_STEP   (32.0f / 25.0f)   // step -> encoder

/////////////////////////// CLOSED LOOP ///////////////////////////
void STEP::STEP_CLOSEDLOOP()
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b08a      	sub	sp, #40	@ 0x28
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
    if (Status_Step != STEP_CLOSED) return;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	f040 80b3 	bne.w	8007eea <_ZN4STEP15STEP_CLOSEDLOOPEv+0x17a>
  __ASM volatile ("cpsid i" : : : "memory");
 8007d84:	b672      	cpsid	i
}
 8007d86:	bf00      	nop

    int32_t tmp;
    __disable_irq();
    tmp = remain;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 8007d8e:	b662      	cpsie	i
}
 8007d90:	bf00      	nop
    __enable_irq();

    int32_t enc_raw = STEPx.angle_as56_cur;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d96:	61bb      	str	r3, [r7, #24]

    // step -> encoder
    tmp = (int32_t)(tmp * ENC_PER_STEP);
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	ee07 3a90 	vmov	s15, r3
 8007d9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007da2:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8007ef8 <_ZN4STEP15STEP_CLOSEDLOOPEv+0x188>
 8007da6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007daa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007dae:	ee17 3a90 	vmov	r3, s15
 8007db2:	61fb      	str	r3, [r7, #28]

    if (dir_AS) STEPx.angle_est = enc_raw + tmp;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d005      	beq.n	8007dca <_ZN4STEP15STEP_CLOSEDLOOPEv+0x5a>
 8007dbe:	69ba      	ldr	r2, [r7, #24]
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	441a      	add	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007dc8:	e004      	b.n	8007dd4 <_ZN4STEP15STEP_CLOSEDLOOPEv+0x64>
    else        STEPx.angle_est = enc_raw - tmp;
 8007dca:	69ba      	ldr	r2, [r7, #24]
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	1ad2      	subs	r2, r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	63da      	str	r2, [r3, #60]	@ 0x3c

    int32_t error_enc = STEPx.angle_as56_tar - STEPx.angle_est;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ddc:	1ad3      	subs	r3, r2, r3
 8007dde:	617b      	str	r3, [r7, #20]
    int32_t error_ee  = STEPx.angle_as56_tar - enc_raw;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	613b      	str	r3, [r7, #16]

    /* ===== DONE CHECK (ENCODER THT) ===== */
    if (iabs(error_ee) < 3) {
 8007dea:	6938      	ldr	r0, [r7, #16]
 8007dec:	f7ff fdf0 	bl	80079d0 <_ZL4iabsl>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b02      	cmp	r3, #2
 8007df4:	bfd4      	ite	le
 8007df6:	2301      	movle	r3, #1
 8007df8:	2300      	movgt	r3, #0
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d017      	beq.n	8007e30 <_ZN4STEP15STEP_CLOSEDLOOPEv+0xc0>
        stable_cnt++;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e04:	1c5a      	adds	r2, r3, #1
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	66da      	str	r2, [r3, #108]	@ 0x6c
        if (stable_cnt >= 10) {
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e0e:	2b09      	cmp	r3, #9
 8007e10:	dd6d      	ble.n	8007eee <_ZN4STEP15STEP_CLOSEDLOOPEv+0x17e>
            Status_Step = STEP_DONE;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2203      	movs	r2, #3
 8007e16:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
            is_enable_step = false;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
            remain = 0;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	665a      	str	r2, [r3, #100]	@ 0x64
            stable_cnt = 0;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	66da      	str	r2, [r3, #108]	@ 0x6c
        }
        return;
 8007e2e:	e05e      	b.n	8007eee <_ZN4STEP15STEP_CLOSEDLOOPEv+0x17e>
    } else {
        stable_cnt = 0;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* ===== CONTROL ===== */
    float error_step = error_enc * STEP_PER_ENC;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	ee07 3a90 	vmov	s15, r3
 8007e3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e40:	eeb6 7a09 	vmov.f32	s14, #105	@ 0x3f480000  0.7812500
 8007e44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e48:	edc7 7a03 	vstr	s15, [r7, #12]

    int32_t step_cmd = 0;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (error_step > 1.0f)       step_cmd = 1;
 8007e50:	edd7 7a03 	vldr	s15, [r7, #12]
 8007e54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e60:	dd02      	ble.n	8007e68 <_ZN4STEP15STEP_CLOSEDLOOPEv+0xf8>
 8007e62:	2301      	movs	r3, #1
 8007e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e66:	e00c      	b.n	8007e82 <_ZN4STEP15STEP_CLOSEDLOOPEv+0x112>
    else if (error_step < -1.0f) step_cmd = -1;
 8007e68:	edd7 7a03 	vldr	s15, [r7, #12]
 8007e6c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e78:	d400      	bmi.n	8007e7c <_ZN4STEP15STEP_CLOSEDLOOPEv+0x10c>
    else return;
 8007e7a:	e039      	b.n	8007ef0 <_ZN4STEP15STEP_CLOSEDLOOPEv+0x180>
    else if (error_step < -1.0f) step_cmd = -1;
 8007e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e80:	627b      	str	r3, [r7, #36]	@ 0x24

    bool dir = this->dir_Stepx;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007e88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (step_cmd < 0)  dir = !dir;
 8007e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	da05      	bge.n	8007e9e <_ZN4STEP15STEP_CLOSEDLOOPEv+0x12e>
 8007e92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007e96:	f083 0301 	eor.w	r3, r3, #1
 8007e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (!this->dir_AS) dir = !dir;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8007ea4:	f083 0301 	eor.w	r3, r3, #1
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d005      	beq.n	8007eba <_ZN4STEP15STEP_CLOSEDLOOPEv+0x14a>
 8007eae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007eb2:	f083 0301 	eor.w	r3, r3, #1
 8007eb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    dir_step(dir);
 8007eba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f7ff fd93 	bl	80079ec <_ZN4STEP8dir_stepEh>
  __ASM volatile ("cpsid i" : : : "memory");
 8007ec6:	b672      	cpsid	i
}
 8007ec8:	bf00      	nop

    __disable_irq();
    remain += iabs(step_cmd);
 8007eca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007ecc:	f7ff fd80 	bl	80079d0 <_ZL4iabsl>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ed6:	441a      	add	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	665a      	str	r2, [r3, #100]	@ 0x64
  __ASM volatile ("cpsie i" : : : "memory");
 8007edc:	b662      	cpsie	i
}
 8007ede:	bf00      	nop
    __enable_irq();

    is_enable_step = true;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8007ee8:	e002      	b.n	8007ef0 <_ZN4STEP15STEP_CLOSEDLOOPEv+0x180>
    if (Status_Step != STEP_CLOSED) return;
 8007eea:	bf00      	nop
 8007eec:	e000      	b.n	8007ef0 <_ZN4STEP15STEP_CLOSEDLOOPEv+0x180>
        return;
 8007eee:	bf00      	nop
}
 8007ef0:	3728      	adds	r7, #40	@ 0x28
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	3fa3d70a 	.word	0x3fa3d70a

08007efc <_ZN4STEP13STEP_OPENLOOPEv>:




void STEP::STEP_OPENLOOP(){
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b082      	sub	sp, #8
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
	//OPEN LOOP
	if(!Flags.flag_set_chieu_openloop){
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007f0a:	f083 0301 	eor.w	r3, r3, #1
 8007f0e:	b2db      	uxtb	r3, r3
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d04b      	beq.n	8007fac <_ZN4STEP13STEP_OPENLOOPEv+0xb0>
		if(this->Status_Step==STEP_OPEN_LOOP){
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d146      	bne.n	8007fac <_ZN4STEP13STEP_OPENLOOPEv+0xb0>
			//QUAY THEO CHIEU DUONG THIEU GOC
			if (this->STEPx.current_step < this->STEPx.target_step){
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f26:	429a      	cmp	r2, r3
 8007f28:	bfb4      	ite	lt
 8007f2a:	2301      	movlt	r3, #1
 8007f2c:	2300      	movge	r3, #0
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d016      	beq.n	8007f62 <_ZN4STEP13STEP_OPENLOOPEv+0x66>
				//THIEU GOC THI QUAY THEO CHIEU DUONG
				if(this->dir_Stepx) dir_step(true);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d004      	beq.n	8007f48 <_ZN4STEP13STEP_OPENLOOPEv+0x4c>
 8007f3e:	2101      	movs	r1, #1
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f7ff fd53 	bl	80079ec <_ZN4STEP8dir_stepEh>
 8007f46:	e003      	b.n	8007f50 <_ZN4STEP13STEP_OPENLOOPEv+0x54>
				else dir_step(false);
 8007f48:	2100      	movs	r1, #0
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7ff fd4e 	bl	80079ec <_ZN4STEP8dir_stepEh>
				this->STEPx.Chieuquayhientai=STEP_DUONG;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				this->is_enable_step=true;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8007f60:	e020      	b.n	8007fa4 <_ZN4STEP13STEP_OPENLOOPEv+0xa8>

			}
			else if (this->STEPx.current_step > this->STEPx.target_step){
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	bfcc      	ite	gt
 8007f6e:	2301      	movgt	r3, #1
 8007f70:	2300      	movle	r3, #0
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d015      	beq.n	8007fa4 <_ZN4STEP13STEP_OPENLOOPEv+0xa8>

				//DU GOC GOC THI QUAY THEO CHIEU AM
				if(this->dir_Stepx) dir_step(false);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d004      	beq.n	8007f8c <_ZN4STEP13STEP_OPENLOOPEv+0x90>
 8007f82:	2100      	movs	r1, #0
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f7ff fd31 	bl	80079ec <_ZN4STEP8dir_stepEh>
 8007f8a:	e003      	b.n	8007f94 <_ZN4STEP13STEP_OPENLOOPEv+0x98>
				else dir_step(true);
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7ff fd2c 	bl	80079ec <_ZN4STEP8dir_stepEh>
				this->STEPx.Chieuquayhientai=STEP_AM;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				this->is_enable_step=true;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

			}
			Flags.flag_set_chieu_openloop=true;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		}
	}

}
 8007fac:	bf00      	nop
 8007fae:	3708      	adds	r7, #8
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <Home_Update_All>:
    { GPIOE, GPIOE, 0, 1},   // STEP 3
    { GPIOB, GPIOB, 9, 8}    // DC MOTOR
};

void Home_Update_All(void)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
    for (int i = 0; i < SET_HOME_COUNT; i++)
 8007fba:	2300      	movs	r3, #0
 8007fbc:	607b      	str	r3, [r7, #4]
 8007fbe:	e089      	b.n	80080d4 <Home_Update_All+0x120>
    {
    	 uint8_t status =(SetHomeArr[i].port_input->IDR >> SetHomeArr[i].pin_input) & 0x01;
 8007fc0:	494a      	ldr	r1, [pc, #296]	@ (80080ec <Home_Update_All+0x138>)
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	005b      	lsls	r3, r3, #1
 8007fc8:	4413      	add	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	440b      	add	r3, r1
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6919      	ldr	r1, [r3, #16]
 8007fd2:	4846      	ldr	r0, [pc, #280]	@ (80080ec <Home_Update_All+0x138>)
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	005b      	lsls	r3, r3, #1
 8007fda:	4413      	add	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4403      	add	r3, r0
 8007fe0:	3308      	adds	r3, #8
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	fa21 f303 	lsr.w	r3, r1, r3
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	f003 0301 	and.w	r3, r3, #1
 8007fee:	70fb      	strb	r3, [r7, #3]
        status=(status==0)?1:0;
 8007ff0:	78fb      	ldrb	r3, [r7, #3]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	bf0c      	ite	eq
 8007ff6:	2301      	moveq	r3, #1
 8007ff8:	2300      	movne	r3, #0
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	70fb      	strb	r3, [r7, #3]
        // Update bit-field
        switch(i)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2b03      	cmp	r3, #3
 8008002:	d833      	bhi.n	800806c <Home_Update_All+0xb8>
 8008004:	a201      	add	r2, pc, #4	@ (adr r2, 800800c <Home_Update_All+0x58>)
 8008006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800a:	bf00      	nop
 800800c:	0800801d 	.word	0x0800801d
 8008010:	08008031 	.word	0x08008031
 8008014:	08008045 	.word	0x08008045
 8008018:	08008059 	.word	0x08008059
        {
            case 0: _Flag.flag1 = status; break;
 800801c:	78fb      	ldrb	r3, [r7, #3]
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	b2d9      	uxtb	r1, r3
 8008024:	4a32      	ldr	r2, [pc, #200]	@ (80080f0 <Home_Update_All+0x13c>)
 8008026:	7813      	ldrb	r3, [r2, #0]
 8008028:	f361 0300 	bfi	r3, r1, #0, #1
 800802c:	7013      	strb	r3, [r2, #0]
 800802e:	e01d      	b.n	800806c <Home_Update_All+0xb8>
            case 1: _Flag.flag2 = status; break;
 8008030:	78fb      	ldrb	r3, [r7, #3]
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	b2d9      	uxtb	r1, r3
 8008038:	4a2d      	ldr	r2, [pc, #180]	@ (80080f0 <Home_Update_All+0x13c>)
 800803a:	7813      	ldrb	r3, [r2, #0]
 800803c:	f361 0341 	bfi	r3, r1, #1, #1
 8008040:	7013      	strb	r3, [r2, #0]
 8008042:	e013      	b.n	800806c <Home_Update_All+0xb8>
            case 2: _Flag.flag3 = status; break;
 8008044:	78fb      	ldrb	r3, [r7, #3]
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	b2d9      	uxtb	r1, r3
 800804c:	4a28      	ldr	r2, [pc, #160]	@ (80080f0 <Home_Update_All+0x13c>)
 800804e:	7813      	ldrb	r3, [r2, #0]
 8008050:	f361 0382 	bfi	r3, r1, #2, #1
 8008054:	7013      	strb	r3, [r2, #0]
 8008056:	e009      	b.n	800806c <Home_Update_All+0xb8>
            case 3: _Flag.flag4 = status; break;
 8008058:	78fb      	ldrb	r3, [r7, #3]
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	b2d9      	uxtb	r1, r3
 8008060:	4a23      	ldr	r2, [pc, #140]	@ (80080f0 <Home_Update_All+0x13c>)
 8008062:	7813      	ldrb	r3, [r2, #0]
 8008064:	f361 03c3 	bfi	r3, r1, #3, #1
 8008068:	7013      	strb	r3, [r2, #0]
 800806a:	bf00      	nop
        }

        if (status) {
 800806c:	78fb      	ldrb	r3, [r7, #3]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d017      	beq.n	80080a2 <Home_Update_All+0xee>
            // RESET pin (LOW)
            SetHomeArr[i].port_output->BSRR =
                (1U << (SetHomeArr[i].pin_output + 16));
 8008072:	491e      	ldr	r1, [pc, #120]	@ (80080ec <Home_Update_All+0x138>)
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	4613      	mov	r3, r2
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	4413      	add	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	440b      	add	r3, r1
 8008080:	3309      	adds	r3, #9
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	f103 0110 	add.w	r1, r3, #16
            SetHomeArr[i].port_output->BSRR =
 8008088:	4818      	ldr	r0, [pc, #96]	@ (80080ec <Home_Update_All+0x138>)
 800808a:	687a      	ldr	r2, [r7, #4]
 800808c:	4613      	mov	r3, r2
 800808e:	005b      	lsls	r3, r3, #1
 8008090:	4413      	add	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4403      	add	r3, r0
 8008096:	3304      	adds	r3, #4
 8008098:	681b      	ldr	r3, [r3, #0]
                (1U << (SetHomeArr[i].pin_output + 16));
 800809a:	2201      	movs	r2, #1
 800809c:	408a      	lsls	r2, r1
            SetHomeArr[i].port_output->BSRR =
 800809e:	619a      	str	r2, [r3, #24]
 80080a0:	e015      	b.n	80080ce <Home_Update_All+0x11a>
        } else {
            // SET pin (HIGH)
            SetHomeArr[i].port_output->BSRR =
                (1U << SetHomeArr[i].pin_output);
 80080a2:	4912      	ldr	r1, [pc, #72]	@ (80080ec <Home_Update_All+0x138>)
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	4613      	mov	r3, r2
 80080a8:	005b      	lsls	r3, r3, #1
 80080aa:	4413      	add	r3, r2
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	440b      	add	r3, r1
 80080b0:	3309      	adds	r3, #9
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	4618      	mov	r0, r3
            SetHomeArr[i].port_output->BSRR =
 80080b6:	490d      	ldr	r1, [pc, #52]	@ (80080ec <Home_Update_All+0x138>)
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	4613      	mov	r3, r2
 80080bc:	005b      	lsls	r3, r3, #1
 80080be:	4413      	add	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	440b      	add	r3, r1
 80080c4:	3304      	adds	r3, #4
 80080c6:	681b      	ldr	r3, [r3, #0]
                (1U << SetHomeArr[i].pin_output);
 80080c8:	2201      	movs	r2, #1
 80080ca:	4082      	lsls	r2, r0
            SetHomeArr[i].port_output->BSRR =
 80080cc:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < SET_HOME_COUNT; i++)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	3301      	adds	r3, #1
 80080d2:	607b      	str	r3, [r7, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b03      	cmp	r3, #3
 80080d8:	f77f af72 	ble.w	8007fc0 <Home_Update_All+0xc>
        }
    }
}
 80080dc:	bf00      	nop
 80080de:	bf00      	nop
 80080e0:	370c      	adds	r7, #12
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	20000134 	.word	0x20000134
 80080f0:	20000624 	.word	0x20000624

080080f4 <__NVIC_SetPriority>:
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	4603      	mov	r3, r0
 80080fc:	6039      	str	r1, [r7, #0]
 80080fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008104:	2b00      	cmp	r3, #0
 8008106:	db0a      	blt.n	800811e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	b2da      	uxtb	r2, r3
 800810c:	490c      	ldr	r1, [pc, #48]	@ (8008140 <__NVIC_SetPriority+0x4c>)
 800810e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008112:	0112      	lsls	r2, r2, #4
 8008114:	b2d2      	uxtb	r2, r2
 8008116:	440b      	add	r3, r1
 8008118:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800811c:	e00a      	b.n	8008134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	b2da      	uxtb	r2, r3
 8008122:	4908      	ldr	r1, [pc, #32]	@ (8008144 <__NVIC_SetPriority+0x50>)
 8008124:	79fb      	ldrb	r3, [r7, #7]
 8008126:	f003 030f 	and.w	r3, r3, #15
 800812a:	3b04      	subs	r3, #4
 800812c:	0112      	lsls	r2, r2, #4
 800812e:	b2d2      	uxtb	r2, r2
 8008130:	440b      	add	r3, r1
 8008132:	761a      	strb	r2, [r3, #24]
}
 8008134:	bf00      	nop
 8008136:	370c      	adds	r7, #12
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr
 8008140:	e000e100 	.word	0xe000e100
 8008144:	e000ed00 	.word	0xe000ed00

08008148 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008148:	b580      	push	{r7, lr}
 800814a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800814c:	4b05      	ldr	r3, [pc, #20]	@ (8008164 <SysTick_Handler+0x1c>)
 800814e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008150:	f002 fa9a 	bl	800a688 <xTaskGetSchedulerState>
 8008154:	4603      	mov	r3, r0
 8008156:	2b01      	cmp	r3, #1
 8008158:	d001      	beq.n	800815e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800815a:	f003 f995 	bl	800b488 <xPortSysTickHandler>
  }
}
 800815e:	bf00      	nop
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	e000e010 	.word	0xe000e010

08008168 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008168:	b580      	push	{r7, lr}
 800816a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800816c:	2100      	movs	r1, #0
 800816e:	f06f 0004 	mvn.w	r0, #4
 8008172:	f7ff ffbf 	bl	80080f4 <__NVIC_SetPriority>
#endif
}
 8008176:	bf00      	nop
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008182:	f3ef 8305 	mrs	r3, IPSR
 8008186:	603b      	str	r3, [r7, #0]
  return(result);
 8008188:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800818e:	f06f 0305 	mvn.w	r3, #5
 8008192:	607b      	str	r3, [r7, #4]
 8008194:	e00c      	b.n	80081b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008196:	4b0a      	ldr	r3, [pc, #40]	@ (80081c0 <osKernelInitialize+0x44>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d105      	bne.n	80081aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800819e:	4b08      	ldr	r3, [pc, #32]	@ (80081c0 <osKernelInitialize+0x44>)
 80081a0:	2201      	movs	r2, #1
 80081a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80081a4:	2300      	movs	r3, #0
 80081a6:	607b      	str	r3, [r7, #4]
 80081a8:	e002      	b.n	80081b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80081aa:	f04f 33ff 	mov.w	r3, #4294967295
 80081ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80081b0:	687b      	ldr	r3, [r7, #4]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	370c      	adds	r7, #12
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	20000628 	.word	0x20000628

080081c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081ca:	f3ef 8305 	mrs	r3, IPSR
 80081ce:	603b      	str	r3, [r7, #0]
  return(result);
 80081d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d003      	beq.n	80081de <osKernelStart+0x1a>
    stat = osErrorISR;
 80081d6:	f06f 0305 	mvn.w	r3, #5
 80081da:	607b      	str	r3, [r7, #4]
 80081dc:	e010      	b.n	8008200 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80081de:	4b0b      	ldr	r3, [pc, #44]	@ (800820c <osKernelStart+0x48>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d109      	bne.n	80081fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80081e6:	f7ff ffbf 	bl	8008168 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80081ea:	4b08      	ldr	r3, [pc, #32]	@ (800820c <osKernelStart+0x48>)
 80081ec:	2202      	movs	r2, #2
 80081ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80081f0:	f001 fdfc 	bl	8009dec <vTaskStartScheduler>
      stat = osOK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	607b      	str	r3, [r7, #4]
 80081f8:	e002      	b.n	8008200 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80081fa:	f04f 33ff 	mov.w	r3, #4294967295
 80081fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008200:	687b      	ldr	r3, [r7, #4]
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	20000628 	.word	0x20000628

08008210 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008210:	b580      	push	{r7, lr}
 8008212:	b08e      	sub	sp, #56	@ 0x38
 8008214:	af04      	add	r7, sp, #16
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800821c:	2300      	movs	r3, #0
 800821e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008220:	f3ef 8305 	mrs	r3, IPSR
 8008224:	617b      	str	r3, [r7, #20]
  return(result);
 8008226:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008228:	2b00      	cmp	r3, #0
 800822a:	d17e      	bne.n	800832a <osThreadNew+0x11a>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d07b      	beq.n	800832a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008232:	2380      	movs	r3, #128	@ 0x80
 8008234:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008236:	2318      	movs	r3, #24
 8008238:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800823a:	2300      	movs	r3, #0
 800823c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800823e:	f04f 33ff 	mov.w	r3, #4294967295
 8008242:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d045      	beq.n	80082d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d002      	beq.n	8008258 <osThreadNew+0x48>
        name = attr->name;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d008      	beq.n	800827e <osThreadNew+0x6e>
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	2b38      	cmp	r3, #56	@ 0x38
 8008270:	d805      	bhi.n	800827e <osThreadNew+0x6e>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d001      	beq.n	8008282 <osThreadNew+0x72>
        return (NULL);
 800827e:	2300      	movs	r3, #0
 8008280:	e054      	b.n	800832c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	695b      	ldr	r3, [r3, #20]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	695b      	ldr	r3, [r3, #20]
 800828e:	089b      	lsrs	r3, r3, #2
 8008290:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00e      	beq.n	80082b8 <osThreadNew+0xa8>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	2b5b      	cmp	r3, #91	@ 0x5b
 80082a0:	d90a      	bls.n	80082b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d006      	beq.n	80082b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d002      	beq.n	80082b8 <osThreadNew+0xa8>
        mem = 1;
 80082b2:	2301      	movs	r3, #1
 80082b4:	61bb      	str	r3, [r7, #24]
 80082b6:	e010      	b.n	80082da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d10c      	bne.n	80082da <osThreadNew+0xca>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d108      	bne.n	80082da <osThreadNew+0xca>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d104      	bne.n	80082da <osThreadNew+0xca>
          mem = 0;
 80082d0:	2300      	movs	r3, #0
 80082d2:	61bb      	str	r3, [r7, #24]
 80082d4:	e001      	b.n	80082da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80082d6:	2300      	movs	r3, #0
 80082d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d110      	bne.n	8008302 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80082e8:	9202      	str	r2, [sp, #8]
 80082ea:	9301      	str	r3, [sp, #4]
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	6a3a      	ldr	r2, [r7, #32]
 80082f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f001 fb9c 	bl	8009a34 <xTaskCreateStatic>
 80082fc:	4603      	mov	r3, r0
 80082fe:	613b      	str	r3, [r7, #16]
 8008300:	e013      	b.n	800832a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d110      	bne.n	800832a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008308:	6a3b      	ldr	r3, [r7, #32]
 800830a:	b29a      	uxth	r2, r3
 800830c:	f107 0310 	add.w	r3, r7, #16
 8008310:	9301      	str	r3, [sp, #4]
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	9300      	str	r3, [sp, #0]
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800831a:	68f8      	ldr	r0, [r7, #12]
 800831c:	f001 fbea 	bl	8009af4 <xTaskCreate>
 8008320:	4603      	mov	r3, r0
 8008322:	2b01      	cmp	r3, #1
 8008324:	d001      	beq.n	800832a <osThreadNew+0x11a>
            hTask = NULL;
 8008326:	2300      	movs	r3, #0
 8008328:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800832a:	693b      	ldr	r3, [r7, #16]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3728      	adds	r7, #40	@ 0x28
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800833c:	f3ef 8305 	mrs	r3, IPSR
 8008340:	60bb      	str	r3, [r7, #8]
  return(result);
 8008342:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008344:	2b00      	cmp	r3, #0
 8008346:	d003      	beq.n	8008350 <osDelay+0x1c>
    stat = osErrorISR;
 8008348:	f06f 0305 	mvn.w	r3, #5
 800834c:	60fb      	str	r3, [r7, #12]
 800834e:	e007      	b.n	8008360 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008350:	2300      	movs	r3, #0
 8008352:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d002      	beq.n	8008360 <osDelay+0x2c>
      vTaskDelay(ticks);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f001 fd10 	bl	8009d80 <vTaskDelay>
    }
  }

  return (stat);
 8008360:	68fb      	ldr	r3, [r7, #12]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800836a:	b580      	push	{r7, lr}
 800836c:	b08a      	sub	sp, #40	@ 0x28
 800836e:	af02      	add	r7, sp, #8
 8008370:	60f8      	str	r0, [r7, #12]
 8008372:	60b9      	str	r1, [r7, #8]
 8008374:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008376:	2300      	movs	r3, #0
 8008378:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800837a:	f3ef 8305 	mrs	r3, IPSR
 800837e:	613b      	str	r3, [r7, #16]
  return(result);
 8008380:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008382:	2b00      	cmp	r3, #0
 8008384:	d175      	bne.n	8008472 <osSemaphoreNew+0x108>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d072      	beq.n	8008472 <osSemaphoreNew+0x108>
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	429a      	cmp	r2, r3
 8008392:	d86e      	bhi.n	8008472 <osSemaphoreNew+0x108>
    mem = -1;
 8008394:	f04f 33ff 	mov.w	r3, #4294967295
 8008398:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d015      	beq.n	80083cc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d006      	beq.n	80083b6 <osSemaphoreNew+0x4c>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	2b4f      	cmp	r3, #79	@ 0x4f
 80083ae:	d902      	bls.n	80083b6 <osSemaphoreNew+0x4c>
        mem = 1;
 80083b0:	2301      	movs	r3, #1
 80083b2:	61bb      	str	r3, [r7, #24]
 80083b4:	e00c      	b.n	80083d0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	689b      	ldr	r3, [r3, #8]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d108      	bne.n	80083d0 <osSemaphoreNew+0x66>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d104      	bne.n	80083d0 <osSemaphoreNew+0x66>
          mem = 0;
 80083c6:	2300      	movs	r3, #0
 80083c8:	61bb      	str	r3, [r7, #24]
 80083ca:	e001      	b.n	80083d0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80083cc:	2300      	movs	r3, #0
 80083ce:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d6:	d04c      	beq.n	8008472 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d128      	bne.n	8008430 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80083de:	69bb      	ldr	r3, [r7, #24]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d10a      	bne.n	80083fa <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	2203      	movs	r2, #3
 80083ea:	9200      	str	r2, [sp, #0]
 80083ec:	2200      	movs	r2, #0
 80083ee:	2100      	movs	r1, #0
 80083f0:	2001      	movs	r0, #1
 80083f2:	f000 fb5d 	bl	8008ab0 <xQueueGenericCreateStatic>
 80083f6:	61f8      	str	r0, [r7, #28]
 80083f8:	e005      	b.n	8008406 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80083fa:	2203      	movs	r2, #3
 80083fc:	2100      	movs	r1, #0
 80083fe:	2001      	movs	r0, #1
 8008400:	f000 fbd3 	bl	8008baa <xQueueGenericCreate>
 8008404:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d022      	beq.n	8008452 <osSemaphoreNew+0xe8>
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d01f      	beq.n	8008452 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008412:	2300      	movs	r3, #0
 8008414:	2200      	movs	r2, #0
 8008416:	2100      	movs	r1, #0
 8008418:	69f8      	ldr	r0, [r7, #28]
 800841a:	f000 fc93 	bl	8008d44 <xQueueGenericSend>
 800841e:	4603      	mov	r3, r0
 8008420:	2b01      	cmp	r3, #1
 8008422:	d016      	beq.n	8008452 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008424:	69f8      	ldr	r0, [r7, #28]
 8008426:	f001 f931 	bl	800968c <vQueueDelete>
            hSemaphore = NULL;
 800842a:	2300      	movs	r3, #0
 800842c:	61fb      	str	r3, [r7, #28]
 800842e:	e010      	b.n	8008452 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	2b01      	cmp	r3, #1
 8008434:	d108      	bne.n	8008448 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	461a      	mov	r2, r3
 800843c:	68b9      	ldr	r1, [r7, #8]
 800843e:	68f8      	ldr	r0, [r7, #12]
 8008440:	f000 fc11 	bl	8008c66 <xQueueCreateCountingSemaphoreStatic>
 8008444:	61f8      	str	r0, [r7, #28]
 8008446:	e004      	b.n	8008452 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008448:	68b9      	ldr	r1, [r7, #8]
 800844a:	68f8      	ldr	r0, [r7, #12]
 800844c:	f000 fc44 	bl	8008cd8 <xQueueCreateCountingSemaphore>
 8008450:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008452:	69fb      	ldr	r3, [r7, #28]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00c      	beq.n	8008472 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d003      	beq.n	8008466 <osSemaphoreNew+0xfc>
          name = attr->name;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	617b      	str	r3, [r7, #20]
 8008464:	e001      	b.n	800846a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008466:	2300      	movs	r3, #0
 8008468:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800846a:	6979      	ldr	r1, [r7, #20]
 800846c:	69f8      	ldr	r0, [r7, #28]
 800846e:	f001 fa59 	bl	8009924 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008472:	69fb      	ldr	r3, [r7, #28]
}
 8008474:	4618      	mov	r0, r3
 8008476:	3720      	adds	r7, #32
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800847c:	b580      	push	{r7, lr}
 800847e:	b086      	sub	sp, #24
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800848a:	2300      	movs	r3, #0
 800848c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d103      	bne.n	800849c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008494:	f06f 0303 	mvn.w	r3, #3
 8008498:	617b      	str	r3, [r7, #20]
 800849a:	e039      	b.n	8008510 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800849c:	f3ef 8305 	mrs	r3, IPSR
 80084a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80084a2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d022      	beq.n	80084ee <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d003      	beq.n	80084b6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80084ae:	f06f 0303 	mvn.w	r3, #3
 80084b2:	617b      	str	r3, [r7, #20]
 80084b4:	e02c      	b.n	8008510 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80084b6:	2300      	movs	r3, #0
 80084b8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80084ba:	f107 0308 	add.w	r3, r7, #8
 80084be:	461a      	mov	r2, r3
 80084c0:	2100      	movs	r1, #0
 80084c2:	6938      	ldr	r0, [r7, #16]
 80084c4:	f001 f860 	bl	8009588 <xQueueReceiveFromISR>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d003      	beq.n	80084d6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80084ce:	f06f 0302 	mvn.w	r3, #2
 80084d2:	617b      	str	r3, [r7, #20]
 80084d4:	e01c      	b.n	8008510 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d019      	beq.n	8008510 <osSemaphoreAcquire+0x94>
 80084dc:	4b0f      	ldr	r3, [pc, #60]	@ (800851c <osSemaphoreAcquire+0xa0>)
 80084de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	e010      	b.n	8008510 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80084ee:	6839      	ldr	r1, [r7, #0]
 80084f0:	6938      	ldr	r0, [r7, #16]
 80084f2:	f000 ff39 	bl	8009368 <xQueueSemaphoreTake>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d009      	beq.n	8008510 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d003      	beq.n	800850a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008502:	f06f 0301 	mvn.w	r3, #1
 8008506:	617b      	str	r3, [r7, #20]
 8008508:	e002      	b.n	8008510 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800850a:	f06f 0302 	mvn.w	r3, #2
 800850e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008510:	697b      	ldr	r3, [r7, #20]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3718      	adds	r7, #24
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	e000ed04 	.word	0xe000ed04

08008520 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800852c:	2300      	movs	r3, #0
 800852e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d103      	bne.n	800853e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008536:	f06f 0303 	mvn.w	r3, #3
 800853a:	617b      	str	r3, [r7, #20]
 800853c:	e02c      	b.n	8008598 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800853e:	f3ef 8305 	mrs	r3, IPSR
 8008542:	60fb      	str	r3, [r7, #12]
  return(result);
 8008544:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008546:	2b00      	cmp	r3, #0
 8008548:	d01a      	beq.n	8008580 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800854a:	2300      	movs	r3, #0
 800854c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800854e:	f107 0308 	add.w	r3, r7, #8
 8008552:	4619      	mov	r1, r3
 8008554:	6938      	ldr	r0, [r7, #16]
 8008556:	f000 fd95 	bl	8009084 <xQueueGiveFromISR>
 800855a:	4603      	mov	r3, r0
 800855c:	2b01      	cmp	r3, #1
 800855e:	d003      	beq.n	8008568 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008560:	f06f 0302 	mvn.w	r3, #2
 8008564:	617b      	str	r3, [r7, #20]
 8008566:	e017      	b.n	8008598 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d014      	beq.n	8008598 <osSemaphoreRelease+0x78>
 800856e:	4b0d      	ldr	r3, [pc, #52]	@ (80085a4 <osSemaphoreRelease+0x84>)
 8008570:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008574:	601a      	str	r2, [r3, #0]
 8008576:	f3bf 8f4f 	dsb	sy
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	e00b      	b.n	8008598 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008580:	2300      	movs	r3, #0
 8008582:	2200      	movs	r2, #0
 8008584:	2100      	movs	r1, #0
 8008586:	6938      	ldr	r0, [r7, #16]
 8008588:	f000 fbdc 	bl	8008d44 <xQueueGenericSend>
 800858c:	4603      	mov	r3, r0
 800858e:	2b01      	cmp	r3, #1
 8008590:	d002      	beq.n	8008598 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8008592:	f06f 0302 	mvn.w	r3, #2
 8008596:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008598:	697b      	ldr	r3, [r7, #20]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3718      	adds	r7, #24
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	bf00      	nop
 80085a4:	e000ed04 	.word	0xe000ed04

080085a8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08a      	sub	sp, #40	@ 0x28
 80085ac:	af02      	add	r7, sp, #8
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80085b4:	2300      	movs	r3, #0
 80085b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085b8:	f3ef 8305 	mrs	r3, IPSR
 80085bc:	613b      	str	r3, [r7, #16]
  return(result);
 80085be:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d15f      	bne.n	8008684 <osMessageQueueNew+0xdc>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d05c      	beq.n	8008684 <osMessageQueueNew+0xdc>
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d059      	beq.n	8008684 <osMessageQueueNew+0xdc>
    mem = -1;
 80085d0:	f04f 33ff 	mov.w	r3, #4294967295
 80085d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d029      	beq.n	8008630 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d012      	beq.n	800860a <osMessageQueueNew+0x62>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68db      	ldr	r3, [r3, #12]
 80085e8:	2b4f      	cmp	r3, #79	@ 0x4f
 80085ea:	d90e      	bls.n	800860a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00a      	beq.n	800860a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	695a      	ldr	r2, [r3, #20]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	68b9      	ldr	r1, [r7, #8]
 80085fc:	fb01 f303 	mul.w	r3, r1, r3
 8008600:	429a      	cmp	r2, r3
 8008602:	d302      	bcc.n	800860a <osMessageQueueNew+0x62>
        mem = 1;
 8008604:	2301      	movs	r3, #1
 8008606:	61bb      	str	r3, [r7, #24]
 8008608:	e014      	b.n	8008634 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d110      	bne.n	8008634 <osMessageQueueNew+0x8c>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68db      	ldr	r3, [r3, #12]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10c      	bne.n	8008634 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800861e:	2b00      	cmp	r3, #0
 8008620:	d108      	bne.n	8008634 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	695b      	ldr	r3, [r3, #20]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d104      	bne.n	8008634 <osMessageQueueNew+0x8c>
          mem = 0;
 800862a:	2300      	movs	r3, #0
 800862c:	61bb      	str	r3, [r7, #24]
 800862e:	e001      	b.n	8008634 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008630:	2300      	movs	r3, #0
 8008632:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	2b01      	cmp	r3, #1
 8008638:	d10b      	bne.n	8008652 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	691a      	ldr	r2, [r3, #16]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	2100      	movs	r1, #0
 8008644:	9100      	str	r1, [sp, #0]
 8008646:	68b9      	ldr	r1, [r7, #8]
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	f000 fa31 	bl	8008ab0 <xQueueGenericCreateStatic>
 800864e:	61f8      	str	r0, [r7, #28]
 8008650:	e008      	b.n	8008664 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d105      	bne.n	8008664 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008658:	2200      	movs	r2, #0
 800865a:	68b9      	ldr	r1, [r7, #8]
 800865c:	68f8      	ldr	r0, [r7, #12]
 800865e:	f000 faa4 	bl	8008baa <xQueueGenericCreate>
 8008662:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00c      	beq.n	8008684 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d003      	beq.n	8008678 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	617b      	str	r3, [r7, #20]
 8008676:	e001      	b.n	800867c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008678:	2300      	movs	r3, #0
 800867a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800867c:	6979      	ldr	r1, [r7, #20]
 800867e:	69f8      	ldr	r0, [r7, #28]
 8008680:	f001 f950 	bl	8009924 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008684:	69fb      	ldr	r3, [r7, #28]
}
 8008686:	4618      	mov	r0, r3
 8008688:	3720      	adds	r7, #32
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
	...

08008690 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008690:	b580      	push	{r7, lr}
 8008692:	b088      	sub	sp, #32
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	4613      	mov	r3, r2
 800869e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80086a4:	2300      	movs	r3, #0
 80086a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086a8:	f3ef 8305 	mrs	r3, IPSR
 80086ac:	617b      	str	r3, [r7, #20]
  return(result);
 80086ae:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d028      	beq.n	8008706 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d005      	beq.n	80086c6 <osMessageQueuePut+0x36>
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <osMessageQueuePut+0x36>
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d003      	beq.n	80086ce <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80086c6:	f06f 0303 	mvn.w	r3, #3
 80086ca:	61fb      	str	r3, [r7, #28]
 80086cc:	e038      	b.n	8008740 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80086ce:	2300      	movs	r3, #0
 80086d0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80086d2:	f107 0210 	add.w	r2, r7, #16
 80086d6:	2300      	movs	r3, #0
 80086d8:	68b9      	ldr	r1, [r7, #8]
 80086da:	69b8      	ldr	r0, [r7, #24]
 80086dc:	f000 fc34 	bl	8008f48 <xQueueGenericSendFromISR>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d003      	beq.n	80086ee <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80086e6:	f06f 0302 	mvn.w	r3, #2
 80086ea:	61fb      	str	r3, [r7, #28]
 80086ec:	e028      	b.n	8008740 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d025      	beq.n	8008740 <osMessageQueuePut+0xb0>
 80086f4:	4b15      	ldr	r3, [pc, #84]	@ (800874c <osMessageQueuePut+0xbc>)
 80086f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086fa:	601a      	str	r2, [r3, #0]
 80086fc:	f3bf 8f4f 	dsb	sy
 8008700:	f3bf 8f6f 	isb	sy
 8008704:	e01c      	b.n	8008740 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d002      	beq.n	8008712 <osMessageQueuePut+0x82>
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d103      	bne.n	800871a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8008712:	f06f 0303 	mvn.w	r3, #3
 8008716:	61fb      	str	r3, [r7, #28]
 8008718:	e012      	b.n	8008740 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800871a:	2300      	movs	r3, #0
 800871c:	683a      	ldr	r2, [r7, #0]
 800871e:	68b9      	ldr	r1, [r7, #8]
 8008720:	69b8      	ldr	r0, [r7, #24]
 8008722:	f000 fb0f 	bl	8008d44 <xQueueGenericSend>
 8008726:	4603      	mov	r3, r0
 8008728:	2b01      	cmp	r3, #1
 800872a:	d009      	beq.n	8008740 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d003      	beq.n	800873a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8008732:	f06f 0301 	mvn.w	r3, #1
 8008736:	61fb      	str	r3, [r7, #28]
 8008738:	e002      	b.n	8008740 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800873a:	f06f 0302 	mvn.w	r3, #2
 800873e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008740:	69fb      	ldr	r3, [r7, #28]
}
 8008742:	4618      	mov	r0, r3
 8008744:	3720      	adds	r7, #32
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	e000ed04 	.word	0xe000ed04

08008750 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008750:	b580      	push	{r7, lr}
 8008752:	b088      	sub	sp, #32
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
 800875c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008762:	2300      	movs	r3, #0
 8008764:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008766:	f3ef 8305 	mrs	r3, IPSR
 800876a:	617b      	str	r3, [r7, #20]
  return(result);
 800876c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800876e:	2b00      	cmp	r3, #0
 8008770:	d028      	beq.n	80087c4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d005      	beq.n	8008784 <osMessageQueueGet+0x34>
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d002      	beq.n	8008784 <osMessageQueueGet+0x34>
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d003      	beq.n	800878c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008784:	f06f 0303 	mvn.w	r3, #3
 8008788:	61fb      	str	r3, [r7, #28]
 800878a:	e037      	b.n	80087fc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800878c:	2300      	movs	r3, #0
 800878e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008790:	f107 0310 	add.w	r3, r7, #16
 8008794:	461a      	mov	r2, r3
 8008796:	68b9      	ldr	r1, [r7, #8]
 8008798:	69b8      	ldr	r0, [r7, #24]
 800879a:	f000 fef5 	bl	8009588 <xQueueReceiveFromISR>
 800879e:	4603      	mov	r3, r0
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d003      	beq.n	80087ac <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80087a4:	f06f 0302 	mvn.w	r3, #2
 80087a8:	61fb      	str	r3, [r7, #28]
 80087aa:	e027      	b.n	80087fc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d024      	beq.n	80087fc <osMessageQueueGet+0xac>
 80087b2:	4b15      	ldr	r3, [pc, #84]	@ (8008808 <osMessageQueueGet+0xb8>)
 80087b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087b8:	601a      	str	r2, [r3, #0]
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	f3bf 8f6f 	isb	sy
 80087c2:	e01b      	b.n	80087fc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d002      	beq.n	80087d0 <osMessageQueueGet+0x80>
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d103      	bne.n	80087d8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80087d0:	f06f 0303 	mvn.w	r3, #3
 80087d4:	61fb      	str	r3, [r7, #28]
 80087d6:	e011      	b.n	80087fc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80087d8:	683a      	ldr	r2, [r7, #0]
 80087da:	68b9      	ldr	r1, [r7, #8]
 80087dc:	69b8      	ldr	r0, [r7, #24]
 80087de:	f000 fce1 	bl	80091a4 <xQueueReceive>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d009      	beq.n	80087fc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d003      	beq.n	80087f6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80087ee:	f06f 0301 	mvn.w	r3, #1
 80087f2:	61fb      	str	r3, [r7, #28]
 80087f4:	e002      	b.n	80087fc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80087f6:	f06f 0302 	mvn.w	r3, #2
 80087fa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80087fc:	69fb      	ldr	r3, [r7, #28]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3720      	adds	r7, #32
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	e000ed04 	.word	0xe000ed04

0800880c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	4a07      	ldr	r2, [pc, #28]	@ (8008838 <vApplicationGetIdleTaskMemory+0x2c>)
 800881c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	4a06      	ldr	r2, [pc, #24]	@ (800883c <vApplicationGetIdleTaskMemory+0x30>)
 8008822:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2280      	movs	r2, #128	@ 0x80
 8008828:	601a      	str	r2, [r3, #0]
}
 800882a:	bf00      	nop
 800882c:	3714      	adds	r7, #20
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	2000062c 	.word	0x2000062c
 800883c:	20000688 	.word	0x20000688

08008840 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008840:	b480      	push	{r7}
 8008842:	b085      	sub	sp, #20
 8008844:	af00      	add	r7, sp, #0
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	60b9      	str	r1, [r7, #8]
 800884a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	4a07      	ldr	r2, [pc, #28]	@ (800886c <vApplicationGetTimerTaskMemory+0x2c>)
 8008850:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	4a06      	ldr	r2, [pc, #24]	@ (8008870 <vApplicationGetTimerTaskMemory+0x30>)
 8008856:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800885e:	601a      	str	r2, [r3, #0]
}
 8008860:	bf00      	nop
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	20000888 	.word	0x20000888
 8008870:	200008e4 	.word	0x200008e4

08008874 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f103 0208 	add.w	r2, r3, #8
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f04f 32ff 	mov.w	r2, #4294967295
 800888c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f103 0208 	add.w	r2, r3, #8
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f103 0208 	add.w	r2, r3, #8
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80088a8:	bf00      	nop
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80088b4:	b480      	push	{r7}
 80088b6:	b083      	sub	sp, #12
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088c2:	bf00      	nop
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088ce:	b480      	push	{r7}
 80088d0:	b085      	sub	sp, #20
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
 80088d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	689a      	ldr	r2, [r3, #8]
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	683a      	ldr	r2, [r7, #0]
 80088f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	1c5a      	adds	r2, r3, #1
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	601a      	str	r2, [r3, #0]
}
 800890a:	bf00      	nop
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008916:	b480      	push	{r7}
 8008918:	b085      	sub	sp, #20
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
 800891e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800892c:	d103      	bne.n	8008936 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	60fb      	str	r3, [r7, #12]
 8008934:	e00c      	b.n	8008950 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	3308      	adds	r3, #8
 800893a:	60fb      	str	r3, [r7, #12]
 800893c:	e002      	b.n	8008944 <vListInsert+0x2e>
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	60fb      	str	r3, [r7, #12]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	429a      	cmp	r2, r3
 800894e:	d2f6      	bcs.n	800893e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	685a      	ldr	r2, [r3, #4]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	68fa      	ldr	r2, [r7, #12]
 8008964:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	683a      	ldr	r2, [r7, #0]
 800896a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	1c5a      	adds	r2, r3, #1
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	601a      	str	r2, [r3, #0]
}
 800897c:	bf00      	nop
 800897e:	3714      	adds	r7, #20
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	691b      	ldr	r3, [r3, #16]
 8008994:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	6892      	ldr	r2, [r2, #8]
 800899e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	6852      	ldr	r2, [r2, #4]
 80089a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d103      	bne.n	80089bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	1e5a      	subs	r2, r3, #1
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3714      	adds	r7, #20
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d10b      	bne.n	8008a08 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80089f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f4:	f383 8811 	msr	BASEPRI, r3
 80089f8:	f3bf 8f6f 	isb	sy
 80089fc:	f3bf 8f4f 	dsb	sy
 8008a00:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a02:	bf00      	nop
 8008a04:	bf00      	nop
 8008a06:	e7fd      	b.n	8008a04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a08:	f002 fcae 	bl	800b368 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a14:	68f9      	ldr	r1, [r7, #12]
 8008a16:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a18:	fb01 f303 	mul.w	r3, r1, r3
 8008a1c:	441a      	add	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	68f9      	ldr	r1, [r7, #12]
 8008a3c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a3e:	fb01 f303 	mul.w	r3, r1, r3
 8008a42:	441a      	add	r2, r3
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	22ff      	movs	r2, #255	@ 0xff
 8008a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	22ff      	movs	r2, #255	@ 0xff
 8008a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d114      	bne.n	8008a88 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d01a      	beq.n	8008a9c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	3310      	adds	r3, #16
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f001 fc4c 	bl	800a308 <xTaskRemoveFromEventList>
 8008a70:	4603      	mov	r3, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d012      	beq.n	8008a9c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008a76:	4b0d      	ldr	r3, [pc, #52]	@ (8008aac <xQueueGenericReset+0xd0>)
 8008a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a7c:	601a      	str	r2, [r3, #0]
 8008a7e:	f3bf 8f4f 	dsb	sy
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	e009      	b.n	8008a9c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	3310      	adds	r3, #16
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff fef1 	bl	8008874 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	3324      	adds	r3, #36	@ 0x24
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7ff feec 	bl	8008874 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008a9c:	f002 fc96 	bl	800b3cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008aa0:	2301      	movs	r3, #1
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	e000ed04 	.word	0xe000ed04

08008ab0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b08e      	sub	sp, #56	@ 0x38
 8008ab4:	af02      	add	r7, sp, #8
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
 8008abc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d10b      	bne.n	8008adc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac8:	f383 8811 	msr	BASEPRI, r3
 8008acc:	f3bf 8f6f 	isb	sy
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008ad6:	bf00      	nop
 8008ad8:	bf00      	nop
 8008ada:	e7fd      	b.n	8008ad8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d10b      	bne.n	8008afa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae6:	f383 8811 	msr	BASEPRI, r3
 8008aea:	f3bf 8f6f 	isb	sy
 8008aee:	f3bf 8f4f 	dsb	sy
 8008af2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008af4:	bf00      	nop
 8008af6:	bf00      	nop
 8008af8:	e7fd      	b.n	8008af6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d002      	beq.n	8008b06 <xQueueGenericCreateStatic+0x56>
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d001      	beq.n	8008b0a <xQueueGenericCreateStatic+0x5a>
 8008b06:	2301      	movs	r3, #1
 8008b08:	e000      	b.n	8008b0c <xQueueGenericCreateStatic+0x5c>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10b      	bne.n	8008b28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	623b      	str	r3, [r7, #32]
}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	e7fd      	b.n	8008b24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d102      	bne.n	8008b34 <xQueueGenericCreateStatic+0x84>
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d101      	bne.n	8008b38 <xQueueGenericCreateStatic+0x88>
 8008b34:	2301      	movs	r3, #1
 8008b36:	e000      	b.n	8008b3a <xQueueGenericCreateStatic+0x8a>
 8008b38:	2300      	movs	r3, #0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d10b      	bne.n	8008b56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b42:	f383 8811 	msr	BASEPRI, r3
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	f3bf 8f4f 	dsb	sy
 8008b4e:	61fb      	str	r3, [r7, #28]
}
 8008b50:	bf00      	nop
 8008b52:	bf00      	nop
 8008b54:	e7fd      	b.n	8008b52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008b56:	2350      	movs	r3, #80	@ 0x50
 8008b58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	2b50      	cmp	r3, #80	@ 0x50
 8008b5e:	d00b      	beq.n	8008b78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b64:	f383 8811 	msr	BASEPRI, r3
 8008b68:	f3bf 8f6f 	isb	sy
 8008b6c:	f3bf 8f4f 	dsb	sy
 8008b70:	61bb      	str	r3, [r7, #24]
}
 8008b72:	bf00      	nop
 8008b74:	bf00      	nop
 8008b76:	e7fd      	b.n	8008b74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008b78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d00d      	beq.n	8008ba0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b86:	2201      	movs	r2, #1
 8008b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	4613      	mov	r3, r2
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	68b9      	ldr	r1, [r7, #8]
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f000 f840 	bl	8008c20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3730      	adds	r7, #48	@ 0x30
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b08a      	sub	sp, #40	@ 0x28
 8008bae:	af02      	add	r7, sp, #8
 8008bb0:	60f8      	str	r0, [r7, #12]
 8008bb2:	60b9      	str	r1, [r7, #8]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d10b      	bne.n	8008bd6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	613b      	str	r3, [r7, #16]
}
 8008bd0:	bf00      	nop
 8008bd2:	bf00      	nop
 8008bd4:	e7fd      	b.n	8008bd2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	fb02 f303 	mul.w	r3, r2, r3
 8008bde:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	3350      	adds	r3, #80	@ 0x50
 8008be4:	4618      	mov	r0, r3
 8008be6:	f002 fce1 	bl	800b5ac <pvPortMalloc>
 8008bea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d011      	beq.n	8008c16 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	3350      	adds	r3, #80	@ 0x50
 8008bfa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c04:	79fa      	ldrb	r2, [r7, #7]
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	9300      	str	r3, [sp, #0]
 8008c0a:	4613      	mov	r3, r2
 8008c0c:	697a      	ldr	r2, [r7, #20]
 8008c0e:	68b9      	ldr	r1, [r7, #8]
 8008c10:	68f8      	ldr	r0, [r7, #12]
 8008c12:	f000 f805 	bl	8008c20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c16:	69bb      	ldr	r3, [r7, #24]
	}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3720      	adds	r7, #32
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	607a      	str	r2, [r7, #4]
 8008c2c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d103      	bne.n	8008c3c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	69ba      	ldr	r2, [r7, #24]
 8008c38:	601a      	str	r2, [r3, #0]
 8008c3a:	e002      	b.n	8008c42 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008c4e:	2101      	movs	r1, #1
 8008c50:	69b8      	ldr	r0, [r7, #24]
 8008c52:	f7ff fec3 	bl	80089dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	78fa      	ldrb	r2, [r7, #3]
 8008c5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008c5e:	bf00      	nop
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}

08008c66 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b08a      	sub	sp, #40	@ 0x28
 8008c6a:	af02      	add	r7, sp, #8
 8008c6c:	60f8      	str	r0, [r7, #12]
 8008c6e:	60b9      	str	r1, [r7, #8]
 8008c70:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d10b      	bne.n	8008c90 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8008c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c7c:	f383 8811 	msr	BASEPRI, r3
 8008c80:	f3bf 8f6f 	isb	sy
 8008c84:	f3bf 8f4f 	dsb	sy
 8008c88:	61bb      	str	r3, [r7, #24]
}
 8008c8a:	bf00      	nop
 8008c8c:	bf00      	nop
 8008c8e:	e7fd      	b.n	8008c8c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008c90:	68ba      	ldr	r2, [r7, #8]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d90b      	bls.n	8008cb0 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8008c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9c:	f383 8811 	msr	BASEPRI, r3
 8008ca0:	f3bf 8f6f 	isb	sy
 8008ca4:	f3bf 8f4f 	dsb	sy
 8008ca8:	617b      	str	r3, [r7, #20]
}
 8008caa:	bf00      	nop
 8008cac:	bf00      	nop
 8008cae:	e7fd      	b.n	8008cac <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	2100      	movs	r1, #0
 8008cba:	68f8      	ldr	r0, [r7, #12]
 8008cbc:	f7ff fef8 	bl	8008ab0 <xQueueGenericCreateStatic>
 8008cc0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d002      	beq.n	8008cce <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008cce:	69fb      	ldr	r3, [r7, #28]
	}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3720      	adds	r7, #32
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d10b      	bne.n	8008d00 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8008ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cec:	f383 8811 	msr	BASEPRI, r3
 8008cf0:	f3bf 8f6f 	isb	sy
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	613b      	str	r3, [r7, #16]
}
 8008cfa:	bf00      	nop
 8008cfc:	bf00      	nop
 8008cfe:	e7fd      	b.n	8008cfc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008d00:	683a      	ldr	r2, [r7, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d90b      	bls.n	8008d20 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d0c:	f383 8811 	msr	BASEPRI, r3
 8008d10:	f3bf 8f6f 	isb	sy
 8008d14:	f3bf 8f4f 	dsb	sy
 8008d18:	60fb      	str	r3, [r7, #12]
}
 8008d1a:	bf00      	nop
 8008d1c:	bf00      	nop
 8008d1e:	e7fd      	b.n	8008d1c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008d20:	2202      	movs	r2, #2
 8008d22:	2100      	movs	r1, #0
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f7ff ff40 	bl	8008baa <xQueueGenericCreate>
 8008d2a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d002      	beq.n	8008d38 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	683a      	ldr	r2, [r7, #0]
 8008d36:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008d38:	697b      	ldr	r3, [r7, #20]
	}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3718      	adds	r7, #24
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
	...

08008d44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08e      	sub	sp, #56	@ 0x38
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	607a      	str	r2, [r7, #4]
 8008d50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008d52:	2300      	movs	r3, #0
 8008d54:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10b      	bne.n	8008d78 <xQueueGenericSend+0x34>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d103      	bne.n	8008d86 <xQueueGenericSend+0x42>
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d101      	bne.n	8008d8a <xQueueGenericSend+0x46>
 8008d86:	2301      	movs	r3, #1
 8008d88:	e000      	b.n	8008d8c <xQueueGenericSend+0x48>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d10b      	bne.n	8008da8 <xQueueGenericSend+0x64>
	__asm volatile
 8008d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d94:	f383 8811 	msr	BASEPRI, r3
 8008d98:	f3bf 8f6f 	isb	sy
 8008d9c:	f3bf 8f4f 	dsb	sy
 8008da0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008da2:	bf00      	nop
 8008da4:	bf00      	nop
 8008da6:	e7fd      	b.n	8008da4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d103      	bne.n	8008db6 <xQueueGenericSend+0x72>
 8008dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d101      	bne.n	8008dba <xQueueGenericSend+0x76>
 8008db6:	2301      	movs	r3, #1
 8008db8:	e000      	b.n	8008dbc <xQueueGenericSend+0x78>
 8008dba:	2300      	movs	r3, #0
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d10b      	bne.n	8008dd8 <xQueueGenericSend+0x94>
	__asm volatile
 8008dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc4:	f383 8811 	msr	BASEPRI, r3
 8008dc8:	f3bf 8f6f 	isb	sy
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	623b      	str	r3, [r7, #32]
}
 8008dd2:	bf00      	nop
 8008dd4:	bf00      	nop
 8008dd6:	e7fd      	b.n	8008dd4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008dd8:	f001 fc56 	bl	800a688 <xTaskGetSchedulerState>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d102      	bne.n	8008de8 <xQueueGenericSend+0xa4>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d101      	bne.n	8008dec <xQueueGenericSend+0xa8>
 8008de8:	2301      	movs	r3, #1
 8008dea:	e000      	b.n	8008dee <xQueueGenericSend+0xaa>
 8008dec:	2300      	movs	r3, #0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10b      	bne.n	8008e0a <xQueueGenericSend+0xc6>
	__asm volatile
 8008df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df6:	f383 8811 	msr	BASEPRI, r3
 8008dfa:	f3bf 8f6f 	isb	sy
 8008dfe:	f3bf 8f4f 	dsb	sy
 8008e02:	61fb      	str	r3, [r7, #28]
}
 8008e04:	bf00      	nop
 8008e06:	bf00      	nop
 8008e08:	e7fd      	b.n	8008e06 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e0a:	f002 faad 	bl	800b368 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d302      	bcc.n	8008e20 <xQueueGenericSend+0xdc>
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d129      	bne.n	8008e74 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e20:	683a      	ldr	r2, [r7, #0]
 8008e22:	68b9      	ldr	r1, [r7, #8]
 8008e24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e26:	f000 fc6d 	bl	8009704 <prvCopyDataToQueue>
 8008e2a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d010      	beq.n	8008e56 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	3324      	adds	r3, #36	@ 0x24
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f001 fa65 	bl	800a308 <xTaskRemoveFromEventList>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d013      	beq.n	8008e6c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008e44:	4b3f      	ldr	r3, [pc, #252]	@ (8008f44 <xQueueGenericSend+0x200>)
 8008e46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e4a:	601a      	str	r2, [r3, #0]
 8008e4c:	f3bf 8f4f 	dsb	sy
 8008e50:	f3bf 8f6f 	isb	sy
 8008e54:	e00a      	b.n	8008e6c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d007      	beq.n	8008e6c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008e5c:	4b39      	ldr	r3, [pc, #228]	@ (8008f44 <xQueueGenericSend+0x200>)
 8008e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e62:	601a      	str	r2, [r3, #0]
 8008e64:	f3bf 8f4f 	dsb	sy
 8008e68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008e6c:	f002 faae 	bl	800b3cc <vPortExitCritical>
				return pdPASS;
 8008e70:	2301      	movs	r3, #1
 8008e72:	e063      	b.n	8008f3c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d103      	bne.n	8008e82 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008e7a:	f002 faa7 	bl	800b3cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	e05c      	b.n	8008f3c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d106      	bne.n	8008e96 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e88:	f107 0314 	add.w	r3, r7, #20
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f001 fa9f 	bl	800a3d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e92:	2301      	movs	r3, #1
 8008e94:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e96:	f002 fa99 	bl	800b3cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e9a:	f001 f80f 	bl	8009ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e9e:	f002 fa63 	bl	800b368 <vPortEnterCritical>
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ea8:	b25b      	sxtb	r3, r3
 8008eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eae:	d103      	bne.n	8008eb8 <xQueueGenericSend+0x174>
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ebe:	b25b      	sxtb	r3, r3
 8008ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec4:	d103      	bne.n	8008ece <xQueueGenericSend+0x18a>
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ece:	f002 fa7d 	bl	800b3cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ed2:	1d3a      	adds	r2, r7, #4
 8008ed4:	f107 0314 	add.w	r3, r7, #20
 8008ed8:	4611      	mov	r1, r2
 8008eda:	4618      	mov	r0, r3
 8008edc:	f001 fa8e 	bl	800a3fc <xTaskCheckForTimeOut>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d124      	bne.n	8008f30 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008ee6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ee8:	f000 fd04 	bl	80098f4 <prvIsQueueFull>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d018      	beq.n	8008f24 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef4:	3310      	adds	r3, #16
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	4611      	mov	r1, r2
 8008efa:	4618      	mov	r0, r3
 8008efc:	f001 f9b2 	bl	800a264 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008f00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f02:	f000 fc8f 	bl	8009824 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008f06:	f000 ffe7 	bl	8009ed8 <xTaskResumeAll>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	f47f af7c 	bne.w	8008e0a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008f12:	4b0c      	ldr	r3, [pc, #48]	@ (8008f44 <xQueueGenericSend+0x200>)
 8008f14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f18:	601a      	str	r2, [r3, #0]
 8008f1a:	f3bf 8f4f 	dsb	sy
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	e772      	b.n	8008e0a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008f24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f26:	f000 fc7d 	bl	8009824 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f2a:	f000 ffd5 	bl	8009ed8 <xTaskResumeAll>
 8008f2e:	e76c      	b.n	8008e0a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008f30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f32:	f000 fc77 	bl	8009824 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f36:	f000 ffcf 	bl	8009ed8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008f3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3738      	adds	r7, #56	@ 0x38
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	e000ed04 	.word	0xe000ed04

08008f48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b090      	sub	sp, #64	@ 0x40
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
 8008f54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d10b      	bne.n	8008f78 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f64:	f383 8811 	msr	BASEPRI, r3
 8008f68:	f3bf 8f6f 	isb	sy
 8008f6c:	f3bf 8f4f 	dsb	sy
 8008f70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f72:	bf00      	nop
 8008f74:	bf00      	nop
 8008f76:	e7fd      	b.n	8008f74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d103      	bne.n	8008f86 <xQueueGenericSendFromISR+0x3e>
 8008f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d101      	bne.n	8008f8a <xQueueGenericSendFromISR+0x42>
 8008f86:	2301      	movs	r3, #1
 8008f88:	e000      	b.n	8008f8c <xQueueGenericSendFromISR+0x44>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d10b      	bne.n	8008fa8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	d103      	bne.n	8008fb6 <xQueueGenericSendFromISR+0x6e>
 8008fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d101      	bne.n	8008fba <xQueueGenericSendFromISR+0x72>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e000      	b.n	8008fbc <xQueueGenericSendFromISR+0x74>
 8008fba:	2300      	movs	r3, #0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10b      	bne.n	8008fd8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	623b      	str	r3, [r7, #32]
}
 8008fd2:	bf00      	nop
 8008fd4:	bf00      	nop
 8008fd6:	e7fd      	b.n	8008fd4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008fd8:	f002 faa6 	bl	800b528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008fdc:	f3ef 8211 	mrs	r2, BASEPRI
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	61fa      	str	r2, [r7, #28]
 8008ff2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008ff4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ff6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009000:	429a      	cmp	r2, r3
 8009002:	d302      	bcc.n	800900a <xQueueGenericSendFromISR+0xc2>
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	2b02      	cmp	r3, #2
 8009008:	d12f      	bne.n	800906a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800900a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800900c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009010:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009018:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800901a:	683a      	ldr	r2, [r7, #0]
 800901c:	68b9      	ldr	r1, [r7, #8]
 800901e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009020:	f000 fb70 	bl	8009704 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009024:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902c:	d112      	bne.n	8009054 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800902e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009032:	2b00      	cmp	r3, #0
 8009034:	d016      	beq.n	8009064 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009038:	3324      	adds	r3, #36	@ 0x24
 800903a:	4618      	mov	r0, r3
 800903c:	f001 f964 	bl	800a308 <xTaskRemoveFromEventList>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d00e      	beq.n	8009064 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d00b      	beq.n	8009064 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	601a      	str	r2, [r3, #0]
 8009052:	e007      	b.n	8009064 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009054:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009058:	3301      	adds	r3, #1
 800905a:	b2db      	uxtb	r3, r3
 800905c:	b25a      	sxtb	r2, r3
 800905e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009060:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009064:	2301      	movs	r3, #1
 8009066:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009068:	e001      	b.n	800906e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800906a:	2300      	movs	r3, #0
 800906c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800906e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009070:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009078:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800907a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800907c:	4618      	mov	r0, r3
 800907e:	3740      	adds	r7, #64	@ 0x40
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b08e      	sub	sp, #56	@ 0x38
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	2b00      	cmp	r3, #0
 8009096:	d10b      	bne.n	80090b0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800909c:	f383 8811 	msr	BASEPRI, r3
 80090a0:	f3bf 8f6f 	isb	sy
 80090a4:	f3bf 8f4f 	dsb	sy
 80090a8:	623b      	str	r3, [r7, #32]
}
 80090aa:	bf00      	nop
 80090ac:	bf00      	nop
 80090ae:	e7fd      	b.n	80090ac <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80090b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d00b      	beq.n	80090d0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80090b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090bc:	f383 8811 	msr	BASEPRI, r3
 80090c0:	f3bf 8f6f 	isb	sy
 80090c4:	f3bf 8f4f 	dsb	sy
 80090c8:	61fb      	str	r3, [r7, #28]
}
 80090ca:	bf00      	nop
 80090cc:	bf00      	nop
 80090ce:	e7fd      	b.n	80090cc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80090d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d103      	bne.n	80090e0 <xQueueGiveFromISR+0x5c>
 80090d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <xQueueGiveFromISR+0x60>
 80090e0:	2301      	movs	r3, #1
 80090e2:	e000      	b.n	80090e6 <xQueueGiveFromISR+0x62>
 80090e4:	2300      	movs	r3, #0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10b      	bne.n	8009102 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	61bb      	str	r3, [r7, #24]
}
 80090fc:	bf00      	nop
 80090fe:	bf00      	nop
 8009100:	e7fd      	b.n	80090fe <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009102:	f002 fa11 	bl	800b528 <vPortValidateInterruptPriority>
	__asm volatile
 8009106:	f3ef 8211 	mrs	r2, BASEPRI
 800910a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800910e:	f383 8811 	msr	BASEPRI, r3
 8009112:	f3bf 8f6f 	isb	sy
 8009116:	f3bf 8f4f 	dsb	sy
 800911a:	617a      	str	r2, [r7, #20]
 800911c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800911e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009120:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009126:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800912c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800912e:	429a      	cmp	r2, r3
 8009130:	d22b      	bcs.n	800918a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009134:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009138:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800913c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800913e:	1c5a      	adds	r2, r3, #1
 8009140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009142:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009144:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800914c:	d112      	bne.n	8009174 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800914e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009152:	2b00      	cmp	r3, #0
 8009154:	d016      	beq.n	8009184 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	3324      	adds	r3, #36	@ 0x24
 800915a:	4618      	mov	r0, r3
 800915c:	f001 f8d4 	bl	800a308 <xTaskRemoveFromEventList>
 8009160:	4603      	mov	r3, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00e      	beq.n	8009184 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d00b      	beq.n	8009184 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	2201      	movs	r2, #1
 8009170:	601a      	str	r2, [r3, #0]
 8009172:	e007      	b.n	8009184 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009174:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009178:	3301      	adds	r3, #1
 800917a:	b2db      	uxtb	r3, r3
 800917c:	b25a      	sxtb	r2, r3
 800917e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009184:	2301      	movs	r3, #1
 8009186:	637b      	str	r3, [r7, #52]	@ 0x34
 8009188:	e001      	b.n	800918e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800918a:	2300      	movs	r3, #0
 800918c:	637b      	str	r3, [r7, #52]	@ 0x34
 800918e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009190:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f383 8811 	msr	BASEPRI, r3
}
 8009198:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800919a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800919c:	4618      	mov	r0, r3
 800919e:	3738      	adds	r7, #56	@ 0x38
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b08c      	sub	sp, #48	@ 0x30
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80091b0:	2300      	movs	r3, #0
 80091b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80091b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d10b      	bne.n	80091d6 <xQueueReceive+0x32>
	__asm volatile
 80091be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c2:	f383 8811 	msr	BASEPRI, r3
 80091c6:	f3bf 8f6f 	isb	sy
 80091ca:	f3bf 8f4f 	dsb	sy
 80091ce:	623b      	str	r3, [r7, #32]
}
 80091d0:	bf00      	nop
 80091d2:	bf00      	nop
 80091d4:	e7fd      	b.n	80091d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d103      	bne.n	80091e4 <xQueueReceive+0x40>
 80091dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d101      	bne.n	80091e8 <xQueueReceive+0x44>
 80091e4:	2301      	movs	r3, #1
 80091e6:	e000      	b.n	80091ea <xQueueReceive+0x46>
 80091e8:	2300      	movs	r3, #0
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d10b      	bne.n	8009206 <xQueueReceive+0x62>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f2:	f383 8811 	msr	BASEPRI, r3
 80091f6:	f3bf 8f6f 	isb	sy
 80091fa:	f3bf 8f4f 	dsb	sy
 80091fe:	61fb      	str	r3, [r7, #28]
}
 8009200:	bf00      	nop
 8009202:	bf00      	nop
 8009204:	e7fd      	b.n	8009202 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009206:	f001 fa3f 	bl	800a688 <xTaskGetSchedulerState>
 800920a:	4603      	mov	r3, r0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d102      	bne.n	8009216 <xQueueReceive+0x72>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d101      	bne.n	800921a <xQueueReceive+0x76>
 8009216:	2301      	movs	r3, #1
 8009218:	e000      	b.n	800921c <xQueueReceive+0x78>
 800921a:	2300      	movs	r3, #0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10b      	bne.n	8009238 <xQueueReceive+0x94>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009224:	f383 8811 	msr	BASEPRI, r3
 8009228:	f3bf 8f6f 	isb	sy
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	61bb      	str	r3, [r7, #24]
}
 8009232:	bf00      	nop
 8009234:	bf00      	nop
 8009236:	e7fd      	b.n	8009234 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009238:	f002 f896 	bl	800b368 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800923c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800923e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009240:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009244:	2b00      	cmp	r3, #0
 8009246:	d01f      	beq.n	8009288 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009248:	68b9      	ldr	r1, [r7, #8]
 800924a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800924c:	f000 fac4 	bl	80097d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009252:	1e5a      	subs	r2, r3, #1
 8009254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009256:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00f      	beq.n	8009280 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009262:	3310      	adds	r3, #16
 8009264:	4618      	mov	r0, r3
 8009266:	f001 f84f 	bl	800a308 <xTaskRemoveFromEventList>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d007      	beq.n	8009280 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009270:	4b3c      	ldr	r3, [pc, #240]	@ (8009364 <xQueueReceive+0x1c0>)
 8009272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009276:	601a      	str	r2, [r3, #0]
 8009278:	f3bf 8f4f 	dsb	sy
 800927c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009280:	f002 f8a4 	bl	800b3cc <vPortExitCritical>
				return pdPASS;
 8009284:	2301      	movs	r3, #1
 8009286:	e069      	b.n	800935c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d103      	bne.n	8009296 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800928e:	f002 f89d 	bl	800b3cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009292:	2300      	movs	r3, #0
 8009294:	e062      	b.n	800935c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009298:	2b00      	cmp	r3, #0
 800929a:	d106      	bne.n	80092aa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800929c:	f107 0310 	add.w	r3, r7, #16
 80092a0:	4618      	mov	r0, r3
 80092a2:	f001 f895 	bl	800a3d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80092a6:	2301      	movs	r3, #1
 80092a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80092aa:	f002 f88f 	bl	800b3cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80092ae:	f000 fe05 	bl	8009ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092b2:	f002 f859 	bl	800b368 <vPortEnterCritical>
 80092b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092bc:	b25b      	sxtb	r3, r3
 80092be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092c2:	d103      	bne.n	80092cc <xQueueReceive+0x128>
 80092c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092d2:	b25b      	sxtb	r3, r3
 80092d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092d8:	d103      	bne.n	80092e2 <xQueueReceive+0x13e>
 80092da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092dc:	2200      	movs	r2, #0
 80092de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092e2:	f002 f873 	bl	800b3cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092e6:	1d3a      	adds	r2, r7, #4
 80092e8:	f107 0310 	add.w	r3, r7, #16
 80092ec:	4611      	mov	r1, r2
 80092ee:	4618      	mov	r0, r3
 80092f0:	f001 f884 	bl	800a3fc <xTaskCheckForTimeOut>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d123      	bne.n	8009342 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092fc:	f000 fae4 	bl	80098c8 <prvIsQueueEmpty>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d017      	beq.n	8009336 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009308:	3324      	adds	r3, #36	@ 0x24
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	4611      	mov	r1, r2
 800930e:	4618      	mov	r0, r3
 8009310:	f000 ffa8 	bl	800a264 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009314:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009316:	f000 fa85 	bl	8009824 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800931a:	f000 fddd 	bl	8009ed8 <xTaskResumeAll>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d189      	bne.n	8009238 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009324:	4b0f      	ldr	r3, [pc, #60]	@ (8009364 <xQueueReceive+0x1c0>)
 8009326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800932a:	601a      	str	r2, [r3, #0]
 800932c:	f3bf 8f4f 	dsb	sy
 8009330:	f3bf 8f6f 	isb	sy
 8009334:	e780      	b.n	8009238 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009338:	f000 fa74 	bl	8009824 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800933c:	f000 fdcc 	bl	8009ed8 <xTaskResumeAll>
 8009340:	e77a      	b.n	8009238 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009344:	f000 fa6e 	bl	8009824 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009348:	f000 fdc6 	bl	8009ed8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800934c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800934e:	f000 fabb 	bl	80098c8 <prvIsQueueEmpty>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	f43f af6f 	beq.w	8009238 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800935a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800935c:	4618      	mov	r0, r3
 800935e:	3730      	adds	r7, #48	@ 0x30
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	e000ed04 	.word	0xe000ed04

08009368 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b08e      	sub	sp, #56	@ 0x38
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009372:	2300      	movs	r3, #0
 8009374:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800937a:	2300      	movs	r3, #0
 800937c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800937e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009380:	2b00      	cmp	r3, #0
 8009382:	d10b      	bne.n	800939c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009388:	f383 8811 	msr	BASEPRI, r3
 800938c:	f3bf 8f6f 	isb	sy
 8009390:	f3bf 8f4f 	dsb	sy
 8009394:	623b      	str	r3, [r7, #32]
}
 8009396:	bf00      	nop
 8009398:	bf00      	nop
 800939a:	e7fd      	b.n	8009398 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800939c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800939e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d00b      	beq.n	80093bc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80093a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a8:	f383 8811 	msr	BASEPRI, r3
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	61fb      	str	r3, [r7, #28]
}
 80093b6:	bf00      	nop
 80093b8:	bf00      	nop
 80093ba:	e7fd      	b.n	80093b8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093bc:	f001 f964 	bl	800a688 <xTaskGetSchedulerState>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d102      	bne.n	80093cc <xQueueSemaphoreTake+0x64>
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d101      	bne.n	80093d0 <xQueueSemaphoreTake+0x68>
 80093cc:	2301      	movs	r3, #1
 80093ce:	e000      	b.n	80093d2 <xQueueSemaphoreTake+0x6a>
 80093d0:	2300      	movs	r3, #0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10b      	bne.n	80093ee <xQueueSemaphoreTake+0x86>
	__asm volatile
 80093d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093da:	f383 8811 	msr	BASEPRI, r3
 80093de:	f3bf 8f6f 	isb	sy
 80093e2:	f3bf 8f4f 	dsb	sy
 80093e6:	61bb      	str	r3, [r7, #24]
}
 80093e8:	bf00      	nop
 80093ea:	bf00      	nop
 80093ec:	e7fd      	b.n	80093ea <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80093ee:	f001 ffbb 	bl	800b368 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80093f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80093f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d024      	beq.n	8009448 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80093fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009400:	1e5a      	subs	r2, r3, #1
 8009402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009404:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d104      	bne.n	8009418 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800940e:	f001 fab5 	bl	800a97c <pvTaskIncrementMutexHeldCount>
 8009412:	4602      	mov	r2, r0
 8009414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009416:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d00f      	beq.n	8009440 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009422:	3310      	adds	r3, #16
 8009424:	4618      	mov	r0, r3
 8009426:	f000 ff6f 	bl	800a308 <xTaskRemoveFromEventList>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d007      	beq.n	8009440 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009430:	4b54      	ldr	r3, [pc, #336]	@ (8009584 <xQueueSemaphoreTake+0x21c>)
 8009432:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009436:	601a      	str	r2, [r3, #0]
 8009438:	f3bf 8f4f 	dsb	sy
 800943c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009440:	f001 ffc4 	bl	800b3cc <vPortExitCritical>
				return pdPASS;
 8009444:	2301      	movs	r3, #1
 8009446:	e098      	b.n	800957a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d112      	bne.n	8009474 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800944e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009450:	2b00      	cmp	r3, #0
 8009452:	d00b      	beq.n	800946c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	617b      	str	r3, [r7, #20]
}
 8009466:	bf00      	nop
 8009468:	bf00      	nop
 800946a:	e7fd      	b.n	8009468 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800946c:	f001 ffae 	bl	800b3cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009470:	2300      	movs	r3, #0
 8009472:	e082      	b.n	800957a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009476:	2b00      	cmp	r3, #0
 8009478:	d106      	bne.n	8009488 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800947a:	f107 030c 	add.w	r3, r7, #12
 800947e:	4618      	mov	r0, r3
 8009480:	f000 ffa6 	bl	800a3d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009484:	2301      	movs	r3, #1
 8009486:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009488:	f001 ffa0 	bl	800b3cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800948c:	f000 fd16 	bl	8009ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009490:	f001 ff6a 	bl	800b368 <vPortEnterCritical>
 8009494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009496:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800949a:	b25b      	sxtb	r3, r3
 800949c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a0:	d103      	bne.n	80094aa <xQueueSemaphoreTake+0x142>
 80094a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a4:	2200      	movs	r2, #0
 80094a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094b0:	b25b      	sxtb	r3, r3
 80094b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094b6:	d103      	bne.n	80094c0 <xQueueSemaphoreTake+0x158>
 80094b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094c0:	f001 ff84 	bl	800b3cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094c4:	463a      	mov	r2, r7
 80094c6:	f107 030c 	add.w	r3, r7, #12
 80094ca:	4611      	mov	r1, r2
 80094cc:	4618      	mov	r0, r3
 80094ce:	f000 ff95 	bl	800a3fc <xTaskCheckForTimeOut>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d132      	bne.n	800953e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80094d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80094da:	f000 f9f5 	bl	80098c8 <prvIsQueueEmpty>
 80094de:	4603      	mov	r3, r0
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d026      	beq.n	8009532 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80094e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d109      	bne.n	8009500 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80094ec:	f001 ff3c 	bl	800b368 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80094f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	4618      	mov	r0, r3
 80094f6:	f001 f8e5 	bl	800a6c4 <xTaskPriorityInherit>
 80094fa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80094fc:	f001 ff66 	bl	800b3cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009502:	3324      	adds	r3, #36	@ 0x24
 8009504:	683a      	ldr	r2, [r7, #0]
 8009506:	4611      	mov	r1, r2
 8009508:	4618      	mov	r0, r3
 800950a:	f000 feab 	bl	800a264 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800950e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009510:	f000 f988 	bl	8009824 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009514:	f000 fce0 	bl	8009ed8 <xTaskResumeAll>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	f47f af67 	bne.w	80093ee <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009520:	4b18      	ldr	r3, [pc, #96]	@ (8009584 <xQueueSemaphoreTake+0x21c>)
 8009522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009526:	601a      	str	r2, [r3, #0]
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	e75d      	b.n	80093ee <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009532:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009534:	f000 f976 	bl	8009824 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009538:	f000 fcce 	bl	8009ed8 <xTaskResumeAll>
 800953c:	e757      	b.n	80093ee <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800953e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009540:	f000 f970 	bl	8009824 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009544:	f000 fcc8 	bl	8009ed8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009548:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800954a:	f000 f9bd 	bl	80098c8 <prvIsQueueEmpty>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	f43f af4c 	beq.w	80093ee <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00d      	beq.n	8009578 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800955c:	f001 ff04 	bl	800b368 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009560:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009562:	f000 f8b7 	bl	80096d4 <prvGetDisinheritPriorityAfterTimeout>
 8009566:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800956e:	4618      	mov	r0, r3
 8009570:	f001 f980 	bl	800a874 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009574:	f001 ff2a 	bl	800b3cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009578:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800957a:	4618      	mov	r0, r3
 800957c:	3738      	adds	r7, #56	@ 0x38
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	e000ed04 	.word	0xe000ed04

08009588 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b08e      	sub	sp, #56	@ 0x38
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800959a:	2b00      	cmp	r3, #0
 800959c:	d10b      	bne.n	80095b6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800959e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a2:	f383 8811 	msr	BASEPRI, r3
 80095a6:	f3bf 8f6f 	isb	sy
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	623b      	str	r3, [r7, #32]
}
 80095b0:	bf00      	nop
 80095b2:	bf00      	nop
 80095b4:	e7fd      	b.n	80095b2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d103      	bne.n	80095c4 <xQueueReceiveFromISR+0x3c>
 80095bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d101      	bne.n	80095c8 <xQueueReceiveFromISR+0x40>
 80095c4:	2301      	movs	r3, #1
 80095c6:	e000      	b.n	80095ca <xQueueReceiveFromISR+0x42>
 80095c8:	2300      	movs	r3, #0
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d10b      	bne.n	80095e6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80095ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d2:	f383 8811 	msr	BASEPRI, r3
 80095d6:	f3bf 8f6f 	isb	sy
 80095da:	f3bf 8f4f 	dsb	sy
 80095de:	61fb      	str	r3, [r7, #28]
}
 80095e0:	bf00      	nop
 80095e2:	bf00      	nop
 80095e4:	e7fd      	b.n	80095e2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80095e6:	f001 ff9f 	bl	800b528 <vPortValidateInterruptPriority>
	__asm volatile
 80095ea:	f3ef 8211 	mrs	r2, BASEPRI
 80095ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f2:	f383 8811 	msr	BASEPRI, r3
 80095f6:	f3bf 8f6f 	isb	sy
 80095fa:	f3bf 8f4f 	dsb	sy
 80095fe:	61ba      	str	r2, [r7, #24]
 8009600:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009602:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009604:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800960c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960e:	2b00      	cmp	r3, #0
 8009610:	d02f      	beq.n	8009672 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800961c:	68b9      	ldr	r1, [r7, #8]
 800961e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009620:	f000 f8da 	bl	80097d8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009626:	1e5a      	subs	r2, r3, #1
 8009628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800962c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009634:	d112      	bne.n	800965c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009638:	691b      	ldr	r3, [r3, #16]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d016      	beq.n	800966c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800963e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009640:	3310      	adds	r3, #16
 8009642:	4618      	mov	r0, r3
 8009644:	f000 fe60 	bl	800a308 <xTaskRemoveFromEventList>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d00e      	beq.n	800966c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d00b      	beq.n	800966c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2201      	movs	r2, #1
 8009658:	601a      	str	r2, [r3, #0]
 800965a:	e007      	b.n	800966c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800965c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009660:	3301      	adds	r3, #1
 8009662:	b2db      	uxtb	r3, r3
 8009664:	b25a      	sxtb	r2, r3
 8009666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800966c:	2301      	movs	r3, #1
 800966e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009670:	e001      	b.n	8009676 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009672:	2300      	movs	r3, #0
 8009674:	637b      	str	r3, [r7, #52]	@ 0x34
 8009676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009678:	613b      	str	r3, [r7, #16]
	__asm volatile
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	f383 8811 	msr	BASEPRI, r3
}
 8009680:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009684:	4618      	mov	r0, r3
 8009686:	3738      	adds	r7, #56	@ 0x38
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d10b      	bne.n	80096b6 <vQueueDelete+0x2a>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	60bb      	str	r3, [r7, #8]
}
 80096b0:	bf00      	nop
 80096b2:	bf00      	nop
 80096b4:	e7fd      	b.n	80096b2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f000 f95e 	bl	8009978 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d102      	bne.n	80096cc <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80096c6:	68f8      	ldr	r0, [r7, #12]
 80096c8:	f002 f83e 	bl	800b748 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80096cc:	bf00      	nop
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d006      	beq.n	80096f2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80096ee:	60fb      	str	r3, [r7, #12]
 80096f0:	e001      	b.n	80096f6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80096f2:	2300      	movs	r3, #0
 80096f4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80096f6:	68fb      	ldr	r3, [r7, #12]
	}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009710:	2300      	movs	r3, #0
 8009712:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009718:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800971e:	2b00      	cmp	r3, #0
 8009720:	d10d      	bne.n	800973e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d14d      	bne.n	80097c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	4618      	mov	r0, r3
 8009730:	f001 f830 	bl	800a794 <xTaskPriorityDisinherit>
 8009734:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2200      	movs	r2, #0
 800973a:	609a      	str	r2, [r3, #8]
 800973c:	e043      	b.n	80097c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d119      	bne.n	8009778 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6858      	ldr	r0, [r3, #4]
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800974c:	461a      	mov	r2, r3
 800974e:	68b9      	ldr	r1, [r7, #8]
 8009750:	f002 fa7a 	bl	800bc48 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	685a      	ldr	r2, [r3, #4]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800975c:	441a      	add	r2, r3
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	685a      	ldr	r2, [r3, #4]
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	429a      	cmp	r2, r3
 800976c:	d32b      	bcc.n	80097c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	605a      	str	r2, [r3, #4]
 8009776:	e026      	b.n	80097c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	68d8      	ldr	r0, [r3, #12]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009780:	461a      	mov	r2, r3
 8009782:	68b9      	ldr	r1, [r7, #8]
 8009784:	f002 fa60 	bl	800bc48 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	68da      	ldr	r2, [r3, #12]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009790:	425b      	negs	r3, r3
 8009792:	441a      	add	r2, r3
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	68da      	ldr	r2, [r3, #12]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d207      	bcs.n	80097b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	689a      	ldr	r2, [r3, #8]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ac:	425b      	negs	r3, r3
 80097ae:	441a      	add	r2, r3
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d105      	bne.n	80097c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d002      	beq.n	80097c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	3b01      	subs	r3, #1
 80097c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	1c5a      	adds	r2, r3, #1
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80097ce:	697b      	ldr	r3, [r7, #20]
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3718      	adds	r7, #24
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d018      	beq.n	800981c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	68da      	ldr	r2, [r3, #12]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f2:	441a      	add	r2, r3
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	68da      	ldr	r2, [r3, #12]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	429a      	cmp	r2, r3
 8009802:	d303      	bcc.n	800980c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	68d9      	ldr	r1, [r3, #12]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009814:	461a      	mov	r2, r3
 8009816:	6838      	ldr	r0, [r7, #0]
 8009818:	f002 fa16 	bl	800bc48 <memcpy>
	}
}
 800981c:	bf00      	nop
 800981e:	3708      	adds	r7, #8
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b084      	sub	sp, #16
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800982c:	f001 fd9c 	bl	800b368 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009836:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009838:	e011      	b.n	800985e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983e:	2b00      	cmp	r3, #0
 8009840:	d012      	beq.n	8009868 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	3324      	adds	r3, #36	@ 0x24
 8009846:	4618      	mov	r0, r3
 8009848:	f000 fd5e 	bl	800a308 <xTaskRemoveFromEventList>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d001      	beq.n	8009856 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009852:	f000 fe37 	bl	800a4c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009856:	7bfb      	ldrb	r3, [r7, #15]
 8009858:	3b01      	subs	r3, #1
 800985a:	b2db      	uxtb	r3, r3
 800985c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800985e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009862:	2b00      	cmp	r3, #0
 8009864:	dce9      	bgt.n	800983a <prvUnlockQueue+0x16>
 8009866:	e000      	b.n	800986a <prvUnlockQueue+0x46>
					break;
 8009868:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	22ff      	movs	r2, #255	@ 0xff
 800986e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009872:	f001 fdab 	bl	800b3cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009876:	f001 fd77 	bl	800b368 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009880:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009882:	e011      	b.n	80098a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	691b      	ldr	r3, [r3, #16]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d012      	beq.n	80098b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	3310      	adds	r3, #16
 8009890:	4618      	mov	r0, r3
 8009892:	f000 fd39 	bl	800a308 <xTaskRemoveFromEventList>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d001      	beq.n	80098a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800989c:	f000 fe12 	bl	800a4c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80098a0:	7bbb      	ldrb	r3, [r7, #14]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80098a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	dce9      	bgt.n	8009884 <prvUnlockQueue+0x60>
 80098b0:	e000      	b.n	80098b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80098b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	22ff      	movs	r2, #255	@ 0xff
 80098b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80098bc:	f001 fd86 	bl	800b3cc <vPortExitCritical>
}
 80098c0:	bf00      	nop
 80098c2:	3710      	adds	r7, #16
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098d0:	f001 fd4a 	bl	800b368 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d102      	bne.n	80098e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80098dc:	2301      	movs	r3, #1
 80098de:	60fb      	str	r3, [r7, #12]
 80098e0:	e001      	b.n	80098e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80098e2:	2300      	movs	r3, #0
 80098e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098e6:	f001 fd71 	bl	800b3cc <vPortExitCritical>

	return xReturn;
 80098ea:	68fb      	ldr	r3, [r7, #12]
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3710      	adds	r7, #16
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098fc:	f001 fd34 	bl	800b368 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009908:	429a      	cmp	r2, r3
 800990a:	d102      	bne.n	8009912 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800990c:	2301      	movs	r3, #1
 800990e:	60fb      	str	r3, [r7, #12]
 8009910:	e001      	b.n	8009916 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009912:	2300      	movs	r3, #0
 8009914:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009916:	f001 fd59 	bl	800b3cc <vPortExitCritical>

	return xReturn;
 800991a:	68fb      	ldr	r3, [r7, #12]
}
 800991c:	4618      	mov	r0, r3
 800991e:	3710      	adds	r7, #16
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800992e:	2300      	movs	r3, #0
 8009930:	60fb      	str	r3, [r7, #12]
 8009932:	e014      	b.n	800995e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009934:	4a0f      	ldr	r2, [pc, #60]	@ (8009974 <vQueueAddToRegistry+0x50>)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10b      	bne.n	8009958 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009940:	490c      	ldr	r1, [pc, #48]	@ (8009974 <vQueueAddToRegistry+0x50>)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	683a      	ldr	r2, [r7, #0]
 8009946:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800994a:	4a0a      	ldr	r2, [pc, #40]	@ (8009974 <vQueueAddToRegistry+0x50>)
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	00db      	lsls	r3, r3, #3
 8009950:	4413      	add	r3, r2
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009956:	e006      	b.n	8009966 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	3301      	adds	r3, #1
 800995c:	60fb      	str	r3, [r7, #12]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2b07      	cmp	r3, #7
 8009962:	d9e7      	bls.n	8009934 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009964:	bf00      	nop
 8009966:	bf00      	nop
 8009968:	3714      	adds	r7, #20
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr
 8009972:	bf00      	nop
 8009974:	20000ce4 	.word	0x20000ce4

08009978 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009978:	b480      	push	{r7}
 800997a:	b085      	sub	sp, #20
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009980:	2300      	movs	r3, #0
 8009982:	60fb      	str	r3, [r7, #12]
 8009984:	e016      	b.n	80099b4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009986:	4a10      	ldr	r2, [pc, #64]	@ (80099c8 <vQueueUnregisterQueue+0x50>)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	00db      	lsls	r3, r3, #3
 800998c:	4413      	add	r3, r2
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	429a      	cmp	r2, r3
 8009994:	d10b      	bne.n	80099ae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009996:	4a0c      	ldr	r2, [pc, #48]	@ (80099c8 <vQueueUnregisterQueue+0x50>)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2100      	movs	r1, #0
 800999c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80099a0:	4a09      	ldr	r2, [pc, #36]	@ (80099c8 <vQueueUnregisterQueue+0x50>)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	00db      	lsls	r3, r3, #3
 80099a6:	4413      	add	r3, r2
 80099a8:	2200      	movs	r2, #0
 80099aa:	605a      	str	r2, [r3, #4]
				break;
 80099ac:	e006      	b.n	80099bc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	3301      	adds	r3, #1
 80099b2:	60fb      	str	r3, [r7, #12]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2b07      	cmp	r3, #7
 80099b8:	d9e5      	bls.n	8009986 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80099ba:	bf00      	nop
 80099bc:	bf00      	nop
 80099be:	3714      	adds	r7, #20
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr
 80099c8:	20000ce4 	.word	0x20000ce4

080099cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b086      	sub	sp, #24
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80099dc:	f001 fcc4 	bl	800b368 <vPortEnterCritical>
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099e6:	b25b      	sxtb	r3, r3
 80099e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ec:	d103      	bne.n	80099f6 <vQueueWaitForMessageRestricted+0x2a>
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	2200      	movs	r2, #0
 80099f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099fc:	b25b      	sxtb	r3, r3
 80099fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a02:	d103      	bne.n	8009a0c <vQueueWaitForMessageRestricted+0x40>
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	2200      	movs	r2, #0
 8009a08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a0c:	f001 fcde 	bl	800b3cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d106      	bne.n	8009a26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	3324      	adds	r3, #36	@ 0x24
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	68b9      	ldr	r1, [r7, #8]
 8009a20:	4618      	mov	r0, r3
 8009a22:	f000 fc45 	bl	800a2b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009a26:	6978      	ldr	r0, [r7, #20]
 8009a28:	f7ff fefc 	bl	8009824 <prvUnlockQueue>
	}
 8009a2c:	bf00      	nop
 8009a2e:	3718      	adds	r7, #24
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b08e      	sub	sp, #56	@ 0x38
 8009a38:	af04      	add	r7, sp, #16
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	607a      	str	r2, [r7, #4]
 8009a40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d10b      	bne.n	8009a60 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a4c:	f383 8811 	msr	BASEPRI, r3
 8009a50:	f3bf 8f6f 	isb	sy
 8009a54:	f3bf 8f4f 	dsb	sy
 8009a58:	623b      	str	r3, [r7, #32]
}
 8009a5a:	bf00      	nop
 8009a5c:	bf00      	nop
 8009a5e:	e7fd      	b.n	8009a5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d10b      	bne.n	8009a7e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6a:	f383 8811 	msr	BASEPRI, r3
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f3bf 8f4f 	dsb	sy
 8009a76:	61fb      	str	r3, [r7, #28]
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	e7fd      	b.n	8009a7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a7e:	235c      	movs	r3, #92	@ 0x5c
 8009a80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	2b5c      	cmp	r3, #92	@ 0x5c
 8009a86:	d00b      	beq.n	8009aa0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a8c:	f383 8811 	msr	BASEPRI, r3
 8009a90:	f3bf 8f6f 	isb	sy
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	61bb      	str	r3, [r7, #24]
}
 8009a9a:	bf00      	nop
 8009a9c:	bf00      	nop
 8009a9e:	e7fd      	b.n	8009a9c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009aa0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01e      	beq.n	8009ae6 <xTaskCreateStatic+0xb2>
 8009aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d01b      	beq.n	8009ae6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ab0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ab6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aba:	2202      	movs	r2, #2
 8009abc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	9303      	str	r3, [sp, #12]
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac6:	9302      	str	r3, [sp, #8]
 8009ac8:	f107 0314 	add.w	r3, r7, #20
 8009acc:	9301      	str	r3, [sp, #4]
 8009ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad0:	9300      	str	r3, [sp, #0]
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	687a      	ldr	r2, [r7, #4]
 8009ad6:	68b9      	ldr	r1, [r7, #8]
 8009ad8:	68f8      	ldr	r0, [r7, #12]
 8009ada:	f000 f850 	bl	8009b7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009ade:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ae0:	f000 f8de 	bl	8009ca0 <prvAddNewTaskToReadyList>
 8009ae4:	e001      	b.n	8009aea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009aea:	697b      	ldr	r3, [r7, #20]
	}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3728      	adds	r7, #40	@ 0x28
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b08c      	sub	sp, #48	@ 0x30
 8009af8:	af04      	add	r7, sp, #16
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	603b      	str	r3, [r7, #0]
 8009b00:	4613      	mov	r3, r2
 8009b02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b04:	88fb      	ldrh	r3, [r7, #6]
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f001 fd4f 	bl	800b5ac <pvPortMalloc>
 8009b0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00e      	beq.n	8009b34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b16:	205c      	movs	r0, #92	@ 0x5c
 8009b18:	f001 fd48 	bl	800b5ac <pvPortMalloc>
 8009b1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d003      	beq.n	8009b2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	697a      	ldr	r2, [r7, #20]
 8009b28:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b2a:	e005      	b.n	8009b38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009b2c:	6978      	ldr	r0, [r7, #20]
 8009b2e:	f001 fe0b 	bl	800b748 <vPortFree>
 8009b32:	e001      	b.n	8009b38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b34:	2300      	movs	r3, #0
 8009b36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d017      	beq.n	8009b6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b46:	88fa      	ldrh	r2, [r7, #6]
 8009b48:	2300      	movs	r3, #0
 8009b4a:	9303      	str	r3, [sp, #12]
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	9302      	str	r3, [sp, #8]
 8009b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b52:	9301      	str	r3, [sp, #4]
 8009b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b56:	9300      	str	r3, [sp, #0]
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	68b9      	ldr	r1, [r7, #8]
 8009b5c:	68f8      	ldr	r0, [r7, #12]
 8009b5e:	f000 f80e 	bl	8009b7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b62:	69f8      	ldr	r0, [r7, #28]
 8009b64:	f000 f89c 	bl	8009ca0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	61bb      	str	r3, [r7, #24]
 8009b6c:	e002      	b.n	8009b74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009b72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b74:	69bb      	ldr	r3, [r7, #24]
	}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3720      	adds	r7, #32
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b088      	sub	sp, #32
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	60b9      	str	r1, [r7, #8]
 8009b88:	607a      	str	r2, [r7, #4]
 8009b8a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	009b      	lsls	r3, r3, #2
 8009b94:	461a      	mov	r2, r3
 8009b96:	21a5      	movs	r1, #165	@ 0xa5
 8009b98:	f001 ffce 	bl	800bb38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	4413      	add	r3, r2
 8009bac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	f023 0307 	bic.w	r3, r3, #7
 8009bb4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	f003 0307 	and.w	r3, r3, #7
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00b      	beq.n	8009bd8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc4:	f383 8811 	msr	BASEPRI, r3
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	617b      	str	r3, [r7, #20]
}
 8009bd2:	bf00      	nop
 8009bd4:	bf00      	nop
 8009bd6:	e7fd      	b.n	8009bd4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d01f      	beq.n	8009c1e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009bde:	2300      	movs	r3, #0
 8009be0:	61fb      	str	r3, [r7, #28]
 8009be2:	e012      	b.n	8009c0a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	69fb      	ldr	r3, [r7, #28]
 8009be8:	4413      	add	r3, r2
 8009bea:	7819      	ldrb	r1, [r3, #0]
 8009bec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	4413      	add	r3, r2
 8009bf2:	3334      	adds	r3, #52	@ 0x34
 8009bf4:	460a      	mov	r2, r1
 8009bf6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	69fb      	ldr	r3, [r7, #28]
 8009bfc:	4413      	add	r3, r2
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d006      	beq.n	8009c12 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c04:	69fb      	ldr	r3, [r7, #28]
 8009c06:	3301      	adds	r3, #1
 8009c08:	61fb      	str	r3, [r7, #28]
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	2b0f      	cmp	r3, #15
 8009c0e:	d9e9      	bls.n	8009be4 <prvInitialiseNewTask+0x66>
 8009c10:	e000      	b.n	8009c14 <prvInitialiseNewTask+0x96>
			{
				break;
 8009c12:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c16:	2200      	movs	r2, #0
 8009c18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c1c:	e003      	b.n	8009c26 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c28:	2b37      	cmp	r3, #55	@ 0x37
 8009c2a:	d901      	bls.n	8009c30 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009c2c:	2337      	movs	r3, #55	@ 0x37
 8009c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c34:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c3a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3e:	2200      	movs	r2, #0
 8009c40:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c44:	3304      	adds	r3, #4
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7fe fe34 	bl	80088b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4e:	3318      	adds	r3, #24
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7fe fe2f 	bl	80088b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c5e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c6a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6e:	2200      	movs	r2, #0
 8009c70:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009c7a:	683a      	ldr	r2, [r7, #0]
 8009c7c:	68f9      	ldr	r1, [r7, #12]
 8009c7e:	69b8      	ldr	r0, [r7, #24]
 8009c80:	f001 fa3e 	bl	800b100 <pxPortInitialiseStack>
 8009c84:	4602      	mov	r2, r0
 8009c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c88:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d002      	beq.n	8009c96 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c96:	bf00      	nop
 8009c98:	3720      	adds	r7, #32
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
	...

08009ca0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ca8:	f001 fb5e 	bl	800b368 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009cac:	4b2d      	ldr	r3, [pc, #180]	@ (8009d64 <prvAddNewTaskToReadyList+0xc4>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8009d64 <prvAddNewTaskToReadyList+0xc4>)
 8009cb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d109      	bne.n	8009cd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009cc4:	4b27      	ldr	r3, [pc, #156]	@ (8009d64 <prvAddNewTaskToReadyList+0xc4>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2b01      	cmp	r3, #1
 8009cca:	d110      	bne.n	8009cee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ccc:	f000 fc1e 	bl	800a50c <prvInitialiseTaskLists>
 8009cd0:	e00d      	b.n	8009cee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009cd2:	4b26      	ldr	r3, [pc, #152]	@ (8009d6c <prvAddNewTaskToReadyList+0xcc>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d109      	bne.n	8009cee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009cda:	4b23      	ldr	r3, [pc, #140]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	d802      	bhi.n	8009cee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009cee:	4b20      	ldr	r3, [pc, #128]	@ (8009d70 <prvAddNewTaskToReadyList+0xd0>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8009d70 <prvAddNewTaskToReadyList+0xd0>)
 8009cf6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8009d70 <prvAddNewTaskToReadyList+0xd0>)
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d04:	4b1b      	ldr	r3, [pc, #108]	@ (8009d74 <prvAddNewTaskToReadyList+0xd4>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d903      	bls.n	8009d14 <prvAddNewTaskToReadyList+0x74>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d10:	4a18      	ldr	r2, [pc, #96]	@ (8009d74 <prvAddNewTaskToReadyList+0xd4>)
 8009d12:	6013      	str	r3, [r2, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d18:	4613      	mov	r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	4413      	add	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4a15      	ldr	r2, [pc, #84]	@ (8009d78 <prvAddNewTaskToReadyList+0xd8>)
 8009d22:	441a      	add	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	3304      	adds	r3, #4
 8009d28:	4619      	mov	r1, r3
 8009d2a:	4610      	mov	r0, r2
 8009d2c:	f7fe fdcf 	bl	80088ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d30:	f001 fb4c 	bl	800b3cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d34:	4b0d      	ldr	r3, [pc, #52]	@ (8009d6c <prvAddNewTaskToReadyList+0xcc>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d00e      	beq.n	8009d5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d207      	bcs.n	8009d5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d7c <prvAddNewTaskToReadyList+0xdc>)
 8009d4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	f3bf 8f4f 	dsb	sy
 8009d56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d5a:	bf00      	nop
 8009d5c:	3708      	adds	r7, #8
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	200011f8 	.word	0x200011f8
 8009d68:	20000d24 	.word	0x20000d24
 8009d6c:	20001204 	.word	0x20001204
 8009d70:	20001214 	.word	0x20001214
 8009d74:	20001200 	.word	0x20001200
 8009d78:	20000d28 	.word	0x20000d28
 8009d7c:	e000ed04 	.word	0xe000ed04

08009d80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d018      	beq.n	8009dc4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009d92:	4b14      	ldr	r3, [pc, #80]	@ (8009de4 <vTaskDelay+0x64>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00b      	beq.n	8009db2 <vTaskDelay+0x32>
	__asm volatile
 8009d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9e:	f383 8811 	msr	BASEPRI, r3
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	60bb      	str	r3, [r7, #8]
}
 8009dac:	bf00      	nop
 8009dae:	bf00      	nop
 8009db0:	e7fd      	b.n	8009dae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009db2:	f000 f883 	bl	8009ebc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009db6:	2100      	movs	r1, #0
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fdf3 	bl	800a9a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009dbe:	f000 f88b 	bl	8009ed8 <xTaskResumeAll>
 8009dc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d107      	bne.n	8009dda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009dca:	4b07      	ldr	r3, [pc, #28]	@ (8009de8 <vTaskDelay+0x68>)
 8009dcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dd0:	601a      	str	r2, [r3, #0]
 8009dd2:	f3bf 8f4f 	dsb	sy
 8009dd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009dda:	bf00      	nop
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	20001220 	.word	0x20001220
 8009de8:	e000ed04 	.word	0xe000ed04

08009dec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b08a      	sub	sp, #40	@ 0x28
 8009df0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009df2:	2300      	movs	r3, #0
 8009df4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009df6:	2300      	movs	r3, #0
 8009df8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009dfa:	463a      	mov	r2, r7
 8009dfc:	1d39      	adds	r1, r7, #4
 8009dfe:	f107 0308 	add.w	r3, r7, #8
 8009e02:	4618      	mov	r0, r3
 8009e04:	f7fe fd02 	bl	800880c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e08:	6839      	ldr	r1, [r7, #0]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	9202      	str	r2, [sp, #8]
 8009e10:	9301      	str	r3, [sp, #4]
 8009e12:	2300      	movs	r3, #0
 8009e14:	9300      	str	r3, [sp, #0]
 8009e16:	2300      	movs	r3, #0
 8009e18:	460a      	mov	r2, r1
 8009e1a:	4922      	ldr	r1, [pc, #136]	@ (8009ea4 <vTaskStartScheduler+0xb8>)
 8009e1c:	4822      	ldr	r0, [pc, #136]	@ (8009ea8 <vTaskStartScheduler+0xbc>)
 8009e1e:	f7ff fe09 	bl	8009a34 <xTaskCreateStatic>
 8009e22:	4603      	mov	r3, r0
 8009e24:	4a21      	ldr	r2, [pc, #132]	@ (8009eac <vTaskStartScheduler+0xc0>)
 8009e26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e28:	4b20      	ldr	r3, [pc, #128]	@ (8009eac <vTaskStartScheduler+0xc0>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e30:	2301      	movs	r3, #1
 8009e32:	617b      	str	r3, [r7, #20]
 8009e34:	e001      	b.n	8009e3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e36:	2300      	movs	r3, #0
 8009e38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d102      	bne.n	8009e46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e40:	f000 fe04 	bl	800aa4c <xTimerCreateTimerTask>
 8009e44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d116      	bne.n	8009e7a <vTaskStartScheduler+0x8e>
	__asm volatile
 8009e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	613b      	str	r3, [r7, #16]
}
 8009e5e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009e60:	4b13      	ldr	r3, [pc, #76]	@ (8009eb0 <vTaskStartScheduler+0xc4>)
 8009e62:	f04f 32ff 	mov.w	r2, #4294967295
 8009e66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009e68:	4b12      	ldr	r3, [pc, #72]	@ (8009eb4 <vTaskStartScheduler+0xc8>)
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009e6e:	4b12      	ldr	r3, [pc, #72]	@ (8009eb8 <vTaskStartScheduler+0xcc>)
 8009e70:	2200      	movs	r2, #0
 8009e72:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009e74:	f001 f9d4 	bl	800b220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009e78:	e00f      	b.n	8009e9a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e80:	d10b      	bne.n	8009e9a <vTaskStartScheduler+0xae>
	__asm volatile
 8009e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e86:	f383 8811 	msr	BASEPRI, r3
 8009e8a:	f3bf 8f6f 	isb	sy
 8009e8e:	f3bf 8f4f 	dsb	sy
 8009e92:	60fb      	str	r3, [r7, #12]
}
 8009e94:	bf00      	nop
 8009e96:	bf00      	nop
 8009e98:	e7fd      	b.n	8009e96 <vTaskStartScheduler+0xaa>
}
 8009e9a:	bf00      	nop
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	0800bce8 	.word	0x0800bce8
 8009ea8:	0800a4dd 	.word	0x0800a4dd
 8009eac:	2000121c 	.word	0x2000121c
 8009eb0:	20001218 	.word	0x20001218
 8009eb4:	20001204 	.word	0x20001204
 8009eb8:	200011fc 	.word	0x200011fc

08009ebc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009ec0:	4b04      	ldr	r3, [pc, #16]	@ (8009ed4 <vTaskSuspendAll+0x18>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	4a03      	ldr	r2, [pc, #12]	@ (8009ed4 <vTaskSuspendAll+0x18>)
 8009ec8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009eca:	bf00      	nop
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	20001220 	.word	0x20001220

08009ed8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009ee6:	4b42      	ldr	r3, [pc, #264]	@ (8009ff0 <xTaskResumeAll+0x118>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d10b      	bne.n	8009f06 <xTaskResumeAll+0x2e>
	__asm volatile
 8009eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef2:	f383 8811 	msr	BASEPRI, r3
 8009ef6:	f3bf 8f6f 	isb	sy
 8009efa:	f3bf 8f4f 	dsb	sy
 8009efe:	603b      	str	r3, [r7, #0]
}
 8009f00:	bf00      	nop
 8009f02:	bf00      	nop
 8009f04:	e7fd      	b.n	8009f02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f06:	f001 fa2f 	bl	800b368 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f0a:	4b39      	ldr	r3, [pc, #228]	@ (8009ff0 <xTaskResumeAll+0x118>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	4a37      	ldr	r2, [pc, #220]	@ (8009ff0 <xTaskResumeAll+0x118>)
 8009f12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f14:	4b36      	ldr	r3, [pc, #216]	@ (8009ff0 <xTaskResumeAll+0x118>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d162      	bne.n	8009fe2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f1c:	4b35      	ldr	r3, [pc, #212]	@ (8009ff4 <xTaskResumeAll+0x11c>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d05e      	beq.n	8009fe2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f24:	e02f      	b.n	8009f86 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f26:	4b34      	ldr	r3, [pc, #208]	@ (8009ff8 <xTaskResumeAll+0x120>)
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	68db      	ldr	r3, [r3, #12]
 8009f2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	3318      	adds	r3, #24
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fe fd28 	bl	8008988 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	3304      	adds	r3, #4
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f7fe fd23 	bl	8008988 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f46:	4b2d      	ldr	r3, [pc, #180]	@ (8009ffc <xTaskResumeAll+0x124>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d903      	bls.n	8009f56 <xTaskResumeAll+0x7e>
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f52:	4a2a      	ldr	r2, [pc, #168]	@ (8009ffc <xTaskResumeAll+0x124>)
 8009f54:	6013      	str	r3, [r2, #0]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	4413      	add	r3, r2
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	4a27      	ldr	r2, [pc, #156]	@ (800a000 <xTaskResumeAll+0x128>)
 8009f64:	441a      	add	r2, r3
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	3304      	adds	r3, #4
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	4610      	mov	r0, r2
 8009f6e:	f7fe fcae 	bl	80088ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f76:	4b23      	ldr	r3, [pc, #140]	@ (800a004 <xTaskResumeAll+0x12c>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d302      	bcc.n	8009f86 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009f80:	4b21      	ldr	r3, [pc, #132]	@ (800a008 <xTaskResumeAll+0x130>)
 8009f82:	2201      	movs	r2, #1
 8009f84:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f86:	4b1c      	ldr	r3, [pc, #112]	@ (8009ff8 <xTaskResumeAll+0x120>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1cb      	bne.n	8009f26 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d001      	beq.n	8009f98 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009f94:	f000 fb58 	bl	800a648 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009f98:	4b1c      	ldr	r3, [pc, #112]	@ (800a00c <xTaskResumeAll+0x134>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d010      	beq.n	8009fc6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009fa4:	f000 f846 	bl	800a034 <xTaskIncrementTick>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d002      	beq.n	8009fb4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009fae:	4b16      	ldr	r3, [pc, #88]	@ (800a008 <xTaskResumeAll+0x130>)
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1f1      	bne.n	8009fa4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009fc0:	4b12      	ldr	r3, [pc, #72]	@ (800a00c <xTaskResumeAll+0x134>)
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009fc6:	4b10      	ldr	r3, [pc, #64]	@ (800a008 <xTaskResumeAll+0x130>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d009      	beq.n	8009fe2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009fd2:	4b0f      	ldr	r3, [pc, #60]	@ (800a010 <xTaskResumeAll+0x138>)
 8009fd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fd8:	601a      	str	r2, [r3, #0]
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009fe2:	f001 f9f3 	bl	800b3cc <vPortExitCritical>

	return xAlreadyYielded;
 8009fe6:	68bb      	ldr	r3, [r7, #8]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	20001220 	.word	0x20001220
 8009ff4:	200011f8 	.word	0x200011f8
 8009ff8:	200011b8 	.word	0x200011b8
 8009ffc:	20001200 	.word	0x20001200
 800a000:	20000d28 	.word	0x20000d28
 800a004:	20000d24 	.word	0x20000d24
 800a008:	2000120c 	.word	0x2000120c
 800a00c:	20001208 	.word	0x20001208
 800a010:	e000ed04 	.word	0xe000ed04

0800a014 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a014:	b480      	push	{r7}
 800a016:	b083      	sub	sp, #12
 800a018:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a01a:	4b05      	ldr	r3, [pc, #20]	@ (800a030 <xTaskGetTickCount+0x1c>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a020:	687b      	ldr	r3, [r7, #4]
}
 800a022:	4618      	mov	r0, r3
 800a024:	370c      	adds	r7, #12
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	200011fc 	.word	0x200011fc

0800a034 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b086      	sub	sp, #24
 800a038:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a03a:	2300      	movs	r3, #0
 800a03c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a03e:	4b4f      	ldr	r3, [pc, #316]	@ (800a17c <xTaskIncrementTick+0x148>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	2b00      	cmp	r3, #0
 800a044:	f040 8090 	bne.w	800a168 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a048:	4b4d      	ldr	r3, [pc, #308]	@ (800a180 <xTaskIncrementTick+0x14c>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	3301      	adds	r3, #1
 800a04e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a050:	4a4b      	ldr	r2, [pc, #300]	@ (800a180 <xTaskIncrementTick+0x14c>)
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d121      	bne.n	800a0a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a05c:	4b49      	ldr	r3, [pc, #292]	@ (800a184 <xTaskIncrementTick+0x150>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d00b      	beq.n	800a07e <xTaskIncrementTick+0x4a>
	__asm volatile
 800a066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06a:	f383 8811 	msr	BASEPRI, r3
 800a06e:	f3bf 8f6f 	isb	sy
 800a072:	f3bf 8f4f 	dsb	sy
 800a076:	603b      	str	r3, [r7, #0]
}
 800a078:	bf00      	nop
 800a07a:	bf00      	nop
 800a07c:	e7fd      	b.n	800a07a <xTaskIncrementTick+0x46>
 800a07e:	4b41      	ldr	r3, [pc, #260]	@ (800a184 <xTaskIncrementTick+0x150>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	4b40      	ldr	r3, [pc, #256]	@ (800a188 <xTaskIncrementTick+0x154>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a3e      	ldr	r2, [pc, #248]	@ (800a184 <xTaskIncrementTick+0x150>)
 800a08a:	6013      	str	r3, [r2, #0]
 800a08c:	4a3e      	ldr	r2, [pc, #248]	@ (800a188 <xTaskIncrementTick+0x154>)
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	6013      	str	r3, [r2, #0]
 800a092:	4b3e      	ldr	r3, [pc, #248]	@ (800a18c <xTaskIncrementTick+0x158>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	3301      	adds	r3, #1
 800a098:	4a3c      	ldr	r2, [pc, #240]	@ (800a18c <xTaskIncrementTick+0x158>)
 800a09a:	6013      	str	r3, [r2, #0]
 800a09c:	f000 fad4 	bl	800a648 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0a0:	4b3b      	ldr	r3, [pc, #236]	@ (800a190 <xTaskIncrementTick+0x15c>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d349      	bcc.n	800a13e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0aa:	4b36      	ldr	r3, [pc, #216]	@ (800a184 <xTaskIncrementTick+0x150>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d104      	bne.n	800a0be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0b4:	4b36      	ldr	r3, [pc, #216]	@ (800a190 <xTaskIncrementTick+0x15c>)
 800a0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a0ba:	601a      	str	r2, [r3, #0]
					break;
 800a0bc:	e03f      	b.n	800a13e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0be:	4b31      	ldr	r3, [pc, #196]	@ (800a184 <xTaskIncrementTick+0x150>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	68db      	ldr	r3, [r3, #12]
 800a0c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a0ce:	693a      	ldr	r2, [r7, #16]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d203      	bcs.n	800a0de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a0d6:	4a2e      	ldr	r2, [pc, #184]	@ (800a190 <xTaskIncrementTick+0x15c>)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a0dc:	e02f      	b.n	800a13e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	3304      	adds	r3, #4
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7fe fc50 	bl	8008988 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d004      	beq.n	800a0fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	3318      	adds	r3, #24
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f7fe fc47 	bl	8008988 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0fe:	4b25      	ldr	r3, [pc, #148]	@ (800a194 <xTaskIncrementTick+0x160>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	429a      	cmp	r2, r3
 800a104:	d903      	bls.n	800a10e <xTaskIncrementTick+0xda>
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10a:	4a22      	ldr	r2, [pc, #136]	@ (800a194 <xTaskIncrementTick+0x160>)
 800a10c:	6013      	str	r3, [r2, #0]
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a112:	4613      	mov	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4413      	add	r3, r2
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	4a1f      	ldr	r2, [pc, #124]	@ (800a198 <xTaskIncrementTick+0x164>)
 800a11c:	441a      	add	r2, r3
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	3304      	adds	r3, #4
 800a122:	4619      	mov	r1, r3
 800a124:	4610      	mov	r0, r2
 800a126:	f7fe fbd2 	bl	80088ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a12e:	4b1b      	ldr	r3, [pc, #108]	@ (800a19c <xTaskIncrementTick+0x168>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a134:	429a      	cmp	r2, r3
 800a136:	d3b8      	bcc.n	800a0aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a138:	2301      	movs	r3, #1
 800a13a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a13c:	e7b5      	b.n	800a0aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a13e:	4b17      	ldr	r3, [pc, #92]	@ (800a19c <xTaskIncrementTick+0x168>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a144:	4914      	ldr	r1, [pc, #80]	@ (800a198 <xTaskIncrementTick+0x164>)
 800a146:	4613      	mov	r3, r2
 800a148:	009b      	lsls	r3, r3, #2
 800a14a:	4413      	add	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	440b      	add	r3, r1
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2b01      	cmp	r3, #1
 800a154:	d901      	bls.n	800a15a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a156:	2301      	movs	r3, #1
 800a158:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a15a:	4b11      	ldr	r3, [pc, #68]	@ (800a1a0 <xTaskIncrementTick+0x16c>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d007      	beq.n	800a172 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a162:	2301      	movs	r3, #1
 800a164:	617b      	str	r3, [r7, #20]
 800a166:	e004      	b.n	800a172 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a168:	4b0e      	ldr	r3, [pc, #56]	@ (800a1a4 <xTaskIncrementTick+0x170>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	3301      	adds	r3, #1
 800a16e:	4a0d      	ldr	r2, [pc, #52]	@ (800a1a4 <xTaskIncrementTick+0x170>)
 800a170:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a172:	697b      	ldr	r3, [r7, #20]
}
 800a174:	4618      	mov	r0, r3
 800a176:	3718      	adds	r7, #24
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	20001220 	.word	0x20001220
 800a180:	200011fc 	.word	0x200011fc
 800a184:	200011b0 	.word	0x200011b0
 800a188:	200011b4 	.word	0x200011b4
 800a18c:	20001210 	.word	0x20001210
 800a190:	20001218 	.word	0x20001218
 800a194:	20001200 	.word	0x20001200
 800a198:	20000d28 	.word	0x20000d28
 800a19c:	20000d24 	.word	0x20000d24
 800a1a0:	2000120c 	.word	0x2000120c
 800a1a4:	20001208 	.word	0x20001208

0800a1a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b085      	sub	sp, #20
 800a1ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1ae:	4b28      	ldr	r3, [pc, #160]	@ (800a250 <vTaskSwitchContext+0xa8>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d003      	beq.n	800a1be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a1b6:	4b27      	ldr	r3, [pc, #156]	@ (800a254 <vTaskSwitchContext+0xac>)
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a1bc:	e042      	b.n	800a244 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a1be:	4b25      	ldr	r3, [pc, #148]	@ (800a254 <vTaskSwitchContext+0xac>)
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1c4:	4b24      	ldr	r3, [pc, #144]	@ (800a258 <vTaskSwitchContext+0xb0>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	60fb      	str	r3, [r7, #12]
 800a1ca:	e011      	b.n	800a1f0 <vTaskSwitchContext+0x48>
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d10b      	bne.n	800a1ea <vTaskSwitchContext+0x42>
	__asm volatile
 800a1d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d6:	f383 8811 	msr	BASEPRI, r3
 800a1da:	f3bf 8f6f 	isb	sy
 800a1de:	f3bf 8f4f 	dsb	sy
 800a1e2:	607b      	str	r3, [r7, #4]
}
 800a1e4:	bf00      	nop
 800a1e6:	bf00      	nop
 800a1e8:	e7fd      	b.n	800a1e6 <vTaskSwitchContext+0x3e>
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	60fb      	str	r3, [r7, #12]
 800a1f0:	491a      	ldr	r1, [pc, #104]	@ (800a25c <vTaskSwitchContext+0xb4>)
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4413      	add	r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	440b      	add	r3, r1
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d0e3      	beq.n	800a1cc <vTaskSwitchContext+0x24>
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	4613      	mov	r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	4413      	add	r3, r2
 800a20c:	009b      	lsls	r3, r3, #2
 800a20e:	4a13      	ldr	r2, [pc, #76]	@ (800a25c <vTaskSwitchContext+0xb4>)
 800a210:	4413      	add	r3, r2
 800a212:	60bb      	str	r3, [r7, #8]
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	685a      	ldr	r2, [r3, #4]
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	605a      	str	r2, [r3, #4]
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	685a      	ldr	r2, [r3, #4]
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	3308      	adds	r3, #8
 800a226:	429a      	cmp	r2, r3
 800a228:	d104      	bne.n	800a234 <vTaskSwitchContext+0x8c>
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	685a      	ldr	r2, [r3, #4]
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	605a      	str	r2, [r3, #4]
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	4a09      	ldr	r2, [pc, #36]	@ (800a260 <vTaskSwitchContext+0xb8>)
 800a23c:	6013      	str	r3, [r2, #0]
 800a23e:	4a06      	ldr	r2, [pc, #24]	@ (800a258 <vTaskSwitchContext+0xb0>)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	6013      	str	r3, [r2, #0]
}
 800a244:	bf00      	nop
 800a246:	3714      	adds	r7, #20
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr
 800a250:	20001220 	.word	0x20001220
 800a254:	2000120c 	.word	0x2000120c
 800a258:	20001200 	.word	0x20001200
 800a25c:	20000d28 	.word	0x20000d28
 800a260:	20000d24 	.word	0x20000d24

0800a264 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d10b      	bne.n	800a28c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a278:	f383 8811 	msr	BASEPRI, r3
 800a27c:	f3bf 8f6f 	isb	sy
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	60fb      	str	r3, [r7, #12]
}
 800a286:	bf00      	nop
 800a288:	bf00      	nop
 800a28a:	e7fd      	b.n	800a288 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a28c:	4b07      	ldr	r3, [pc, #28]	@ (800a2ac <vTaskPlaceOnEventList+0x48>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3318      	adds	r3, #24
 800a292:	4619      	mov	r1, r3
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f7fe fb3e 	bl	8008916 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a29a:	2101      	movs	r1, #1
 800a29c:	6838      	ldr	r0, [r7, #0]
 800a29e:	f000 fb81 	bl	800a9a4 <prvAddCurrentTaskToDelayedList>
}
 800a2a2:	bf00      	nop
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	20000d24 	.word	0x20000d24

0800a2b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d10b      	bne.n	800a2da <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a2c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c6:	f383 8811 	msr	BASEPRI, r3
 800a2ca:	f3bf 8f6f 	isb	sy
 800a2ce:	f3bf 8f4f 	dsb	sy
 800a2d2:	617b      	str	r3, [r7, #20]
}
 800a2d4:	bf00      	nop
 800a2d6:	bf00      	nop
 800a2d8:	e7fd      	b.n	800a2d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2da:	4b0a      	ldr	r3, [pc, #40]	@ (800a304 <vTaskPlaceOnEventListRestricted+0x54>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	3318      	adds	r3, #24
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f7fe faf3 	bl	80088ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d002      	beq.n	800a2f4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a2ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a2f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a2f4:	6879      	ldr	r1, [r7, #4]
 800a2f6:	68b8      	ldr	r0, [r7, #8]
 800a2f8:	f000 fb54 	bl	800a9a4 <prvAddCurrentTaskToDelayedList>
	}
 800a2fc:	bf00      	nop
 800a2fe:	3718      	adds	r7, #24
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	20000d24 	.word	0x20000d24

0800a308 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b086      	sub	sp, #24
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	68db      	ldr	r3, [r3, #12]
 800a316:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d10b      	bne.n	800a336 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a322:	f383 8811 	msr	BASEPRI, r3
 800a326:	f3bf 8f6f 	isb	sy
 800a32a:	f3bf 8f4f 	dsb	sy
 800a32e:	60fb      	str	r3, [r7, #12]
}
 800a330:	bf00      	nop
 800a332:	bf00      	nop
 800a334:	e7fd      	b.n	800a332 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	3318      	adds	r3, #24
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fe fb24 	bl	8008988 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a340:	4b1d      	ldr	r3, [pc, #116]	@ (800a3b8 <xTaskRemoveFromEventList+0xb0>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d11d      	bne.n	800a384 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	3304      	adds	r3, #4
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7fe fb1b 	bl	8008988 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a356:	4b19      	ldr	r3, [pc, #100]	@ (800a3bc <xTaskRemoveFromEventList+0xb4>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d903      	bls.n	800a366 <xTaskRemoveFromEventList+0x5e>
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a362:	4a16      	ldr	r2, [pc, #88]	@ (800a3bc <xTaskRemoveFromEventList+0xb4>)
 800a364:	6013      	str	r3, [r2, #0]
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a36a:	4613      	mov	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	4a13      	ldr	r2, [pc, #76]	@ (800a3c0 <xTaskRemoveFromEventList+0xb8>)
 800a374:	441a      	add	r2, r3
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	3304      	adds	r3, #4
 800a37a:	4619      	mov	r1, r3
 800a37c:	4610      	mov	r0, r2
 800a37e:	f7fe faa6 	bl	80088ce <vListInsertEnd>
 800a382:	e005      	b.n	800a390 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	3318      	adds	r3, #24
 800a388:	4619      	mov	r1, r3
 800a38a:	480e      	ldr	r0, [pc, #56]	@ (800a3c4 <xTaskRemoveFromEventList+0xbc>)
 800a38c:	f7fe fa9f 	bl	80088ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a394:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c8 <xTaskRemoveFromEventList+0xc0>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d905      	bls.n	800a3aa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a3a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a3cc <xTaskRemoveFromEventList+0xc4>)
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	601a      	str	r2, [r3, #0]
 800a3a8:	e001      	b.n	800a3ae <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a3ae:	697b      	ldr	r3, [r7, #20]
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3718      	adds	r7, #24
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	20001220 	.word	0x20001220
 800a3bc:	20001200 	.word	0x20001200
 800a3c0:	20000d28 	.word	0x20000d28
 800a3c4:	200011b8 	.word	0x200011b8
 800a3c8:	20000d24 	.word	0x20000d24
 800a3cc:	2000120c 	.word	0x2000120c

0800a3d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a3d8:	4b06      	ldr	r3, [pc, #24]	@ (800a3f4 <vTaskInternalSetTimeOutState+0x24>)
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a3e0:	4b05      	ldr	r3, [pc, #20]	@ (800a3f8 <vTaskInternalSetTimeOutState+0x28>)
 800a3e2:	681a      	ldr	r2, [r3, #0]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	605a      	str	r2, [r3, #4]
}
 800a3e8:	bf00      	nop
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr
 800a3f4:	20001210 	.word	0x20001210
 800a3f8:	200011fc 	.word	0x200011fc

0800a3fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b088      	sub	sp, #32
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d10b      	bne.n	800a424 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a410:	f383 8811 	msr	BASEPRI, r3
 800a414:	f3bf 8f6f 	isb	sy
 800a418:	f3bf 8f4f 	dsb	sy
 800a41c:	613b      	str	r3, [r7, #16]
}
 800a41e:	bf00      	nop
 800a420:	bf00      	nop
 800a422:	e7fd      	b.n	800a420 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d10b      	bne.n	800a442 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a42e:	f383 8811 	msr	BASEPRI, r3
 800a432:	f3bf 8f6f 	isb	sy
 800a436:	f3bf 8f4f 	dsb	sy
 800a43a:	60fb      	str	r3, [r7, #12]
}
 800a43c:	bf00      	nop
 800a43e:	bf00      	nop
 800a440:	e7fd      	b.n	800a43e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a442:	f000 ff91 	bl	800b368 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a446:	4b1d      	ldr	r3, [pc, #116]	@ (800a4bc <xTaskCheckForTimeOut+0xc0>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	69ba      	ldr	r2, [r7, #24]
 800a452:	1ad3      	subs	r3, r2, r3
 800a454:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a45e:	d102      	bne.n	800a466 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a460:	2300      	movs	r3, #0
 800a462:	61fb      	str	r3, [r7, #28]
 800a464:	e023      	b.n	800a4ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	4b15      	ldr	r3, [pc, #84]	@ (800a4c0 <xTaskCheckForTimeOut+0xc4>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	429a      	cmp	r2, r3
 800a470:	d007      	beq.n	800a482 <xTaskCheckForTimeOut+0x86>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	69ba      	ldr	r2, [r7, #24]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d302      	bcc.n	800a482 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a47c:	2301      	movs	r3, #1
 800a47e:	61fb      	str	r3, [r7, #28]
 800a480:	e015      	b.n	800a4ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	697a      	ldr	r2, [r7, #20]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d20b      	bcs.n	800a4a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	1ad2      	subs	r2, r2, r3
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f7ff ff99 	bl	800a3d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	61fb      	str	r3, [r7, #28]
 800a4a2:	e004      	b.n	800a4ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a4ae:	f000 ff8d 	bl	800b3cc <vPortExitCritical>

	return xReturn;
 800a4b2:	69fb      	ldr	r3, [r7, #28]
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3720      	adds	r7, #32
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}
 800a4bc:	200011fc 	.word	0x200011fc
 800a4c0:	20001210 	.word	0x20001210

0800a4c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a4c8:	4b03      	ldr	r3, [pc, #12]	@ (800a4d8 <vTaskMissedYield+0x14>)
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	601a      	str	r2, [r3, #0]
}
 800a4ce:	bf00      	nop
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr
 800a4d8:	2000120c 	.word	0x2000120c

0800a4dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a4e4:	f000 f852 	bl	800a58c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a4e8:	4b06      	ldr	r3, [pc, #24]	@ (800a504 <prvIdleTask+0x28>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d9f9      	bls.n	800a4e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a4f0:	4b05      	ldr	r3, [pc, #20]	@ (800a508 <prvIdleTask+0x2c>)
 800a4f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4f6:	601a      	str	r2, [r3, #0]
 800a4f8:	f3bf 8f4f 	dsb	sy
 800a4fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a500:	e7f0      	b.n	800a4e4 <prvIdleTask+0x8>
 800a502:	bf00      	nop
 800a504:	20000d28 	.word	0x20000d28
 800a508:	e000ed04 	.word	0xe000ed04

0800a50c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a512:	2300      	movs	r3, #0
 800a514:	607b      	str	r3, [r7, #4]
 800a516:	e00c      	b.n	800a532 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	4613      	mov	r3, r2
 800a51c:	009b      	lsls	r3, r3, #2
 800a51e:	4413      	add	r3, r2
 800a520:	009b      	lsls	r3, r3, #2
 800a522:	4a12      	ldr	r2, [pc, #72]	@ (800a56c <prvInitialiseTaskLists+0x60>)
 800a524:	4413      	add	r3, r2
 800a526:	4618      	mov	r0, r3
 800a528:	f7fe f9a4 	bl	8008874 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	3301      	adds	r3, #1
 800a530:	607b      	str	r3, [r7, #4]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2b37      	cmp	r3, #55	@ 0x37
 800a536:	d9ef      	bls.n	800a518 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a538:	480d      	ldr	r0, [pc, #52]	@ (800a570 <prvInitialiseTaskLists+0x64>)
 800a53a:	f7fe f99b 	bl	8008874 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a53e:	480d      	ldr	r0, [pc, #52]	@ (800a574 <prvInitialiseTaskLists+0x68>)
 800a540:	f7fe f998 	bl	8008874 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a544:	480c      	ldr	r0, [pc, #48]	@ (800a578 <prvInitialiseTaskLists+0x6c>)
 800a546:	f7fe f995 	bl	8008874 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a54a:	480c      	ldr	r0, [pc, #48]	@ (800a57c <prvInitialiseTaskLists+0x70>)
 800a54c:	f7fe f992 	bl	8008874 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a550:	480b      	ldr	r0, [pc, #44]	@ (800a580 <prvInitialiseTaskLists+0x74>)
 800a552:	f7fe f98f 	bl	8008874 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a556:	4b0b      	ldr	r3, [pc, #44]	@ (800a584 <prvInitialiseTaskLists+0x78>)
 800a558:	4a05      	ldr	r2, [pc, #20]	@ (800a570 <prvInitialiseTaskLists+0x64>)
 800a55a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a55c:	4b0a      	ldr	r3, [pc, #40]	@ (800a588 <prvInitialiseTaskLists+0x7c>)
 800a55e:	4a05      	ldr	r2, [pc, #20]	@ (800a574 <prvInitialiseTaskLists+0x68>)
 800a560:	601a      	str	r2, [r3, #0]
}
 800a562:	bf00      	nop
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	20000d28 	.word	0x20000d28
 800a570:	20001188 	.word	0x20001188
 800a574:	2000119c 	.word	0x2000119c
 800a578:	200011b8 	.word	0x200011b8
 800a57c:	200011cc 	.word	0x200011cc
 800a580:	200011e4 	.word	0x200011e4
 800a584:	200011b0 	.word	0x200011b0
 800a588:	200011b4 	.word	0x200011b4

0800a58c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a592:	e019      	b.n	800a5c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a594:	f000 fee8 	bl	800b368 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a598:	4b10      	ldr	r3, [pc, #64]	@ (800a5dc <prvCheckTasksWaitingTermination+0x50>)
 800a59a:	68db      	ldr	r3, [r3, #12]
 800a59c:	68db      	ldr	r3, [r3, #12]
 800a59e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	3304      	adds	r3, #4
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7fe f9ef 	bl	8008988 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e0 <prvCheckTasksWaitingTermination+0x54>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	4a0b      	ldr	r2, [pc, #44]	@ (800a5e0 <prvCheckTasksWaitingTermination+0x54>)
 800a5b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a5b4:	4b0b      	ldr	r3, [pc, #44]	@ (800a5e4 <prvCheckTasksWaitingTermination+0x58>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	3b01      	subs	r3, #1
 800a5ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a5e4 <prvCheckTasksWaitingTermination+0x58>)
 800a5bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a5be:	f000 ff05 	bl	800b3cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f810 	bl	800a5e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5c8:	4b06      	ldr	r3, [pc, #24]	@ (800a5e4 <prvCheckTasksWaitingTermination+0x58>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d1e1      	bne.n	800a594 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a5d0:	bf00      	nop
 800a5d2:	bf00      	nop
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	200011cc 	.word	0x200011cc
 800a5e0:	200011f8 	.word	0x200011f8
 800a5e4:	200011e0 	.word	0x200011e0

0800a5e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b084      	sub	sp, #16
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d108      	bne.n	800a60c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5fe:	4618      	mov	r0, r3
 800a600:	f001 f8a2 	bl	800b748 <vPortFree>
				vPortFree( pxTCB );
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f001 f89f 	bl	800b748 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a60a:	e019      	b.n	800a640 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a612:	2b01      	cmp	r3, #1
 800a614:	d103      	bne.n	800a61e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f001 f896 	bl	800b748 <vPortFree>
	}
 800a61c:	e010      	b.n	800a640 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a624:	2b02      	cmp	r3, #2
 800a626:	d00b      	beq.n	800a640 <prvDeleteTCB+0x58>
	__asm volatile
 800a628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a62c:	f383 8811 	msr	BASEPRI, r3
 800a630:	f3bf 8f6f 	isb	sy
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	60fb      	str	r3, [r7, #12]
}
 800a63a:	bf00      	nop
 800a63c:	bf00      	nop
 800a63e:	e7fd      	b.n	800a63c <prvDeleteTCB+0x54>
	}
 800a640:	bf00      	nop
 800a642:	3710      	adds	r7, #16
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a64e:	4b0c      	ldr	r3, [pc, #48]	@ (800a680 <prvResetNextTaskUnblockTime+0x38>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d104      	bne.n	800a662 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a658:	4b0a      	ldr	r3, [pc, #40]	@ (800a684 <prvResetNextTaskUnblockTime+0x3c>)
 800a65a:	f04f 32ff 	mov.w	r2, #4294967295
 800a65e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a660:	e008      	b.n	800a674 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a662:	4b07      	ldr	r3, [pc, #28]	@ (800a680 <prvResetNextTaskUnblockTime+0x38>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	68db      	ldr	r3, [r3, #12]
 800a66a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	685b      	ldr	r3, [r3, #4]
 800a670:	4a04      	ldr	r2, [pc, #16]	@ (800a684 <prvResetNextTaskUnblockTime+0x3c>)
 800a672:	6013      	str	r3, [r2, #0]
}
 800a674:	bf00      	nop
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr
 800a680:	200011b0 	.word	0x200011b0
 800a684:	20001218 	.word	0x20001218

0800a688 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a68e:	4b0b      	ldr	r3, [pc, #44]	@ (800a6bc <xTaskGetSchedulerState+0x34>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d102      	bne.n	800a69c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a696:	2301      	movs	r3, #1
 800a698:	607b      	str	r3, [r7, #4]
 800a69a:	e008      	b.n	800a6ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a69c:	4b08      	ldr	r3, [pc, #32]	@ (800a6c0 <xTaskGetSchedulerState+0x38>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d102      	bne.n	800a6aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	607b      	str	r3, [r7, #4]
 800a6a8:	e001      	b.n	800a6ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a6ae:	687b      	ldr	r3, [r7, #4]
	}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr
 800a6bc:	20001204 	.word	0x20001204
 800a6c0:	20001220 	.word	0x20001220

0800a6c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d051      	beq.n	800a77e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6de:	4b2a      	ldr	r3, [pc, #168]	@ (800a788 <xTaskPriorityInherit+0xc4>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d241      	bcs.n	800a76c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	699b      	ldr	r3, [r3, #24]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	db06      	blt.n	800a6fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6f0:	4b25      	ldr	r3, [pc, #148]	@ (800a788 <xTaskPriorityInherit+0xc4>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6f6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	6959      	ldr	r1, [r3, #20]
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a706:	4613      	mov	r3, r2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	4413      	add	r3, r2
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	4a1f      	ldr	r2, [pc, #124]	@ (800a78c <xTaskPriorityInherit+0xc8>)
 800a710:	4413      	add	r3, r2
 800a712:	4299      	cmp	r1, r3
 800a714:	d122      	bne.n	800a75c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	3304      	adds	r3, #4
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fe f934 	bl	8008988 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a720:	4b19      	ldr	r3, [pc, #100]	@ (800a788 <xTaskPriorityInherit+0xc4>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a72e:	4b18      	ldr	r3, [pc, #96]	@ (800a790 <xTaskPriorityInherit+0xcc>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	429a      	cmp	r2, r3
 800a734:	d903      	bls.n	800a73e <xTaskPriorityInherit+0x7a>
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a73a:	4a15      	ldr	r2, [pc, #84]	@ (800a790 <xTaskPriorityInherit+0xcc>)
 800a73c:	6013      	str	r3, [r2, #0]
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a742:	4613      	mov	r3, r2
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	4a10      	ldr	r2, [pc, #64]	@ (800a78c <xTaskPriorityInherit+0xc8>)
 800a74c:	441a      	add	r2, r3
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	3304      	adds	r3, #4
 800a752:	4619      	mov	r1, r3
 800a754:	4610      	mov	r0, r2
 800a756:	f7fe f8ba 	bl	80088ce <vListInsertEnd>
 800a75a:	e004      	b.n	800a766 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a75c:	4b0a      	ldr	r3, [pc, #40]	@ (800a788 <xTaskPriorityInherit+0xc4>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a766:	2301      	movs	r3, #1
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	e008      	b.n	800a77e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a770:	4b05      	ldr	r3, [pc, #20]	@ (800a788 <xTaskPriorityInherit+0xc4>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a776:	429a      	cmp	r2, r3
 800a778:	d201      	bcs.n	800a77e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a77a:	2301      	movs	r3, #1
 800a77c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a77e:	68fb      	ldr	r3, [r7, #12]
	}
 800a780:	4618      	mov	r0, r3
 800a782:	3710      	adds	r7, #16
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	20000d24 	.word	0x20000d24
 800a78c:	20000d28 	.word	0x20000d28
 800a790:	20001200 	.word	0x20001200

0800a794 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a794:	b580      	push	{r7, lr}
 800a796:	b086      	sub	sp, #24
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d058      	beq.n	800a85c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a7aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a868 <xTaskPriorityDisinherit+0xd4>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	693a      	ldr	r2, [r7, #16]
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d00b      	beq.n	800a7cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a7b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7b8:	f383 8811 	msr	BASEPRI, r3
 800a7bc:	f3bf 8f6f 	isb	sy
 800a7c0:	f3bf 8f4f 	dsb	sy
 800a7c4:	60fb      	str	r3, [r7, #12]
}
 800a7c6:	bf00      	nop
 800a7c8:	bf00      	nop
 800a7ca:	e7fd      	b.n	800a7c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d10b      	bne.n	800a7ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a7d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d8:	f383 8811 	msr	BASEPRI, r3
 800a7dc:	f3bf 8f6f 	isb	sy
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	60bb      	str	r3, [r7, #8]
}
 800a7e6:	bf00      	nop
 800a7e8:	bf00      	nop
 800a7ea:	e7fd      	b.n	800a7e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7f0:	1e5a      	subs	r2, r3, #1
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7fa:	693b      	ldr	r3, [r7, #16]
 800a7fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d02c      	beq.n	800a85c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a806:	2b00      	cmp	r3, #0
 800a808:	d128      	bne.n	800a85c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	3304      	adds	r3, #4
 800a80e:	4618      	mov	r0, r3
 800a810:	f7fe f8ba 	bl	8008988 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a81c:	693b      	ldr	r3, [r7, #16]
 800a81e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a820:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a82c:	4b0f      	ldr	r3, [pc, #60]	@ (800a86c <xTaskPriorityDisinherit+0xd8>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	429a      	cmp	r2, r3
 800a832:	d903      	bls.n	800a83c <xTaskPriorityDisinherit+0xa8>
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a838:	4a0c      	ldr	r2, [pc, #48]	@ (800a86c <xTaskPriorityDisinherit+0xd8>)
 800a83a:	6013      	str	r3, [r2, #0]
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a840:	4613      	mov	r3, r2
 800a842:	009b      	lsls	r3, r3, #2
 800a844:	4413      	add	r3, r2
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	4a09      	ldr	r2, [pc, #36]	@ (800a870 <xTaskPriorityDisinherit+0xdc>)
 800a84a:	441a      	add	r2, r3
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	3304      	adds	r3, #4
 800a850:	4619      	mov	r1, r3
 800a852:	4610      	mov	r0, r2
 800a854:	f7fe f83b 	bl	80088ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a858:	2301      	movs	r3, #1
 800a85a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a85c:	697b      	ldr	r3, [r7, #20]
	}
 800a85e:	4618      	mov	r0, r3
 800a860:	3718      	adds	r7, #24
 800a862:	46bd      	mov	sp, r7
 800a864:	bd80      	pop	{r7, pc}
 800a866:	bf00      	nop
 800a868:	20000d24 	.word	0x20000d24
 800a86c:	20001200 	.word	0x20001200
 800a870:	20000d28 	.word	0x20000d28

0800a874 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a874:	b580      	push	{r7, lr}
 800a876:	b088      	sub	sp, #32
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a882:	2301      	movs	r3, #1
 800a884:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d06c      	beq.n	800a966 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a88c:	69bb      	ldr	r3, [r7, #24]
 800a88e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a890:	2b00      	cmp	r3, #0
 800a892:	d10b      	bne.n	800a8ac <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	60fb      	str	r3, [r7, #12]
}
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
 800a8aa:	e7fd      	b.n	800a8a8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8b0:	683a      	ldr	r2, [r7, #0]
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d902      	bls.n	800a8bc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	61fb      	str	r3, [r7, #28]
 800a8ba:	e002      	b.n	800a8c2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a8bc:	69bb      	ldr	r3, [r7, #24]
 800a8be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8c0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a8c2:	69bb      	ldr	r3, [r7, #24]
 800a8c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8c6:	69fa      	ldr	r2, [r7, #28]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d04c      	beq.n	800a966 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a8cc:	69bb      	ldr	r3, [r7, #24]
 800a8ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8d0:	697a      	ldr	r2, [r7, #20]
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d147      	bne.n	800a966 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a8d6:	4b26      	ldr	r3, [pc, #152]	@ (800a970 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	69ba      	ldr	r2, [r7, #24]
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	d10b      	bne.n	800a8f8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	60bb      	str	r3, [r7, #8]
}
 800a8f2:	bf00      	nop
 800a8f4:	bf00      	nop
 800a8f6:	e7fd      	b.n	800a8f4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	69fa      	ldr	r2, [r7, #28]
 800a902:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	699b      	ldr	r3, [r3, #24]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	db04      	blt.n	800a916 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a90c:	69fb      	ldr	r3, [r7, #28]
 800a90e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a916:	69bb      	ldr	r3, [r7, #24]
 800a918:	6959      	ldr	r1, [r3, #20]
 800a91a:	693a      	ldr	r2, [r7, #16]
 800a91c:	4613      	mov	r3, r2
 800a91e:	009b      	lsls	r3, r3, #2
 800a920:	4413      	add	r3, r2
 800a922:	009b      	lsls	r3, r3, #2
 800a924:	4a13      	ldr	r2, [pc, #76]	@ (800a974 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a926:	4413      	add	r3, r2
 800a928:	4299      	cmp	r1, r3
 800a92a:	d11c      	bne.n	800a966 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a92c:	69bb      	ldr	r3, [r7, #24]
 800a92e:	3304      	adds	r3, #4
 800a930:	4618      	mov	r0, r3
 800a932:	f7fe f829 	bl	8008988 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a93a:	4b0f      	ldr	r3, [pc, #60]	@ (800a978 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d903      	bls.n	800a94a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a946:	4a0c      	ldr	r2, [pc, #48]	@ (800a978 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a948:	6013      	str	r3, [r2, #0]
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a94e:	4613      	mov	r3, r2
 800a950:	009b      	lsls	r3, r3, #2
 800a952:	4413      	add	r3, r2
 800a954:	009b      	lsls	r3, r3, #2
 800a956:	4a07      	ldr	r2, [pc, #28]	@ (800a974 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a958:	441a      	add	r2, r3
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	3304      	adds	r3, #4
 800a95e:	4619      	mov	r1, r3
 800a960:	4610      	mov	r0, r2
 800a962:	f7fd ffb4 	bl	80088ce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a966:	bf00      	nop
 800a968:	3720      	adds	r7, #32
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
 800a96e:	bf00      	nop
 800a970:	20000d24 	.word	0x20000d24
 800a974:	20000d28 	.word	0x20000d28
 800a978:	20001200 	.word	0x20001200

0800a97c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a97c:	b480      	push	{r7}
 800a97e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a980:	4b07      	ldr	r3, [pc, #28]	@ (800a9a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d004      	beq.n	800a992 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a988:	4b05      	ldr	r3, [pc, #20]	@ (800a9a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a98e:	3201      	adds	r2, #1
 800a990:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a992:	4b03      	ldr	r3, [pc, #12]	@ (800a9a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a994:	681b      	ldr	r3, [r3, #0]
	}
 800a996:	4618      	mov	r0, r3
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr
 800a9a0:	20000d24 	.word	0x20000d24

0800a9a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b084      	sub	sp, #16
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a9ae:	4b21      	ldr	r3, [pc, #132]	@ (800aa34 <prvAddCurrentTaskToDelayedList+0x90>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a9b4:	4b20      	ldr	r3, [pc, #128]	@ (800aa38 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	3304      	adds	r3, #4
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7fd ffe4 	bl	8008988 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c6:	d10a      	bne.n	800a9de <prvAddCurrentTaskToDelayedList+0x3a>
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d007      	beq.n	800a9de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9ce:	4b1a      	ldr	r3, [pc, #104]	@ (800aa38 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	3304      	adds	r3, #4
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	4819      	ldr	r0, [pc, #100]	@ (800aa3c <prvAddCurrentTaskToDelayedList+0x98>)
 800a9d8:	f7fd ff79 	bl	80088ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a9dc:	e026      	b.n	800aa2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	4413      	add	r3, r2
 800a9e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a9e6:	4b14      	ldr	r3, [pc, #80]	@ (800aa38 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	68ba      	ldr	r2, [r7, #8]
 800a9ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a9ee:	68ba      	ldr	r2, [r7, #8]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d209      	bcs.n	800aa0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9f6:	4b12      	ldr	r3, [pc, #72]	@ (800aa40 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a9f8:	681a      	ldr	r2, [r3, #0]
 800a9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800aa38 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	3304      	adds	r3, #4
 800aa00:	4619      	mov	r1, r3
 800aa02:	4610      	mov	r0, r2
 800aa04:	f7fd ff87 	bl	8008916 <vListInsert>
}
 800aa08:	e010      	b.n	800aa2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa0a:	4b0e      	ldr	r3, [pc, #56]	@ (800aa44 <prvAddCurrentTaskToDelayedList+0xa0>)
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	4b0a      	ldr	r3, [pc, #40]	@ (800aa38 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	3304      	adds	r3, #4
 800aa14:	4619      	mov	r1, r3
 800aa16:	4610      	mov	r0, r2
 800aa18:	f7fd ff7d 	bl	8008916 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aa1c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa48 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68ba      	ldr	r2, [r7, #8]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d202      	bcs.n	800aa2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800aa26:	4a08      	ldr	r2, [pc, #32]	@ (800aa48 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	6013      	str	r3, [r2, #0]
}
 800aa2c:	bf00      	nop
 800aa2e:	3710      	adds	r7, #16
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	200011fc 	.word	0x200011fc
 800aa38:	20000d24 	.word	0x20000d24
 800aa3c:	200011e4 	.word	0x200011e4
 800aa40:	200011b4 	.word	0x200011b4
 800aa44:	200011b0 	.word	0x200011b0
 800aa48:	20001218 	.word	0x20001218

0800aa4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b08a      	sub	sp, #40	@ 0x28
 800aa50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aa52:	2300      	movs	r3, #0
 800aa54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aa56:	f000 fb13 	bl	800b080 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aa5a:	4b1d      	ldr	r3, [pc, #116]	@ (800aad0 <xTimerCreateTimerTask+0x84>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d021      	beq.n	800aaa6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aa62:	2300      	movs	r3, #0
 800aa64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aa66:	2300      	movs	r3, #0
 800aa68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aa6a:	1d3a      	adds	r2, r7, #4
 800aa6c:	f107 0108 	add.w	r1, r7, #8
 800aa70:	f107 030c 	add.w	r3, r7, #12
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7fd fee3 	bl	8008840 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aa7a:	6879      	ldr	r1, [r7, #4]
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	9202      	str	r2, [sp, #8]
 800aa82:	9301      	str	r3, [sp, #4]
 800aa84:	2302      	movs	r3, #2
 800aa86:	9300      	str	r3, [sp, #0]
 800aa88:	2300      	movs	r3, #0
 800aa8a:	460a      	mov	r2, r1
 800aa8c:	4911      	ldr	r1, [pc, #68]	@ (800aad4 <xTimerCreateTimerTask+0x88>)
 800aa8e:	4812      	ldr	r0, [pc, #72]	@ (800aad8 <xTimerCreateTimerTask+0x8c>)
 800aa90:	f7fe ffd0 	bl	8009a34 <xTaskCreateStatic>
 800aa94:	4603      	mov	r3, r0
 800aa96:	4a11      	ldr	r2, [pc, #68]	@ (800aadc <xTimerCreateTimerTask+0x90>)
 800aa98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aa9a:	4b10      	ldr	r3, [pc, #64]	@ (800aadc <xTimerCreateTimerTask+0x90>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d001      	beq.n	800aaa6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d10b      	bne.n	800aac4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800aaac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab0:	f383 8811 	msr	BASEPRI, r3
 800aab4:	f3bf 8f6f 	isb	sy
 800aab8:	f3bf 8f4f 	dsb	sy
 800aabc:	613b      	str	r3, [r7, #16]
}
 800aabe:	bf00      	nop
 800aac0:	bf00      	nop
 800aac2:	e7fd      	b.n	800aac0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aac4:	697b      	ldr	r3, [r7, #20]
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3718      	adds	r7, #24
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}
 800aace:	bf00      	nop
 800aad0:	20001254 	.word	0x20001254
 800aad4:	0800bcf0 	.word	0x0800bcf0
 800aad8:	0800ac19 	.word	0x0800ac19
 800aadc:	20001258 	.word	0x20001258

0800aae0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b08a      	sub	sp, #40	@ 0x28
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	607a      	str	r2, [r7, #4]
 800aaec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10b      	bne.n	800ab10 <xTimerGenericCommand+0x30>
	__asm volatile
 800aaf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aafc:	f383 8811 	msr	BASEPRI, r3
 800ab00:	f3bf 8f6f 	isb	sy
 800ab04:	f3bf 8f4f 	dsb	sy
 800ab08:	623b      	str	r3, [r7, #32]
}
 800ab0a:	bf00      	nop
 800ab0c:	bf00      	nop
 800ab0e:	e7fd      	b.n	800ab0c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ab10:	4b19      	ldr	r3, [pc, #100]	@ (800ab78 <xTimerGenericCommand+0x98>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d02a      	beq.n	800ab6e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	2b05      	cmp	r3, #5
 800ab28:	dc18      	bgt.n	800ab5c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ab2a:	f7ff fdad 	bl	800a688 <xTaskGetSchedulerState>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b02      	cmp	r3, #2
 800ab32:	d109      	bne.n	800ab48 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ab34:	4b10      	ldr	r3, [pc, #64]	@ (800ab78 <xTimerGenericCommand+0x98>)
 800ab36:	6818      	ldr	r0, [r3, #0]
 800ab38:	f107 0110 	add.w	r1, r7, #16
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab40:	f7fe f900 	bl	8008d44 <xQueueGenericSend>
 800ab44:	6278      	str	r0, [r7, #36]	@ 0x24
 800ab46:	e012      	b.n	800ab6e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ab48:	4b0b      	ldr	r3, [pc, #44]	@ (800ab78 <xTimerGenericCommand+0x98>)
 800ab4a:	6818      	ldr	r0, [r3, #0]
 800ab4c:	f107 0110 	add.w	r1, r7, #16
 800ab50:	2300      	movs	r3, #0
 800ab52:	2200      	movs	r2, #0
 800ab54:	f7fe f8f6 	bl	8008d44 <xQueueGenericSend>
 800ab58:	6278      	str	r0, [r7, #36]	@ 0x24
 800ab5a:	e008      	b.n	800ab6e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ab5c:	4b06      	ldr	r3, [pc, #24]	@ (800ab78 <xTimerGenericCommand+0x98>)
 800ab5e:	6818      	ldr	r0, [r3, #0]
 800ab60:	f107 0110 	add.w	r1, r7, #16
 800ab64:	2300      	movs	r3, #0
 800ab66:	683a      	ldr	r2, [r7, #0]
 800ab68:	f7fe f9ee 	bl	8008f48 <xQueueGenericSendFromISR>
 800ab6c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3728      	adds	r7, #40	@ 0x28
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}
 800ab78:	20001254 	.word	0x20001254

0800ab7c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b088      	sub	sp, #32
 800ab80:	af02      	add	r7, sp, #8
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab86:	4b23      	ldr	r3, [pc, #140]	@ (800ac14 <prvProcessExpiredTimer+0x98>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	68db      	ldr	r3, [r3, #12]
 800ab8e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	3304      	adds	r3, #4
 800ab94:	4618      	mov	r0, r3
 800ab96:	f7fd fef7 	bl	8008988 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aba0:	f003 0304 	and.w	r3, r3, #4
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d023      	beq.n	800abf0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	699a      	ldr	r2, [r3, #24]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	18d1      	adds	r1, r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	683a      	ldr	r2, [r7, #0]
 800abb4:	6978      	ldr	r0, [r7, #20]
 800abb6:	f000 f8d5 	bl	800ad64 <prvInsertTimerInActiveList>
 800abba:	4603      	mov	r3, r0
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d020      	beq.n	800ac02 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800abc0:	2300      	movs	r3, #0
 800abc2:	9300      	str	r3, [sp, #0]
 800abc4:	2300      	movs	r3, #0
 800abc6:	687a      	ldr	r2, [r7, #4]
 800abc8:	2100      	movs	r1, #0
 800abca:	6978      	ldr	r0, [r7, #20]
 800abcc:	f7ff ff88 	bl	800aae0 <xTimerGenericCommand>
 800abd0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d114      	bne.n	800ac02 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800abd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abdc:	f383 8811 	msr	BASEPRI, r3
 800abe0:	f3bf 8f6f 	isb	sy
 800abe4:	f3bf 8f4f 	dsb	sy
 800abe8:	60fb      	str	r3, [r7, #12]
}
 800abea:	bf00      	nop
 800abec:	bf00      	nop
 800abee:	e7fd      	b.n	800abec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800abf0:	697b      	ldr	r3, [r7, #20]
 800abf2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abf6:	f023 0301 	bic.w	r3, r3, #1
 800abfa:	b2da      	uxtb	r2, r3
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	6a1b      	ldr	r3, [r3, #32]
 800ac06:	6978      	ldr	r0, [r7, #20]
 800ac08:	4798      	blx	r3
}
 800ac0a:	bf00      	nop
 800ac0c:	3718      	adds	r7, #24
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	2000124c 	.word	0x2000124c

0800ac18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b084      	sub	sp, #16
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac20:	f107 0308 	add.w	r3, r7, #8
 800ac24:	4618      	mov	r0, r3
 800ac26:	f000 f859 	bl	800acdc <prvGetNextExpireTime>
 800ac2a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	4619      	mov	r1, r3
 800ac30:	68f8      	ldr	r0, [r7, #12]
 800ac32:	f000 f805 	bl	800ac40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ac36:	f000 f8d7 	bl	800ade8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac3a:	bf00      	nop
 800ac3c:	e7f0      	b.n	800ac20 <prvTimerTask+0x8>
	...

0800ac40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ac4a:	f7ff f937 	bl	8009ebc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac4e:	f107 0308 	add.w	r3, r7, #8
 800ac52:	4618      	mov	r0, r3
 800ac54:	f000 f866 	bl	800ad24 <prvSampleTimeNow>
 800ac58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d130      	bne.n	800acc2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d10a      	bne.n	800ac7c <prvProcessTimerOrBlockTask+0x3c>
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d806      	bhi.n	800ac7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ac6e:	f7ff f933 	bl	8009ed8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ac72:	68f9      	ldr	r1, [r7, #12]
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f7ff ff81 	bl	800ab7c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ac7a:	e024      	b.n	800acc6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d008      	beq.n	800ac94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ac82:	4b13      	ldr	r3, [pc, #76]	@ (800acd0 <prvProcessTimerOrBlockTask+0x90>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d101      	bne.n	800ac90 <prvProcessTimerOrBlockTask+0x50>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e000      	b.n	800ac92 <prvProcessTimerOrBlockTask+0x52>
 800ac90:	2300      	movs	r3, #0
 800ac92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ac94:	4b0f      	ldr	r3, [pc, #60]	@ (800acd4 <prvProcessTimerOrBlockTask+0x94>)
 800ac96:	6818      	ldr	r0, [r3, #0]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	1ad3      	subs	r3, r2, r3
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	4619      	mov	r1, r3
 800aca2:	f7fe fe93 	bl	80099cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aca6:	f7ff f917 	bl	8009ed8 <xTaskResumeAll>
 800acaa:	4603      	mov	r3, r0
 800acac:	2b00      	cmp	r3, #0
 800acae:	d10a      	bne.n	800acc6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800acb0:	4b09      	ldr	r3, [pc, #36]	@ (800acd8 <prvProcessTimerOrBlockTask+0x98>)
 800acb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acb6:	601a      	str	r2, [r3, #0]
 800acb8:	f3bf 8f4f 	dsb	sy
 800acbc:	f3bf 8f6f 	isb	sy
}
 800acc0:	e001      	b.n	800acc6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800acc2:	f7ff f909 	bl	8009ed8 <xTaskResumeAll>
}
 800acc6:	bf00      	nop
 800acc8:	3710      	adds	r7, #16
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	20001250 	.word	0x20001250
 800acd4:	20001254 	.word	0x20001254
 800acd8:	e000ed04 	.word	0xe000ed04

0800acdc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800acdc:	b480      	push	{r7}
 800acde:	b085      	sub	sp, #20
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ace4:	4b0e      	ldr	r3, [pc, #56]	@ (800ad20 <prvGetNextExpireTime+0x44>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d101      	bne.n	800acf2 <prvGetNextExpireTime+0x16>
 800acee:	2201      	movs	r2, #1
 800acf0:	e000      	b.n	800acf4 <prvGetNextExpireTime+0x18>
 800acf2:	2200      	movs	r2, #0
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d105      	bne.n	800ad0c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad00:	4b07      	ldr	r3, [pc, #28]	@ (800ad20 <prvGetNextExpireTime+0x44>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	68db      	ldr	r3, [r3, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	60fb      	str	r3, [r7, #12]
 800ad0a:	e001      	b.n	800ad10 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ad10:	68fb      	ldr	r3, [r7, #12]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3714      	adds	r7, #20
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	2000124c 	.word	0x2000124c

0800ad24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ad2c:	f7ff f972 	bl	800a014 <xTaskGetTickCount>
 800ad30:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ad32:	4b0b      	ldr	r3, [pc, #44]	@ (800ad60 <prvSampleTimeNow+0x3c>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d205      	bcs.n	800ad48 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ad3c:	f000 f93a 	bl	800afb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2201      	movs	r2, #1
 800ad44:	601a      	str	r2, [r3, #0]
 800ad46:	e002      	b.n	800ad4e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ad4e:	4a04      	ldr	r2, [pc, #16]	@ (800ad60 <prvSampleTimeNow+0x3c>)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ad54:	68fb      	ldr	r3, [r7, #12]
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	3710      	adds	r7, #16
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}
 800ad5e:	bf00      	nop
 800ad60:	2000125c 	.word	0x2000125c

0800ad64 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b086      	sub	sp, #24
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	60f8      	str	r0, [r7, #12]
 800ad6c:	60b9      	str	r1, [r7, #8]
 800ad6e:	607a      	str	r2, [r7, #4]
 800ad70:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ad72:	2300      	movs	r3, #0
 800ad74:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	68ba      	ldr	r2, [r7, #8]
 800ad7a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ad82:	68ba      	ldr	r2, [r7, #8]
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	429a      	cmp	r2, r3
 800ad88:	d812      	bhi.n	800adb0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	1ad2      	subs	r2, r2, r3
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	699b      	ldr	r3, [r3, #24]
 800ad94:	429a      	cmp	r2, r3
 800ad96:	d302      	bcc.n	800ad9e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ad98:	2301      	movs	r3, #1
 800ad9a:	617b      	str	r3, [r7, #20]
 800ad9c:	e01b      	b.n	800add6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ad9e:	4b10      	ldr	r3, [pc, #64]	@ (800ade0 <prvInsertTimerInActiveList+0x7c>)
 800ada0:	681a      	ldr	r2, [r3, #0]
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	3304      	adds	r3, #4
 800ada6:	4619      	mov	r1, r3
 800ada8:	4610      	mov	r0, r2
 800adaa:	f7fd fdb4 	bl	8008916 <vListInsert>
 800adae:	e012      	b.n	800add6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800adb0:	687a      	ldr	r2, [r7, #4]
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d206      	bcs.n	800adc6 <prvInsertTimerInActiveList+0x62>
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d302      	bcc.n	800adc6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800adc0:	2301      	movs	r3, #1
 800adc2:	617b      	str	r3, [r7, #20]
 800adc4:	e007      	b.n	800add6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800adc6:	4b07      	ldr	r3, [pc, #28]	@ (800ade4 <prvInsertTimerInActiveList+0x80>)
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	3304      	adds	r3, #4
 800adce:	4619      	mov	r1, r3
 800add0:	4610      	mov	r0, r2
 800add2:	f7fd fda0 	bl	8008916 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800add6:	697b      	ldr	r3, [r7, #20]
}
 800add8:	4618      	mov	r0, r3
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	20001250 	.word	0x20001250
 800ade4:	2000124c 	.word	0x2000124c

0800ade8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b08e      	sub	sp, #56	@ 0x38
 800adec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adee:	e0ce      	b.n	800af8e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	da19      	bge.n	800ae2a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800adf6:	1d3b      	adds	r3, r7, #4
 800adf8:	3304      	adds	r3, #4
 800adfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800adfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d10b      	bne.n	800ae1a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ae02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae06:	f383 8811 	msr	BASEPRI, r3
 800ae0a:	f3bf 8f6f 	isb	sy
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	61fb      	str	r3, [r7, #28]
}
 800ae14:	bf00      	nop
 800ae16:	bf00      	nop
 800ae18:	e7fd      	b.n	800ae16 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ae1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae20:	6850      	ldr	r0, [r2, #4]
 800ae22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae24:	6892      	ldr	r2, [r2, #8]
 800ae26:	4611      	mov	r1, r2
 800ae28:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	f2c0 80ae 	blt.w	800af8e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ae36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae38:	695b      	ldr	r3, [r3, #20]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d004      	beq.n	800ae48 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae40:	3304      	adds	r3, #4
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7fd fda0 	bl	8008988 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ae48:	463b      	mov	r3, r7
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f7ff ff6a 	bl	800ad24 <prvSampleTimeNow>
 800ae50:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2b09      	cmp	r3, #9
 800ae56:	f200 8097 	bhi.w	800af88 <prvProcessReceivedCommands+0x1a0>
 800ae5a:	a201      	add	r2, pc, #4	@ (adr r2, 800ae60 <prvProcessReceivedCommands+0x78>)
 800ae5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae60:	0800ae89 	.word	0x0800ae89
 800ae64:	0800ae89 	.word	0x0800ae89
 800ae68:	0800ae89 	.word	0x0800ae89
 800ae6c:	0800aeff 	.word	0x0800aeff
 800ae70:	0800af13 	.word	0x0800af13
 800ae74:	0800af5f 	.word	0x0800af5f
 800ae78:	0800ae89 	.word	0x0800ae89
 800ae7c:	0800ae89 	.word	0x0800ae89
 800ae80:	0800aeff 	.word	0x0800aeff
 800ae84:	0800af13 	.word	0x0800af13
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae8e:	f043 0301 	orr.w	r3, r3, #1
 800ae92:	b2da      	uxtb	r2, r3
 800ae94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae9a:	68ba      	ldr	r2, [r7, #8]
 800ae9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9e:	699b      	ldr	r3, [r3, #24]
 800aea0:	18d1      	adds	r1, r2, r3
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aea6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aea8:	f7ff ff5c 	bl	800ad64 <prvInsertTimerInActiveList>
 800aeac:	4603      	mov	r3, r0
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d06c      	beq.n	800af8c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aeb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeb4:	6a1b      	ldr	r3, [r3, #32]
 800aeb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aeb8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aeba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aebc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aec0:	f003 0304 	and.w	r3, r3, #4
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d061      	beq.n	800af8c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aec8:	68ba      	ldr	r2, [r7, #8]
 800aeca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aecc:	699b      	ldr	r3, [r3, #24]
 800aece:	441a      	add	r2, r3
 800aed0:	2300      	movs	r3, #0
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	2300      	movs	r3, #0
 800aed6:	2100      	movs	r1, #0
 800aed8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aeda:	f7ff fe01 	bl	800aae0 <xTimerGenericCommand>
 800aede:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aee0:	6a3b      	ldr	r3, [r7, #32]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d152      	bne.n	800af8c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800aee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeea:	f383 8811 	msr	BASEPRI, r3
 800aeee:	f3bf 8f6f 	isb	sy
 800aef2:	f3bf 8f4f 	dsb	sy
 800aef6:	61bb      	str	r3, [r7, #24]
}
 800aef8:	bf00      	nop
 800aefa:	bf00      	nop
 800aefc:	e7fd      	b.n	800aefa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af04:	f023 0301 	bic.w	r3, r3, #1
 800af08:	b2da      	uxtb	r2, r3
 800af0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800af10:	e03d      	b.n	800af8e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800af12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af18:	f043 0301 	orr.w	r3, r3, #1
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800af24:	68ba      	ldr	r2, [r7, #8]
 800af26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af28:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800af2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2c:	699b      	ldr	r3, [r3, #24]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d10b      	bne.n	800af4a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800af32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af36:	f383 8811 	msr	BASEPRI, r3
 800af3a:	f3bf 8f6f 	isb	sy
 800af3e:	f3bf 8f4f 	dsb	sy
 800af42:	617b      	str	r3, [r7, #20]
}
 800af44:	bf00      	nop
 800af46:	bf00      	nop
 800af48:	e7fd      	b.n	800af46 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800af4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4c:	699a      	ldr	r2, [r3, #24]
 800af4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af50:	18d1      	adds	r1, r2, r3
 800af52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af58:	f7ff ff04 	bl	800ad64 <prvInsertTimerInActiveList>
					break;
 800af5c:	e017      	b.n	800af8e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800af5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af64:	f003 0302 	and.w	r3, r3, #2
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d103      	bne.n	800af74 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800af6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af6e:	f000 fbeb 	bl	800b748 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800af72:	e00c      	b.n	800af8e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af7a:	f023 0301 	bic.w	r3, r3, #1
 800af7e:	b2da      	uxtb	r2, r3
 800af80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800af86:	e002      	b.n	800af8e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800af88:	bf00      	nop
 800af8a:	e000      	b.n	800af8e <prvProcessReceivedCommands+0x1a6>
					break;
 800af8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af8e:	4b08      	ldr	r3, [pc, #32]	@ (800afb0 <prvProcessReceivedCommands+0x1c8>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	1d39      	adds	r1, r7, #4
 800af94:	2200      	movs	r2, #0
 800af96:	4618      	mov	r0, r3
 800af98:	f7fe f904 	bl	80091a4 <xQueueReceive>
 800af9c:	4603      	mov	r3, r0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	f47f af26 	bne.w	800adf0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800afa4:	bf00      	nop
 800afa6:	bf00      	nop
 800afa8:	3730      	adds	r7, #48	@ 0x30
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	20001254 	.word	0x20001254

0800afb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b088      	sub	sp, #32
 800afb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800afba:	e049      	b.n	800b050 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800afbc:	4b2e      	ldr	r3, [pc, #184]	@ (800b078 <prvSwitchTimerLists+0xc4>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afc6:	4b2c      	ldr	r3, [pc, #176]	@ (800b078 <prvSwitchTimerLists+0xc4>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	3304      	adds	r3, #4
 800afd4:	4618      	mov	r0, r3
 800afd6:	f7fd fcd7 	bl	8008988 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	68f8      	ldr	r0, [r7, #12]
 800afe0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afe8:	f003 0304 	and.w	r3, r3, #4
 800afec:	2b00      	cmp	r3, #0
 800afee:	d02f      	beq.n	800b050 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	699b      	ldr	r3, [r3, #24]
 800aff4:	693a      	ldr	r2, [r7, #16]
 800aff6:	4413      	add	r3, r2
 800aff8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800affa:	68ba      	ldr	r2, [r7, #8]
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	429a      	cmp	r2, r3
 800b000:	d90e      	bls.n	800b020 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	68ba      	ldr	r2, [r7, #8]
 800b006:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b00e:	4b1a      	ldr	r3, [pc, #104]	@ (800b078 <prvSwitchTimerLists+0xc4>)
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	3304      	adds	r3, #4
 800b016:	4619      	mov	r1, r3
 800b018:	4610      	mov	r0, r2
 800b01a:	f7fd fc7c 	bl	8008916 <vListInsert>
 800b01e:	e017      	b.n	800b050 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b020:	2300      	movs	r3, #0
 800b022:	9300      	str	r3, [sp, #0]
 800b024:	2300      	movs	r3, #0
 800b026:	693a      	ldr	r2, [r7, #16]
 800b028:	2100      	movs	r1, #0
 800b02a:	68f8      	ldr	r0, [r7, #12]
 800b02c:	f7ff fd58 	bl	800aae0 <xTimerGenericCommand>
 800b030:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d10b      	bne.n	800b050 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b03c:	f383 8811 	msr	BASEPRI, r3
 800b040:	f3bf 8f6f 	isb	sy
 800b044:	f3bf 8f4f 	dsb	sy
 800b048:	603b      	str	r3, [r7, #0]
}
 800b04a:	bf00      	nop
 800b04c:	bf00      	nop
 800b04e:	e7fd      	b.n	800b04c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b050:	4b09      	ldr	r3, [pc, #36]	@ (800b078 <prvSwitchTimerLists+0xc4>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d1b0      	bne.n	800afbc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b05a:	4b07      	ldr	r3, [pc, #28]	@ (800b078 <prvSwitchTimerLists+0xc4>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b060:	4b06      	ldr	r3, [pc, #24]	@ (800b07c <prvSwitchTimerLists+0xc8>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4a04      	ldr	r2, [pc, #16]	@ (800b078 <prvSwitchTimerLists+0xc4>)
 800b066:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b068:	4a04      	ldr	r2, [pc, #16]	@ (800b07c <prvSwitchTimerLists+0xc8>)
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	6013      	str	r3, [r2, #0]
}
 800b06e:	bf00      	nop
 800b070:	3718      	adds	r7, #24
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
 800b076:	bf00      	nop
 800b078:	2000124c 	.word	0x2000124c
 800b07c:	20001250 	.word	0x20001250

0800b080 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b086:	f000 f96f 	bl	800b368 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b08a:	4b15      	ldr	r3, [pc, #84]	@ (800b0e0 <prvCheckForValidListAndQueue+0x60>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d120      	bne.n	800b0d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b092:	4814      	ldr	r0, [pc, #80]	@ (800b0e4 <prvCheckForValidListAndQueue+0x64>)
 800b094:	f7fd fbee 	bl	8008874 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b098:	4813      	ldr	r0, [pc, #76]	@ (800b0e8 <prvCheckForValidListAndQueue+0x68>)
 800b09a:	f7fd fbeb 	bl	8008874 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b09e:	4b13      	ldr	r3, [pc, #76]	@ (800b0ec <prvCheckForValidListAndQueue+0x6c>)
 800b0a0:	4a10      	ldr	r2, [pc, #64]	@ (800b0e4 <prvCheckForValidListAndQueue+0x64>)
 800b0a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b0a4:	4b12      	ldr	r3, [pc, #72]	@ (800b0f0 <prvCheckForValidListAndQueue+0x70>)
 800b0a6:	4a10      	ldr	r2, [pc, #64]	@ (800b0e8 <prvCheckForValidListAndQueue+0x68>)
 800b0a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	9300      	str	r3, [sp, #0]
 800b0ae:	4b11      	ldr	r3, [pc, #68]	@ (800b0f4 <prvCheckForValidListAndQueue+0x74>)
 800b0b0:	4a11      	ldr	r2, [pc, #68]	@ (800b0f8 <prvCheckForValidListAndQueue+0x78>)
 800b0b2:	2110      	movs	r1, #16
 800b0b4:	200a      	movs	r0, #10
 800b0b6:	f7fd fcfb 	bl	8008ab0 <xQueueGenericCreateStatic>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	4a08      	ldr	r2, [pc, #32]	@ (800b0e0 <prvCheckForValidListAndQueue+0x60>)
 800b0be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b0c0:	4b07      	ldr	r3, [pc, #28]	@ (800b0e0 <prvCheckForValidListAndQueue+0x60>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d005      	beq.n	800b0d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b0c8:	4b05      	ldr	r3, [pc, #20]	@ (800b0e0 <prvCheckForValidListAndQueue+0x60>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	490b      	ldr	r1, [pc, #44]	@ (800b0fc <prvCheckForValidListAndQueue+0x7c>)
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f7fe fc28 	bl	8009924 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b0d4:	f000 f97a 	bl	800b3cc <vPortExitCritical>
}
 800b0d8:	bf00      	nop
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}
 800b0de:	bf00      	nop
 800b0e0:	20001254 	.word	0x20001254
 800b0e4:	20001224 	.word	0x20001224
 800b0e8:	20001238 	.word	0x20001238
 800b0ec:	2000124c 	.word	0x2000124c
 800b0f0:	20001250 	.word	0x20001250
 800b0f4:	20001300 	.word	0x20001300
 800b0f8:	20001260 	.word	0x20001260
 800b0fc:	0800bcf8 	.word	0x0800bcf8

0800b100 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b100:	b480      	push	{r7}
 800b102:	b085      	sub	sp, #20
 800b104:	af00      	add	r7, sp, #0
 800b106:	60f8      	str	r0, [r7, #12]
 800b108:	60b9      	str	r1, [r7, #8]
 800b10a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	3b04      	subs	r3, #4
 800b110:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b118:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	3b04      	subs	r3, #4
 800b11e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	f023 0201 	bic.w	r2, r3, #1
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	3b04      	subs	r3, #4
 800b12e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b130:	4a0c      	ldr	r2, [pc, #48]	@ (800b164 <pxPortInitialiseStack+0x64>)
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	3b14      	subs	r3, #20
 800b13a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b13c:	687a      	ldr	r2, [r7, #4]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	3b04      	subs	r3, #4
 800b146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	f06f 0202 	mvn.w	r2, #2
 800b14e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	3b20      	subs	r3, #32
 800b154:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b156:	68fb      	ldr	r3, [r7, #12]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3714      	adds	r7, #20
 800b15c:	46bd      	mov	sp, r7
 800b15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b162:	4770      	bx	lr
 800b164:	0800b169 	.word	0x0800b169

0800b168 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b168:	b480      	push	{r7}
 800b16a:	b085      	sub	sp, #20
 800b16c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b16e:	2300      	movs	r3, #0
 800b170:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b172:	4b13      	ldr	r3, [pc, #76]	@ (800b1c0 <prvTaskExitError+0x58>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b17a:	d00b      	beq.n	800b194 <prvTaskExitError+0x2c>
	__asm volatile
 800b17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b180:	f383 8811 	msr	BASEPRI, r3
 800b184:	f3bf 8f6f 	isb	sy
 800b188:	f3bf 8f4f 	dsb	sy
 800b18c:	60fb      	str	r3, [r7, #12]
}
 800b18e:	bf00      	nop
 800b190:	bf00      	nop
 800b192:	e7fd      	b.n	800b190 <prvTaskExitError+0x28>
	__asm volatile
 800b194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b198:	f383 8811 	msr	BASEPRI, r3
 800b19c:	f3bf 8f6f 	isb	sy
 800b1a0:	f3bf 8f4f 	dsb	sy
 800b1a4:	60bb      	str	r3, [r7, #8]
}
 800b1a6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b1a8:	bf00      	nop
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d0fc      	beq.n	800b1aa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b1b0:	bf00      	nop
 800b1b2:	bf00      	nop
 800b1b4:	3714      	adds	r7, #20
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1bc:	4770      	bx	lr
 800b1be:	bf00      	nop
 800b1c0:	20000164 	.word	0x20000164
	...

0800b1d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b1d0:	4b07      	ldr	r3, [pc, #28]	@ (800b1f0 <pxCurrentTCBConst2>)
 800b1d2:	6819      	ldr	r1, [r3, #0]
 800b1d4:	6808      	ldr	r0, [r1, #0]
 800b1d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1da:	f380 8809 	msr	PSP, r0
 800b1de:	f3bf 8f6f 	isb	sy
 800b1e2:	f04f 0000 	mov.w	r0, #0
 800b1e6:	f380 8811 	msr	BASEPRI, r0
 800b1ea:	4770      	bx	lr
 800b1ec:	f3af 8000 	nop.w

0800b1f0 <pxCurrentTCBConst2>:
 800b1f0:	20000d24 	.word	0x20000d24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b1f4:	bf00      	nop
 800b1f6:	bf00      	nop

0800b1f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b1f8:	4808      	ldr	r0, [pc, #32]	@ (800b21c <prvPortStartFirstTask+0x24>)
 800b1fa:	6800      	ldr	r0, [r0, #0]
 800b1fc:	6800      	ldr	r0, [r0, #0]
 800b1fe:	f380 8808 	msr	MSP, r0
 800b202:	f04f 0000 	mov.w	r0, #0
 800b206:	f380 8814 	msr	CONTROL, r0
 800b20a:	b662      	cpsie	i
 800b20c:	b661      	cpsie	f
 800b20e:	f3bf 8f4f 	dsb	sy
 800b212:	f3bf 8f6f 	isb	sy
 800b216:	df00      	svc	0
 800b218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b21a:	bf00      	nop
 800b21c:	e000ed08 	.word	0xe000ed08

0800b220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b086      	sub	sp, #24
 800b224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b226:	4b47      	ldr	r3, [pc, #284]	@ (800b344 <xPortStartScheduler+0x124>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4a47      	ldr	r2, [pc, #284]	@ (800b348 <xPortStartScheduler+0x128>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d10b      	bne.n	800b248 <xPortStartScheduler+0x28>
	__asm volatile
 800b230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b234:	f383 8811 	msr	BASEPRI, r3
 800b238:	f3bf 8f6f 	isb	sy
 800b23c:	f3bf 8f4f 	dsb	sy
 800b240:	613b      	str	r3, [r7, #16]
}
 800b242:	bf00      	nop
 800b244:	bf00      	nop
 800b246:	e7fd      	b.n	800b244 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b248:	4b3e      	ldr	r3, [pc, #248]	@ (800b344 <xPortStartScheduler+0x124>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	4a3f      	ldr	r2, [pc, #252]	@ (800b34c <xPortStartScheduler+0x12c>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d10b      	bne.n	800b26a <xPortStartScheduler+0x4a>
	__asm volatile
 800b252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b256:	f383 8811 	msr	BASEPRI, r3
 800b25a:	f3bf 8f6f 	isb	sy
 800b25e:	f3bf 8f4f 	dsb	sy
 800b262:	60fb      	str	r3, [r7, #12]
}
 800b264:	bf00      	nop
 800b266:	bf00      	nop
 800b268:	e7fd      	b.n	800b266 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b26a:	4b39      	ldr	r3, [pc, #228]	@ (800b350 <xPortStartScheduler+0x130>)
 800b26c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	b2db      	uxtb	r3, r3
 800b274:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	22ff      	movs	r2, #255	@ 0xff
 800b27a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	781b      	ldrb	r3, [r3, #0]
 800b280:	b2db      	uxtb	r3, r3
 800b282:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b284:	78fb      	ldrb	r3, [r7, #3]
 800b286:	b2db      	uxtb	r3, r3
 800b288:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b28c:	b2da      	uxtb	r2, r3
 800b28e:	4b31      	ldr	r3, [pc, #196]	@ (800b354 <xPortStartScheduler+0x134>)
 800b290:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b292:	4b31      	ldr	r3, [pc, #196]	@ (800b358 <xPortStartScheduler+0x138>)
 800b294:	2207      	movs	r2, #7
 800b296:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b298:	e009      	b.n	800b2ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b29a:	4b2f      	ldr	r3, [pc, #188]	@ (800b358 <xPortStartScheduler+0x138>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	3b01      	subs	r3, #1
 800b2a0:	4a2d      	ldr	r2, [pc, #180]	@ (800b358 <xPortStartScheduler+0x138>)
 800b2a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b2a4:	78fb      	ldrb	r3, [r7, #3]
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	005b      	lsls	r3, r3, #1
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2ae:	78fb      	ldrb	r3, [r7, #3]
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2b6:	2b80      	cmp	r3, #128	@ 0x80
 800b2b8:	d0ef      	beq.n	800b29a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b2ba:	4b27      	ldr	r3, [pc, #156]	@ (800b358 <xPortStartScheduler+0x138>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f1c3 0307 	rsb	r3, r3, #7
 800b2c2:	2b04      	cmp	r3, #4
 800b2c4:	d00b      	beq.n	800b2de <xPortStartScheduler+0xbe>
	__asm volatile
 800b2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ca:	f383 8811 	msr	BASEPRI, r3
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	60bb      	str	r3, [r7, #8]
}
 800b2d8:	bf00      	nop
 800b2da:	bf00      	nop
 800b2dc:	e7fd      	b.n	800b2da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b2de:	4b1e      	ldr	r3, [pc, #120]	@ (800b358 <xPortStartScheduler+0x138>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	021b      	lsls	r3, r3, #8
 800b2e4:	4a1c      	ldr	r2, [pc, #112]	@ (800b358 <xPortStartScheduler+0x138>)
 800b2e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b2e8:	4b1b      	ldr	r3, [pc, #108]	@ (800b358 <xPortStartScheduler+0x138>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b2f0:	4a19      	ldr	r2, [pc, #100]	@ (800b358 <xPortStartScheduler+0x138>)
 800b2f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	b2da      	uxtb	r2, r3
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b2fc:	4b17      	ldr	r3, [pc, #92]	@ (800b35c <xPortStartScheduler+0x13c>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	4a16      	ldr	r2, [pc, #88]	@ (800b35c <xPortStartScheduler+0x13c>)
 800b302:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b306:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b308:	4b14      	ldr	r3, [pc, #80]	@ (800b35c <xPortStartScheduler+0x13c>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	4a13      	ldr	r2, [pc, #76]	@ (800b35c <xPortStartScheduler+0x13c>)
 800b30e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b312:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b314:	f000 f8da 	bl	800b4cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b318:	4b11      	ldr	r3, [pc, #68]	@ (800b360 <xPortStartScheduler+0x140>)
 800b31a:	2200      	movs	r2, #0
 800b31c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b31e:	f000 f8f9 	bl	800b514 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b322:	4b10      	ldr	r3, [pc, #64]	@ (800b364 <xPortStartScheduler+0x144>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	4a0f      	ldr	r2, [pc, #60]	@ (800b364 <xPortStartScheduler+0x144>)
 800b328:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b32c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b32e:	f7ff ff63 	bl	800b1f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b332:	f7fe ff39 	bl	800a1a8 <vTaskSwitchContext>
	prvTaskExitError();
 800b336:	f7ff ff17 	bl	800b168 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b33a:	2300      	movs	r3, #0
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3718      	adds	r7, #24
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	e000ed00 	.word	0xe000ed00
 800b348:	410fc271 	.word	0x410fc271
 800b34c:	410fc270 	.word	0x410fc270
 800b350:	e000e400 	.word	0xe000e400
 800b354:	20001350 	.word	0x20001350
 800b358:	20001354 	.word	0x20001354
 800b35c:	e000ed20 	.word	0xe000ed20
 800b360:	20000164 	.word	0x20000164
 800b364:	e000ef34 	.word	0xe000ef34

0800b368 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b368:	b480      	push	{r7}
 800b36a:	b083      	sub	sp, #12
 800b36c:	af00      	add	r7, sp, #0
	__asm volatile
 800b36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	607b      	str	r3, [r7, #4]
}
 800b380:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b382:	4b10      	ldr	r3, [pc, #64]	@ (800b3c4 <vPortEnterCritical+0x5c>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	3301      	adds	r3, #1
 800b388:	4a0e      	ldr	r2, [pc, #56]	@ (800b3c4 <vPortEnterCritical+0x5c>)
 800b38a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b38c:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c4 <vPortEnterCritical+0x5c>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b01      	cmp	r3, #1
 800b392:	d110      	bne.n	800b3b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b394:	4b0c      	ldr	r3, [pc, #48]	@ (800b3c8 <vPortEnterCritical+0x60>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d00b      	beq.n	800b3b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800b39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a2:	f383 8811 	msr	BASEPRI, r3
 800b3a6:	f3bf 8f6f 	isb	sy
 800b3aa:	f3bf 8f4f 	dsb	sy
 800b3ae:	603b      	str	r3, [r7, #0]
}
 800b3b0:	bf00      	nop
 800b3b2:	bf00      	nop
 800b3b4:	e7fd      	b.n	800b3b2 <vPortEnterCritical+0x4a>
	}
}
 800b3b6:	bf00      	nop
 800b3b8:	370c      	adds	r7, #12
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	20000164 	.word	0x20000164
 800b3c8:	e000ed04 	.word	0xe000ed04

0800b3cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b3d2:	4b12      	ldr	r3, [pc, #72]	@ (800b41c <vPortExitCritical+0x50>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d10b      	bne.n	800b3f2 <vPortExitCritical+0x26>
	__asm volatile
 800b3da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3de:	f383 8811 	msr	BASEPRI, r3
 800b3e2:	f3bf 8f6f 	isb	sy
 800b3e6:	f3bf 8f4f 	dsb	sy
 800b3ea:	607b      	str	r3, [r7, #4]
}
 800b3ec:	bf00      	nop
 800b3ee:	bf00      	nop
 800b3f0:	e7fd      	b.n	800b3ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b3f2:	4b0a      	ldr	r3, [pc, #40]	@ (800b41c <vPortExitCritical+0x50>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	3b01      	subs	r3, #1
 800b3f8:	4a08      	ldr	r2, [pc, #32]	@ (800b41c <vPortExitCritical+0x50>)
 800b3fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b3fc:	4b07      	ldr	r3, [pc, #28]	@ (800b41c <vPortExitCritical+0x50>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d105      	bne.n	800b410 <vPortExitCritical+0x44>
 800b404:	2300      	movs	r3, #0
 800b406:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	f383 8811 	msr	BASEPRI, r3
}
 800b40e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b410:	bf00      	nop
 800b412:	370c      	adds	r7, #12
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	20000164 	.word	0x20000164

0800b420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b420:	f3ef 8009 	mrs	r0, PSP
 800b424:	f3bf 8f6f 	isb	sy
 800b428:	4b15      	ldr	r3, [pc, #84]	@ (800b480 <pxCurrentTCBConst>)
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	f01e 0f10 	tst.w	lr, #16
 800b430:	bf08      	it	eq
 800b432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43a:	6010      	str	r0, [r2, #0]
 800b43c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b440:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b444:	f380 8811 	msr	BASEPRI, r0
 800b448:	f3bf 8f4f 	dsb	sy
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f7fe feaa 	bl	800a1a8 <vTaskSwitchContext>
 800b454:	f04f 0000 	mov.w	r0, #0
 800b458:	f380 8811 	msr	BASEPRI, r0
 800b45c:	bc09      	pop	{r0, r3}
 800b45e:	6819      	ldr	r1, [r3, #0]
 800b460:	6808      	ldr	r0, [r1, #0]
 800b462:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b466:	f01e 0f10 	tst.w	lr, #16
 800b46a:	bf08      	it	eq
 800b46c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b470:	f380 8809 	msr	PSP, r0
 800b474:	f3bf 8f6f 	isb	sy
 800b478:	4770      	bx	lr
 800b47a:	bf00      	nop
 800b47c:	f3af 8000 	nop.w

0800b480 <pxCurrentTCBConst>:
 800b480:	20000d24 	.word	0x20000d24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b484:	bf00      	nop
 800b486:	bf00      	nop

0800b488 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b082      	sub	sp, #8
 800b48c:	af00      	add	r7, sp, #0
	__asm volatile
 800b48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b492:	f383 8811 	msr	BASEPRI, r3
 800b496:	f3bf 8f6f 	isb	sy
 800b49a:	f3bf 8f4f 	dsb	sy
 800b49e:	607b      	str	r3, [r7, #4]
}
 800b4a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b4a2:	f7fe fdc7 	bl	800a034 <xTaskIncrementTick>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d003      	beq.n	800b4b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b4ac:	4b06      	ldr	r3, [pc, #24]	@ (800b4c8 <xPortSysTickHandler+0x40>)
 800b4ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4b2:	601a      	str	r2, [r3, #0]
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	f383 8811 	msr	BASEPRI, r3
}
 800b4be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b4c0:	bf00      	nop
 800b4c2:	3708      	adds	r7, #8
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}
 800b4c8:	e000ed04 	.word	0xe000ed04

0800b4cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b4d0:	4b0b      	ldr	r3, [pc, #44]	@ (800b500 <vPortSetupTimerInterrupt+0x34>)
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b4d6:	4b0b      	ldr	r3, [pc, #44]	@ (800b504 <vPortSetupTimerInterrupt+0x38>)
 800b4d8:	2200      	movs	r2, #0
 800b4da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b4dc:	4b0a      	ldr	r3, [pc, #40]	@ (800b508 <vPortSetupTimerInterrupt+0x3c>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a0a      	ldr	r2, [pc, #40]	@ (800b50c <vPortSetupTimerInterrupt+0x40>)
 800b4e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b4e6:	099b      	lsrs	r3, r3, #6
 800b4e8:	4a09      	ldr	r2, [pc, #36]	@ (800b510 <vPortSetupTimerInterrupt+0x44>)
 800b4ea:	3b01      	subs	r3, #1
 800b4ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b4ee:	4b04      	ldr	r3, [pc, #16]	@ (800b500 <vPortSetupTimerInterrupt+0x34>)
 800b4f0:	2207      	movs	r2, #7
 800b4f2:	601a      	str	r2, [r3, #0]
}
 800b4f4:	bf00      	nop
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fc:	4770      	bx	lr
 800b4fe:	bf00      	nop
 800b500:	e000e010 	.word	0xe000e010
 800b504:	e000e018 	.word	0xe000e018
 800b508:	20000000 	.word	0x20000000
 800b50c:	10624dd3 	.word	0x10624dd3
 800b510:	e000e014 	.word	0xe000e014

0800b514 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b514:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b524 <vPortEnableVFP+0x10>
 800b518:	6801      	ldr	r1, [r0, #0]
 800b51a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b51e:	6001      	str	r1, [r0, #0]
 800b520:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b522:	bf00      	nop
 800b524:	e000ed88 	.word	0xe000ed88

0800b528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b528:	b480      	push	{r7}
 800b52a:	b085      	sub	sp, #20
 800b52c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b52e:	f3ef 8305 	mrs	r3, IPSR
 800b532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2b0f      	cmp	r3, #15
 800b538:	d915      	bls.n	800b566 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b53a:	4a18      	ldr	r2, [pc, #96]	@ (800b59c <vPortValidateInterruptPriority+0x74>)
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	4413      	add	r3, r2
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b544:	4b16      	ldr	r3, [pc, #88]	@ (800b5a0 <vPortValidateInterruptPriority+0x78>)
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	7afa      	ldrb	r2, [r7, #11]
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d20b      	bcs.n	800b566 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	607b      	str	r3, [r7, #4]
}
 800b560:	bf00      	nop
 800b562:	bf00      	nop
 800b564:	e7fd      	b.n	800b562 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b566:	4b0f      	ldr	r3, [pc, #60]	@ (800b5a4 <vPortValidateInterruptPriority+0x7c>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b56e:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a8 <vPortValidateInterruptPriority+0x80>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	429a      	cmp	r2, r3
 800b574:	d90b      	bls.n	800b58e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b57a:	f383 8811 	msr	BASEPRI, r3
 800b57e:	f3bf 8f6f 	isb	sy
 800b582:	f3bf 8f4f 	dsb	sy
 800b586:	603b      	str	r3, [r7, #0]
}
 800b588:	bf00      	nop
 800b58a:	bf00      	nop
 800b58c:	e7fd      	b.n	800b58a <vPortValidateInterruptPriority+0x62>
	}
 800b58e:	bf00      	nop
 800b590:	3714      	adds	r7, #20
 800b592:	46bd      	mov	sp, r7
 800b594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop
 800b59c:	e000e3f0 	.word	0xe000e3f0
 800b5a0:	20001350 	.word	0x20001350
 800b5a4:	e000ed0c 	.word	0xe000ed0c
 800b5a8:	20001354 	.word	0x20001354

0800b5ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b08a      	sub	sp, #40	@ 0x28
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b5b8:	f7fe fc80 	bl	8009ebc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b5bc:	4b5c      	ldr	r3, [pc, #368]	@ (800b730 <pvPortMalloc+0x184>)
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d101      	bne.n	800b5c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b5c4:	f000 f924 	bl	800b810 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b5c8:	4b5a      	ldr	r3, [pc, #360]	@ (800b734 <pvPortMalloc+0x188>)
 800b5ca:	681a      	ldr	r2, [r3, #0]
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	4013      	ands	r3, r2
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	f040 8095 	bne.w	800b700 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d01e      	beq.n	800b61a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b5dc:	2208      	movs	r2, #8
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	4413      	add	r3, r2
 800b5e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f003 0307 	and.w	r3, r3, #7
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d015      	beq.n	800b61a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	f023 0307 	bic.w	r3, r3, #7
 800b5f4:	3308      	adds	r3, #8
 800b5f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f003 0307 	and.w	r3, r3, #7
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d00b      	beq.n	800b61a <pvPortMalloc+0x6e>
	__asm volatile
 800b602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b606:	f383 8811 	msr	BASEPRI, r3
 800b60a:	f3bf 8f6f 	isb	sy
 800b60e:	f3bf 8f4f 	dsb	sy
 800b612:	617b      	str	r3, [r7, #20]
}
 800b614:	bf00      	nop
 800b616:	bf00      	nop
 800b618:	e7fd      	b.n	800b616 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d06f      	beq.n	800b700 <pvPortMalloc+0x154>
 800b620:	4b45      	ldr	r3, [pc, #276]	@ (800b738 <pvPortMalloc+0x18c>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	687a      	ldr	r2, [r7, #4]
 800b626:	429a      	cmp	r2, r3
 800b628:	d86a      	bhi.n	800b700 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b62a:	4b44      	ldr	r3, [pc, #272]	@ (800b73c <pvPortMalloc+0x190>)
 800b62c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b62e:	4b43      	ldr	r3, [pc, #268]	@ (800b73c <pvPortMalloc+0x190>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b634:	e004      	b.n	800b640 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b638:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	687a      	ldr	r2, [r7, #4]
 800b646:	429a      	cmp	r2, r3
 800b648:	d903      	bls.n	800b652 <pvPortMalloc+0xa6>
 800b64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d1f1      	bne.n	800b636 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b652:	4b37      	ldr	r3, [pc, #220]	@ (800b730 <pvPortMalloc+0x184>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b658:	429a      	cmp	r2, r3
 800b65a:	d051      	beq.n	800b700 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b65c:	6a3b      	ldr	r3, [r7, #32]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2208      	movs	r2, #8
 800b662:	4413      	add	r3, r2
 800b664:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	6a3b      	ldr	r3, [r7, #32]
 800b66c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b670:	685a      	ldr	r2, [r3, #4]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	1ad2      	subs	r2, r2, r3
 800b676:	2308      	movs	r3, #8
 800b678:	005b      	lsls	r3, r3, #1
 800b67a:	429a      	cmp	r2, r3
 800b67c:	d920      	bls.n	800b6c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b67e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	4413      	add	r3, r2
 800b684:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	f003 0307 	and.w	r3, r3, #7
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00b      	beq.n	800b6a8 <pvPortMalloc+0xfc>
	__asm volatile
 800b690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b694:	f383 8811 	msr	BASEPRI, r3
 800b698:	f3bf 8f6f 	isb	sy
 800b69c:	f3bf 8f4f 	dsb	sy
 800b6a0:	613b      	str	r3, [r7, #16]
}
 800b6a2:	bf00      	nop
 800b6a4:	bf00      	nop
 800b6a6:	e7fd      	b.n	800b6a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6aa:	685a      	ldr	r2, [r3, #4]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	1ad2      	subs	r2, r2, r3
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b6b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b6:	687a      	ldr	r2, [r7, #4]
 800b6b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b6ba:	69b8      	ldr	r0, [r7, #24]
 800b6bc:	f000 f90a 	bl	800b8d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b6c0:	4b1d      	ldr	r3, [pc, #116]	@ (800b738 <pvPortMalloc+0x18c>)
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	1ad3      	subs	r3, r2, r3
 800b6ca:	4a1b      	ldr	r2, [pc, #108]	@ (800b738 <pvPortMalloc+0x18c>)
 800b6cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b6ce:	4b1a      	ldr	r3, [pc, #104]	@ (800b738 <pvPortMalloc+0x18c>)
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	4b1b      	ldr	r3, [pc, #108]	@ (800b740 <pvPortMalloc+0x194>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d203      	bcs.n	800b6e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b6da:	4b17      	ldr	r3, [pc, #92]	@ (800b738 <pvPortMalloc+0x18c>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4a18      	ldr	r2, [pc, #96]	@ (800b740 <pvPortMalloc+0x194>)
 800b6e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e4:	685a      	ldr	r2, [r3, #4]
 800b6e6:	4b13      	ldr	r3, [pc, #76]	@ (800b734 <pvPortMalloc+0x188>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	431a      	orrs	r2, r3
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b6f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b6f6:	4b13      	ldr	r3, [pc, #76]	@ (800b744 <pvPortMalloc+0x198>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	3301      	adds	r3, #1
 800b6fc:	4a11      	ldr	r2, [pc, #68]	@ (800b744 <pvPortMalloc+0x198>)
 800b6fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b700:	f7fe fbea 	bl	8009ed8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00b      	beq.n	800b726 <pvPortMalloc+0x17a>
	__asm volatile
 800b70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b712:	f383 8811 	msr	BASEPRI, r3
 800b716:	f3bf 8f6f 	isb	sy
 800b71a:	f3bf 8f4f 	dsb	sy
 800b71e:	60fb      	str	r3, [r7, #12]
}
 800b720:	bf00      	nop
 800b722:	bf00      	nop
 800b724:	e7fd      	b.n	800b722 <pvPortMalloc+0x176>
	return pvReturn;
 800b726:	69fb      	ldr	r3, [r7, #28]
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3728      	adds	r7, #40	@ 0x28
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	20004f60 	.word	0x20004f60
 800b734:	20004f74 	.word	0x20004f74
 800b738:	20004f64 	.word	0x20004f64
 800b73c:	20004f58 	.word	0x20004f58
 800b740:	20004f68 	.word	0x20004f68
 800b744:	20004f6c 	.word	0x20004f6c

0800b748 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b086      	sub	sp, #24
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d04f      	beq.n	800b7fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b75a:	2308      	movs	r3, #8
 800b75c:	425b      	negs	r3, r3
 800b75e:	697a      	ldr	r2, [r7, #20]
 800b760:	4413      	add	r3, r2
 800b762:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	685a      	ldr	r2, [r3, #4]
 800b76c:	4b25      	ldr	r3, [pc, #148]	@ (800b804 <vPortFree+0xbc>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4013      	ands	r3, r2
 800b772:	2b00      	cmp	r3, #0
 800b774:	d10b      	bne.n	800b78e <vPortFree+0x46>
	__asm volatile
 800b776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b77a:	f383 8811 	msr	BASEPRI, r3
 800b77e:	f3bf 8f6f 	isb	sy
 800b782:	f3bf 8f4f 	dsb	sy
 800b786:	60fb      	str	r3, [r7, #12]
}
 800b788:	bf00      	nop
 800b78a:	bf00      	nop
 800b78c:	e7fd      	b.n	800b78a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00b      	beq.n	800b7ae <vPortFree+0x66>
	__asm volatile
 800b796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b79a:	f383 8811 	msr	BASEPRI, r3
 800b79e:	f3bf 8f6f 	isb	sy
 800b7a2:	f3bf 8f4f 	dsb	sy
 800b7a6:	60bb      	str	r3, [r7, #8]
}
 800b7a8:	bf00      	nop
 800b7aa:	bf00      	nop
 800b7ac:	e7fd      	b.n	800b7aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	685a      	ldr	r2, [r3, #4]
 800b7b2:	4b14      	ldr	r3, [pc, #80]	@ (800b804 <vPortFree+0xbc>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4013      	ands	r3, r2
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d01e      	beq.n	800b7fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d11a      	bne.n	800b7fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	685a      	ldr	r2, [r3, #4]
 800b7c8:	4b0e      	ldr	r3, [pc, #56]	@ (800b804 <vPortFree+0xbc>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	43db      	mvns	r3, r3
 800b7ce:	401a      	ands	r2, r3
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b7d4:	f7fe fb72 	bl	8009ebc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	685a      	ldr	r2, [r3, #4]
 800b7dc:	4b0a      	ldr	r3, [pc, #40]	@ (800b808 <vPortFree+0xc0>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4413      	add	r3, r2
 800b7e2:	4a09      	ldr	r2, [pc, #36]	@ (800b808 <vPortFree+0xc0>)
 800b7e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b7e6:	6938      	ldr	r0, [r7, #16]
 800b7e8:	f000 f874 	bl	800b8d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b7ec:	4b07      	ldr	r3, [pc, #28]	@ (800b80c <vPortFree+0xc4>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	4a06      	ldr	r2, [pc, #24]	@ (800b80c <vPortFree+0xc4>)
 800b7f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b7f6:	f7fe fb6f 	bl	8009ed8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b7fa:	bf00      	nop
 800b7fc:	3718      	adds	r7, #24
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}
 800b802:	bf00      	nop
 800b804:	20004f74 	.word	0x20004f74
 800b808:	20004f64 	.word	0x20004f64
 800b80c:	20004f70 	.word	0x20004f70

0800b810 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b816:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b81a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b81c:	4b27      	ldr	r3, [pc, #156]	@ (800b8bc <prvHeapInit+0xac>)
 800b81e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	f003 0307 	and.w	r3, r3, #7
 800b826:	2b00      	cmp	r3, #0
 800b828:	d00c      	beq.n	800b844 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	3307      	adds	r3, #7
 800b82e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f023 0307 	bic.w	r3, r3, #7
 800b836:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b838:	68ba      	ldr	r2, [r7, #8]
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	1ad3      	subs	r3, r2, r3
 800b83e:	4a1f      	ldr	r2, [pc, #124]	@ (800b8bc <prvHeapInit+0xac>)
 800b840:	4413      	add	r3, r2
 800b842:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b848:	4a1d      	ldr	r2, [pc, #116]	@ (800b8c0 <prvHeapInit+0xb0>)
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b84e:	4b1c      	ldr	r3, [pc, #112]	@ (800b8c0 <prvHeapInit+0xb0>)
 800b850:	2200      	movs	r2, #0
 800b852:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	68ba      	ldr	r2, [r7, #8]
 800b858:	4413      	add	r3, r2
 800b85a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b85c:	2208      	movs	r2, #8
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	1a9b      	subs	r3, r3, r2
 800b862:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f023 0307 	bic.w	r3, r3, #7
 800b86a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	4a15      	ldr	r2, [pc, #84]	@ (800b8c4 <prvHeapInit+0xb4>)
 800b870:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b872:	4b14      	ldr	r3, [pc, #80]	@ (800b8c4 <prvHeapInit+0xb4>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	2200      	movs	r2, #0
 800b878:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b87a:	4b12      	ldr	r3, [pc, #72]	@ (800b8c4 <prvHeapInit+0xb4>)
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	2200      	movs	r2, #0
 800b880:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	68fa      	ldr	r2, [r7, #12]
 800b88a:	1ad2      	subs	r2, r2, r3
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b890:	4b0c      	ldr	r3, [pc, #48]	@ (800b8c4 <prvHeapInit+0xb4>)
 800b892:	681a      	ldr	r2, [r3, #0]
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	4a0a      	ldr	r2, [pc, #40]	@ (800b8c8 <prvHeapInit+0xb8>)
 800b89e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	4a09      	ldr	r2, [pc, #36]	@ (800b8cc <prvHeapInit+0xbc>)
 800b8a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8a8:	4b09      	ldr	r3, [pc, #36]	@ (800b8d0 <prvHeapInit+0xc0>)
 800b8aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b8ae:	601a      	str	r2, [r3, #0]
}
 800b8b0:	bf00      	nop
 800b8b2:	3714      	adds	r7, #20
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr
 800b8bc:	20001358 	.word	0x20001358
 800b8c0:	20004f58 	.word	0x20004f58
 800b8c4:	20004f60 	.word	0x20004f60
 800b8c8:	20004f68 	.word	0x20004f68
 800b8cc:	20004f64 	.word	0x20004f64
 800b8d0:	20004f74 	.word	0x20004f74

0800b8d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b8dc:	4b28      	ldr	r3, [pc, #160]	@ (800b980 <prvInsertBlockIntoFreeList+0xac>)
 800b8de:	60fb      	str	r3, [r7, #12]
 800b8e0:	e002      	b.n	800b8e8 <prvInsertBlockIntoFreeList+0x14>
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	60fb      	str	r3, [r7, #12]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d8f7      	bhi.n	800b8e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	685b      	ldr	r3, [r3, #4]
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	687a      	ldr	r2, [r7, #4]
 800b900:	429a      	cmp	r2, r3
 800b902:	d108      	bne.n	800b916 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	685a      	ldr	r2, [r3, #4]
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	441a      	add	r2, r3
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	441a      	add	r2, r3
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	429a      	cmp	r2, r3
 800b928:	d118      	bne.n	800b95c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681a      	ldr	r2, [r3, #0]
 800b92e:	4b15      	ldr	r3, [pc, #84]	@ (800b984 <prvInsertBlockIntoFreeList+0xb0>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	429a      	cmp	r2, r3
 800b934:	d00d      	beq.n	800b952 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	685a      	ldr	r2, [r3, #4]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	441a      	add	r2, r3
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	601a      	str	r2, [r3, #0]
 800b950:	e008      	b.n	800b964 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b952:	4b0c      	ldr	r3, [pc, #48]	@ (800b984 <prvInsertBlockIntoFreeList+0xb0>)
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	601a      	str	r2, [r3, #0]
 800b95a:	e003      	b.n	800b964 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b964:	68fa      	ldr	r2, [r7, #12]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	429a      	cmp	r2, r3
 800b96a:	d002      	beq.n	800b972 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	687a      	ldr	r2, [r7, #4]
 800b970:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b972:	bf00      	nop
 800b974:	3714      	adds	r7, #20
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr
 800b97e:	bf00      	nop
 800b980:	20004f58 	.word	0x20004f58
 800b984:	20004f60 	.word	0x20004f60

0800b988 <_Znwj>:
 800b988:	2801      	cmp	r0, #1
 800b98a:	bf38      	it	cc
 800b98c:	2001      	movcc	r0, #1
 800b98e:	b510      	push	{r4, lr}
 800b990:	4604      	mov	r4, r0
 800b992:	4620      	mov	r0, r4
 800b994:	f000 f81a 	bl	800b9cc <malloc>
 800b998:	b100      	cbz	r0, 800b99c <_Znwj+0x14>
 800b99a:	bd10      	pop	{r4, pc}
 800b99c:	f000 f806 	bl	800b9ac <_ZSt15get_new_handlerv>
 800b9a0:	b908      	cbnz	r0, 800b9a6 <_Znwj+0x1e>
 800b9a2:	f000 f80b 	bl	800b9bc <abort>
 800b9a6:	4780      	blx	r0
 800b9a8:	e7f3      	b.n	800b992 <_Znwj+0xa>
	...

0800b9ac <_ZSt15get_new_handlerv>:
 800b9ac:	4b02      	ldr	r3, [pc, #8]	@ (800b9b8 <_ZSt15get_new_handlerv+0xc>)
 800b9ae:	6818      	ldr	r0, [r3, #0]
 800b9b0:	f3bf 8f5b 	dmb	ish
 800b9b4:	4770      	bx	lr
 800b9b6:	bf00      	nop
 800b9b8:	20004f78 	.word	0x20004f78

0800b9bc <abort>:
 800b9bc:	b508      	push	{r3, lr}
 800b9be:	2006      	movs	r0, #6
 800b9c0:	f000 f8ea 	bl	800bb98 <raise>
 800b9c4:	2001      	movs	r0, #1
 800b9c6:	f7f6 fd05 	bl	80023d4 <_exit>
	...

0800b9cc <malloc>:
 800b9cc:	4b02      	ldr	r3, [pc, #8]	@ (800b9d8 <malloc+0xc>)
 800b9ce:	4601      	mov	r1, r0
 800b9d0:	6818      	ldr	r0, [r3, #0]
 800b9d2:	f000 b825 	b.w	800ba20 <_malloc_r>
 800b9d6:	bf00      	nop
 800b9d8:	20000168 	.word	0x20000168

0800b9dc <sbrk_aligned>:
 800b9dc:	b570      	push	{r4, r5, r6, lr}
 800b9de:	4e0f      	ldr	r6, [pc, #60]	@ (800ba1c <sbrk_aligned+0x40>)
 800b9e0:	460c      	mov	r4, r1
 800b9e2:	6831      	ldr	r1, [r6, #0]
 800b9e4:	4605      	mov	r5, r0
 800b9e6:	b911      	cbnz	r1, 800b9ee <sbrk_aligned+0x12>
 800b9e8:	f000 f8f2 	bl	800bbd0 <_sbrk_r>
 800b9ec:	6030      	str	r0, [r6, #0]
 800b9ee:	4621      	mov	r1, r4
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	f000 f8ed 	bl	800bbd0 <_sbrk_r>
 800b9f6:	1c43      	adds	r3, r0, #1
 800b9f8:	d103      	bne.n	800ba02 <sbrk_aligned+0x26>
 800b9fa:	f04f 34ff 	mov.w	r4, #4294967295
 800b9fe:	4620      	mov	r0, r4
 800ba00:	bd70      	pop	{r4, r5, r6, pc}
 800ba02:	1cc4      	adds	r4, r0, #3
 800ba04:	f024 0403 	bic.w	r4, r4, #3
 800ba08:	42a0      	cmp	r0, r4
 800ba0a:	d0f8      	beq.n	800b9fe <sbrk_aligned+0x22>
 800ba0c:	1a21      	subs	r1, r4, r0
 800ba0e:	4628      	mov	r0, r5
 800ba10:	f000 f8de 	bl	800bbd0 <_sbrk_r>
 800ba14:	3001      	adds	r0, #1
 800ba16:	d1f2      	bne.n	800b9fe <sbrk_aligned+0x22>
 800ba18:	e7ef      	b.n	800b9fa <sbrk_aligned+0x1e>
 800ba1a:	bf00      	nop
 800ba1c:	20004f7c 	.word	0x20004f7c

0800ba20 <_malloc_r>:
 800ba20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba24:	1ccd      	adds	r5, r1, #3
 800ba26:	f025 0503 	bic.w	r5, r5, #3
 800ba2a:	3508      	adds	r5, #8
 800ba2c:	2d0c      	cmp	r5, #12
 800ba2e:	bf38      	it	cc
 800ba30:	250c      	movcc	r5, #12
 800ba32:	2d00      	cmp	r5, #0
 800ba34:	4606      	mov	r6, r0
 800ba36:	db01      	blt.n	800ba3c <_malloc_r+0x1c>
 800ba38:	42a9      	cmp	r1, r5
 800ba3a:	d904      	bls.n	800ba46 <_malloc_r+0x26>
 800ba3c:	230c      	movs	r3, #12
 800ba3e:	6033      	str	r3, [r6, #0]
 800ba40:	2000      	movs	r0, #0
 800ba42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb1c <_malloc_r+0xfc>
 800ba4a:	f000 f869 	bl	800bb20 <__malloc_lock>
 800ba4e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba52:	461c      	mov	r4, r3
 800ba54:	bb44      	cbnz	r4, 800baa8 <_malloc_r+0x88>
 800ba56:	4629      	mov	r1, r5
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f7ff ffbf 	bl	800b9dc <sbrk_aligned>
 800ba5e:	1c43      	adds	r3, r0, #1
 800ba60:	4604      	mov	r4, r0
 800ba62:	d158      	bne.n	800bb16 <_malloc_r+0xf6>
 800ba64:	f8d8 4000 	ldr.w	r4, [r8]
 800ba68:	4627      	mov	r7, r4
 800ba6a:	2f00      	cmp	r7, #0
 800ba6c:	d143      	bne.n	800baf6 <_malloc_r+0xd6>
 800ba6e:	2c00      	cmp	r4, #0
 800ba70:	d04b      	beq.n	800bb0a <_malloc_r+0xea>
 800ba72:	6823      	ldr	r3, [r4, #0]
 800ba74:	4639      	mov	r1, r7
 800ba76:	4630      	mov	r0, r6
 800ba78:	eb04 0903 	add.w	r9, r4, r3
 800ba7c:	f000 f8a8 	bl	800bbd0 <_sbrk_r>
 800ba80:	4581      	cmp	r9, r0
 800ba82:	d142      	bne.n	800bb0a <_malloc_r+0xea>
 800ba84:	6821      	ldr	r1, [r4, #0]
 800ba86:	1a6d      	subs	r5, r5, r1
 800ba88:	4629      	mov	r1, r5
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7ff ffa6 	bl	800b9dc <sbrk_aligned>
 800ba90:	3001      	adds	r0, #1
 800ba92:	d03a      	beq.n	800bb0a <_malloc_r+0xea>
 800ba94:	6823      	ldr	r3, [r4, #0]
 800ba96:	442b      	add	r3, r5
 800ba98:	6023      	str	r3, [r4, #0]
 800ba9a:	f8d8 3000 	ldr.w	r3, [r8]
 800ba9e:	685a      	ldr	r2, [r3, #4]
 800baa0:	bb62      	cbnz	r2, 800bafc <_malloc_r+0xdc>
 800baa2:	f8c8 7000 	str.w	r7, [r8]
 800baa6:	e00f      	b.n	800bac8 <_malloc_r+0xa8>
 800baa8:	6822      	ldr	r2, [r4, #0]
 800baaa:	1b52      	subs	r2, r2, r5
 800baac:	d420      	bmi.n	800baf0 <_malloc_r+0xd0>
 800baae:	2a0b      	cmp	r2, #11
 800bab0:	d917      	bls.n	800bae2 <_malloc_r+0xc2>
 800bab2:	1961      	adds	r1, r4, r5
 800bab4:	42a3      	cmp	r3, r4
 800bab6:	6025      	str	r5, [r4, #0]
 800bab8:	bf18      	it	ne
 800baba:	6059      	strne	r1, [r3, #4]
 800babc:	6863      	ldr	r3, [r4, #4]
 800babe:	bf08      	it	eq
 800bac0:	f8c8 1000 	streq.w	r1, [r8]
 800bac4:	5162      	str	r2, [r4, r5]
 800bac6:	604b      	str	r3, [r1, #4]
 800bac8:	4630      	mov	r0, r6
 800baca:	f000 f82f 	bl	800bb2c <__malloc_unlock>
 800bace:	f104 000b 	add.w	r0, r4, #11
 800bad2:	1d23      	adds	r3, r4, #4
 800bad4:	f020 0007 	bic.w	r0, r0, #7
 800bad8:	1ac2      	subs	r2, r0, r3
 800bada:	bf1c      	itt	ne
 800badc:	1a1b      	subne	r3, r3, r0
 800bade:	50a3      	strne	r3, [r4, r2]
 800bae0:	e7af      	b.n	800ba42 <_malloc_r+0x22>
 800bae2:	6862      	ldr	r2, [r4, #4]
 800bae4:	42a3      	cmp	r3, r4
 800bae6:	bf0c      	ite	eq
 800bae8:	f8c8 2000 	streq.w	r2, [r8]
 800baec:	605a      	strne	r2, [r3, #4]
 800baee:	e7eb      	b.n	800bac8 <_malloc_r+0xa8>
 800baf0:	4623      	mov	r3, r4
 800baf2:	6864      	ldr	r4, [r4, #4]
 800baf4:	e7ae      	b.n	800ba54 <_malloc_r+0x34>
 800baf6:	463c      	mov	r4, r7
 800baf8:	687f      	ldr	r7, [r7, #4]
 800bafa:	e7b6      	b.n	800ba6a <_malloc_r+0x4a>
 800bafc:	461a      	mov	r2, r3
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	42a3      	cmp	r3, r4
 800bb02:	d1fb      	bne.n	800bafc <_malloc_r+0xdc>
 800bb04:	2300      	movs	r3, #0
 800bb06:	6053      	str	r3, [r2, #4]
 800bb08:	e7de      	b.n	800bac8 <_malloc_r+0xa8>
 800bb0a:	230c      	movs	r3, #12
 800bb0c:	6033      	str	r3, [r6, #0]
 800bb0e:	4630      	mov	r0, r6
 800bb10:	f000 f80c 	bl	800bb2c <__malloc_unlock>
 800bb14:	e794      	b.n	800ba40 <_malloc_r+0x20>
 800bb16:	6005      	str	r5, [r0, #0]
 800bb18:	e7d6      	b.n	800bac8 <_malloc_r+0xa8>
 800bb1a:	bf00      	nop
 800bb1c:	20004f80 	.word	0x20004f80

0800bb20 <__malloc_lock>:
 800bb20:	4801      	ldr	r0, [pc, #4]	@ (800bb28 <__malloc_lock+0x8>)
 800bb22:	f000 b88f 	b.w	800bc44 <__retarget_lock_acquire_recursive>
 800bb26:	bf00      	nop
 800bb28:	200050c0 	.word	0x200050c0

0800bb2c <__malloc_unlock>:
 800bb2c:	4801      	ldr	r0, [pc, #4]	@ (800bb34 <__malloc_unlock+0x8>)
 800bb2e:	f000 b88a 	b.w	800bc46 <__retarget_lock_release_recursive>
 800bb32:	bf00      	nop
 800bb34:	200050c0 	.word	0x200050c0

0800bb38 <memset>:
 800bb38:	4402      	add	r2, r0
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d100      	bne.n	800bb42 <memset+0xa>
 800bb40:	4770      	bx	lr
 800bb42:	f803 1b01 	strb.w	r1, [r3], #1
 800bb46:	e7f9      	b.n	800bb3c <memset+0x4>

0800bb48 <_raise_r>:
 800bb48:	291f      	cmp	r1, #31
 800bb4a:	b538      	push	{r3, r4, r5, lr}
 800bb4c:	4605      	mov	r5, r0
 800bb4e:	460c      	mov	r4, r1
 800bb50:	d904      	bls.n	800bb5c <_raise_r+0x14>
 800bb52:	2316      	movs	r3, #22
 800bb54:	6003      	str	r3, [r0, #0]
 800bb56:	f04f 30ff 	mov.w	r0, #4294967295
 800bb5a:	bd38      	pop	{r3, r4, r5, pc}
 800bb5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bb5e:	b112      	cbz	r2, 800bb66 <_raise_r+0x1e>
 800bb60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb64:	b94b      	cbnz	r3, 800bb7a <_raise_r+0x32>
 800bb66:	4628      	mov	r0, r5
 800bb68:	f000 f830 	bl	800bbcc <_getpid_r>
 800bb6c:	4622      	mov	r2, r4
 800bb6e:	4601      	mov	r1, r0
 800bb70:	4628      	mov	r0, r5
 800bb72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb76:	f000 b817 	b.w	800bba8 <_kill_r>
 800bb7a:	2b01      	cmp	r3, #1
 800bb7c:	d00a      	beq.n	800bb94 <_raise_r+0x4c>
 800bb7e:	1c59      	adds	r1, r3, #1
 800bb80:	d103      	bne.n	800bb8a <_raise_r+0x42>
 800bb82:	2316      	movs	r3, #22
 800bb84:	6003      	str	r3, [r0, #0]
 800bb86:	2001      	movs	r0, #1
 800bb88:	e7e7      	b.n	800bb5a <_raise_r+0x12>
 800bb8a:	2100      	movs	r1, #0
 800bb8c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bb90:	4620      	mov	r0, r4
 800bb92:	4798      	blx	r3
 800bb94:	2000      	movs	r0, #0
 800bb96:	e7e0      	b.n	800bb5a <_raise_r+0x12>

0800bb98 <raise>:
 800bb98:	4b02      	ldr	r3, [pc, #8]	@ (800bba4 <raise+0xc>)
 800bb9a:	4601      	mov	r1, r0
 800bb9c:	6818      	ldr	r0, [r3, #0]
 800bb9e:	f7ff bfd3 	b.w	800bb48 <_raise_r>
 800bba2:	bf00      	nop
 800bba4:	20000168 	.word	0x20000168

0800bba8 <_kill_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	4d07      	ldr	r5, [pc, #28]	@ (800bbc8 <_kill_r+0x20>)
 800bbac:	2300      	movs	r3, #0
 800bbae:	4604      	mov	r4, r0
 800bbb0:	4608      	mov	r0, r1
 800bbb2:	4611      	mov	r1, r2
 800bbb4:	602b      	str	r3, [r5, #0]
 800bbb6:	f7f6 fbfd 	bl	80023b4 <_kill>
 800bbba:	1c43      	adds	r3, r0, #1
 800bbbc:	d102      	bne.n	800bbc4 <_kill_r+0x1c>
 800bbbe:	682b      	ldr	r3, [r5, #0]
 800bbc0:	b103      	cbz	r3, 800bbc4 <_kill_r+0x1c>
 800bbc2:	6023      	str	r3, [r4, #0]
 800bbc4:	bd38      	pop	{r3, r4, r5, pc}
 800bbc6:	bf00      	nop
 800bbc8:	200050bc 	.word	0x200050bc

0800bbcc <_getpid_r>:
 800bbcc:	f7f6 bbea 	b.w	80023a4 <_getpid>

0800bbd0 <_sbrk_r>:
 800bbd0:	b538      	push	{r3, r4, r5, lr}
 800bbd2:	4d06      	ldr	r5, [pc, #24]	@ (800bbec <_sbrk_r+0x1c>)
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	4604      	mov	r4, r0
 800bbd8:	4608      	mov	r0, r1
 800bbda:	602b      	str	r3, [r5, #0]
 800bbdc:	f7f6 fc06 	bl	80023ec <_sbrk>
 800bbe0:	1c43      	adds	r3, r0, #1
 800bbe2:	d102      	bne.n	800bbea <_sbrk_r+0x1a>
 800bbe4:	682b      	ldr	r3, [r5, #0]
 800bbe6:	b103      	cbz	r3, 800bbea <_sbrk_r+0x1a>
 800bbe8:	6023      	str	r3, [r4, #0]
 800bbea:	bd38      	pop	{r3, r4, r5, pc}
 800bbec:	200050bc 	.word	0x200050bc

0800bbf0 <__errno>:
 800bbf0:	4b01      	ldr	r3, [pc, #4]	@ (800bbf8 <__errno+0x8>)
 800bbf2:	6818      	ldr	r0, [r3, #0]
 800bbf4:	4770      	bx	lr
 800bbf6:	bf00      	nop
 800bbf8:	20000168 	.word	0x20000168

0800bbfc <__libc_init_array>:
 800bbfc:	b570      	push	{r4, r5, r6, lr}
 800bbfe:	4d0d      	ldr	r5, [pc, #52]	@ (800bc34 <__libc_init_array+0x38>)
 800bc00:	4c0d      	ldr	r4, [pc, #52]	@ (800bc38 <__libc_init_array+0x3c>)
 800bc02:	1b64      	subs	r4, r4, r5
 800bc04:	10a4      	asrs	r4, r4, #2
 800bc06:	2600      	movs	r6, #0
 800bc08:	42a6      	cmp	r6, r4
 800bc0a:	d109      	bne.n	800bc20 <__libc_init_array+0x24>
 800bc0c:	4d0b      	ldr	r5, [pc, #44]	@ (800bc3c <__libc_init_array+0x40>)
 800bc0e:	4c0c      	ldr	r4, [pc, #48]	@ (800bc40 <__libc_init_array+0x44>)
 800bc10:	f000 f828 	bl	800bc64 <_init>
 800bc14:	1b64      	subs	r4, r4, r5
 800bc16:	10a4      	asrs	r4, r4, #2
 800bc18:	2600      	movs	r6, #0
 800bc1a:	42a6      	cmp	r6, r4
 800bc1c:	d105      	bne.n	800bc2a <__libc_init_array+0x2e>
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc24:	4798      	blx	r3
 800bc26:	3601      	adds	r6, #1
 800bc28:	e7ee      	b.n	800bc08 <__libc_init_array+0xc>
 800bc2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc2e:	4798      	blx	r3
 800bc30:	3601      	adds	r6, #1
 800bc32:	e7f2      	b.n	800bc1a <__libc_init_array+0x1e>
 800bc34:	0800be14 	.word	0x0800be14
 800bc38:	0800be14 	.word	0x0800be14
 800bc3c:	0800be14 	.word	0x0800be14
 800bc40:	0800be18 	.word	0x0800be18

0800bc44 <__retarget_lock_acquire_recursive>:
 800bc44:	4770      	bx	lr

0800bc46 <__retarget_lock_release_recursive>:
 800bc46:	4770      	bx	lr

0800bc48 <memcpy>:
 800bc48:	440a      	add	r2, r1
 800bc4a:	4291      	cmp	r1, r2
 800bc4c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc50:	d100      	bne.n	800bc54 <memcpy+0xc>
 800bc52:	4770      	bx	lr
 800bc54:	b510      	push	{r4, lr}
 800bc56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc5e:	4291      	cmp	r1, r2
 800bc60:	d1f9      	bne.n	800bc56 <memcpy+0xe>
 800bc62:	bd10      	pop	{r4, pc}

0800bc64 <_init>:
 800bc64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc66:	bf00      	nop
 800bc68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc6a:	bc08      	pop	{r3}
 800bc6c:	469e      	mov	lr, r3
 800bc6e:	4770      	bx	lr

0800bc70 <_fini>:
 800bc70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc72:	bf00      	nop
 800bc74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc76:	bc08      	pop	{r3}
 800bc78:	469e      	mov	lr, r3
 800bc7a:	4770      	bx	lr
