Analysis & Synthesis report for lab2
Wed Jan  4 19:22:04 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component
 15. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated
 16. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_ag6:rdptr_g1p
 17. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_6ub:wrptr_g1p
 18. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|altsyncram_efa1:fifo_ram
 19. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
 20. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10
 21. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp
 22. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13
 23. Parameter Settings for User Entity Instance: Top-level Entity: |domains_intersection
 24. Parameter Settings for User Entity Instance: pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 25. Parameter Settings for User Entity Instance: fifo:u_fifo|dcfifo:dcfifo_component
 26. Parameter Settings for User Entity Instance: receiver:u_receiver
 27. dcfifo Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "pll:u_pll"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan  4 19:22:04 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; lab2                                        ;
; Top-level Entity Name           ; domains_intersection                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 103                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 256                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6         ;                    ;
; Top-level entity name                                                           ; domains_intersection ; lab2               ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; rtl/receiver.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv             ;         ;
; rtl/domains_intersection.sv      ; yes             ; User SystemVerilog HDL File  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv ;         ;
; rtl/sender.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv               ;         ;
; de0_nano_soc_baseline.v          ; yes             ; User Verilog HDL File        ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v     ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll.v                       ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File        ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v              ; pll     ;
; ip/fifo.v                        ; yes             ; User Wizard-Generated File   ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v                   ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/altera_pll.v                                     ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/dcfifo.tdf                                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/lpm_counter.inc                                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/a_graycounter.inc                                ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/a_fefifo.inc                                     ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/a_gray2bin.inc                                   ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/dffpipe.inc                                      ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/alt_sync_fifo.inc                                ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/lpm_compare.inc                                  ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/altsyncram_fifo.inc                              ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; d:/intel/quartus/libraries/megafunctions/aglobal211.inc                                   ;         ;
; db/dcfifo_mfl1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf          ;         ;
; db/a_graycounter_ag6.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/a_graycounter_ag6.tdf    ;         ;
; db/a_graycounter_6ub.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/a_graycounter_6ub.tdf    ;         ;
; db/altsyncram_efa1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/altsyncram_efa1.tdf      ;         ;
; db/alt_synch_pipe_e9l.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_e9l.tdf   ;         ;
; db/dffpipe_vu8.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dffpipe_vu8.tdf          ;         ;
; db/alt_synch_pipe_f9l.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_f9l.tdf   ;         ;
; db/dffpipe_0v8.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dffpipe_0v8.tdf          ;         ;
; db/cmpr_uu5.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/cmpr_uu5.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 60                                                                 ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 77                                                                 ;
;     -- 7 input functions                    ; 0                                                                  ;
;     -- 6 input functions                    ; 18                                                                 ;
;     -- 5 input functions                    ; 6                                                                  ;
;     -- 4 input functions                    ; 8                                                                  ;
;     -- <=3 input functions                  ; 45                                                                 ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 103                                                                ;
;                                             ;                                                                    ;
; I/O pins                                    ; 11                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 256                                                                ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 2                                                                  ;
;     -- PLLs                                 ; 2                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 75                                                                 ;
; Total fan-out                               ; 736                                                                ;
; Average fan-out                             ; 3.47                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |domains_intersection                     ; 77 (1)              ; 103 (0)                   ; 256               ; 0          ; 11   ; 0            ; |domains_intersection                                                                                                                 ; domains_intersection ; work         ;
;    |fifo:u_fifo|                          ; 27 (0)              ; 56 (0)                    ; 256               ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo                                                                                                     ; fifo                 ; work         ;
;       |dcfifo:dcfifo_component|           ; 27 (0)              ; 56 (0)                    ; 256               ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo               ; work         ;
;          |dcfifo_mfl1:auto_generated|     ; 27 (5)              ; 56 (18)                   ; 256               ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated                                                  ; dcfifo_mfl1          ; work         ;
;             |a_graycounter_6ub:wrptr_g1p| ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_6ub:wrptr_g1p                      ; a_graycounter_6ub    ; work         ;
;             |a_graycounter_ag6:rdptr_g1p| ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_ag6:rdptr_g1p                      ; a_graycounter_ag6    ; work         ;
;             |alt_synch_pipe_e9l:rs_dgwp|  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                       ; alt_synch_pipe_e9l   ; work         ;
;                |dffpipe_vu8:dffpipe10|    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10 ; dffpipe_vu8          ; work         ;
;             |alt_synch_pipe_f9l:ws_dgrp|  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                       ; alt_synch_pipe_f9l   ; work         ;
;                |dffpipe_0v8:dffpipe13|    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13 ; dffpipe_0v8          ; work         ;
;             |altsyncram_efa1:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|altsyncram_efa1:fifo_ram                         ; altsyncram_efa1      ; work         ;
;             |cmpr_uu5:rdempty_eq_comp|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|cmpr_uu5:rdempty_eq_comp                         ; cmpr_uu5             ; work         ;
;             |cmpr_uu5:wrfull_eq_comp|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|cmpr_uu5:wrfull_eq_comp                          ; cmpr_uu5             ; work         ;
;    |pll:u_pll|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|pll:u_pll                                                                                                       ; pll                  ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|pll:u_pll|pll_0002:pll_inst                                                                                     ; pll_0002             ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                             ; altera_pll           ; work         ;
;    |receiver:u_receiver|                  ; 41 (41)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|receiver:u_receiver                                                                                             ; receiver             ; work         ;
;    |sender:u_sender|                      ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |domains_intersection|sender:u_sender                                                                                                 ; sender               ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|altsyncram_efa1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |domains_intersection|fifo:u_fifo ; ip/fifo.v       ;
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |domains_intersection|pll:u_pll   ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[5] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 24                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 103   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                    ;
+-------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------+---------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter5a0 ; 7       ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0 ; 6       ;
; Total number of inverted registers = 2                                                                ;         ;
+-------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |domains_intersection|sender:u_sender|counter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------+
; Assignment                      ; Value ; From ; To        ;
+---------------------------------+-------+------+-----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -         ;
+---------------------------------+-------+------+-----------+


+---------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------+
; Assignment                            ; Value ; From ; To                             ;
+---------------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                        ;
+---------------------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_ag6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_6ub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|altsyncram_efa1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |domains_intersection ;
+----------------------+-------+-------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                  ;
+----------------------+-------+-------------------------------------------------------+
; RECEIVER_IDLE_CYCLES ; 1     ; Signed Integer                                        ;
+----------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 199.000000 MHz         ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 49.750000 MHz          ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:u_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------+
; Parameter Name          ; Value       ; Type                                     ;
+-------------------------+-------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                           ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                           ;
; LPM_WIDTHU              ; 5           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                  ;
; USE_EAB                 ; ON          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_mfl1 ; Untyped                                  ;
+-------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:u_receiver ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IDLE_CYCLES    ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                     ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 1                                   ;
; Entity Instance            ; fifo:u_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                          ;
;     -- LPM_WIDTH           ; 8                                   ;
;     -- LPM_NUMWORDS        ; 32                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                 ;
;     -- USE_EAB             ; ON                                  ;
+----------------------------+-------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:u_pll"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 103                         ;
;     CLR               ; 15                          ;
;     ENA               ; 14                          ;
;     ENA CLR SCLR      ; 32                          ;
;     plain             ; 42                          ;
; arriav_lcell_comb     ; 77                          ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     normal            ; 45                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 18                          ;
; boundary_port         ; 11                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Wed Jan  4 19:21:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keypress_detector.sv
    Info (12023): Found entity 1: keypress_detector File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/keypress_detector.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sim/tb_domains_intersection.sv
    Info (12023): Found entity 1: tb_domains_intersection File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_domains_intersection.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/receiver.sv
    Info (12023): Found entity 1: receiver File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/domains_intersection.sv
    Info (12023): Found entity 1: domains_intersection File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sim/tb_sender.sv
    Info (12023): Found entity 1: tb_sender File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_sender.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sender.sv
    Info (12023): Found entity 1: sender File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sim/tb_pll.sv
    Info (12023): Found entity 1: tb_pll File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_pll.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v
    Info (12023): Found entity 1: de0_nano_soc_baseline File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/fifo.v
    Info (12023): Found entity 1: fifo File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v Line: 40
Info (12127): Elaborating entity "domains_intersection" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv Line: 39
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:u_pll|pll_0002:pll_inst" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "199.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "49.750000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sender" for hierarchy "sender:u_sender" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv Line: 51
Warning (10230): Verilog HDL assignment warning at sender.sv(47): truncated value with size 8 to match size of target (4) File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv Line: 47
Warning (10230): Verilog HDL assignment warning at sender.sv(65): truncated value with size 8 to match size of target (4) File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv Line: 65
Warning (10230): Verilog HDL assignment warning at sender.sv(69): truncated value with size 32 to match size of target (4) File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv Line: 69
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:u_fifo" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv Line: 62
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo:u_fifo|dcfifo:dcfifo_component" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v Line: 80
Info (12133): Instantiated megafunction "fifo:u_fifo|dcfifo:dcfifo_component" with the following parameter: File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mfl1.tdf
    Info (12023): Found entity 1: dcfifo_mfl1 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_mfl1" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated" File: d:/intel/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ag6.tdf
    Info (12023): Found entity 1: a_graycounter_ag6 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/a_graycounter_ag6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ag6" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_ag6:rdptr_g1p" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6ub.tdf
    Info (12023): Found entity 1: a_graycounter_6ub File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/a_graycounter_6ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6ub" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|a_graycounter_6ub:wrptr_g1p" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efa1.tdf
    Info (12023): Found entity 1: altsyncram_efa1 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/altsyncram_efa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_efa1" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|altsyncram_efa1:fifo_ram" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_e9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dffpipe_vu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_e9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f9l File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_f9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_f9l" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_f9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_mfl1:auto_generated|cmpr_uu5:rdempty_eq_comp" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf Line: 60
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:u_receiver" File: D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/output_files/lab2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 146 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 125 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Wed Jan  4 19:22:04 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/output_files/lab2.map.smsg.


