/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [16:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  reg [4:0] celloutsig_0_63z;
  reg [34:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [41:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_8z | ~(celloutsig_0_30z);
  assign celloutsig_0_72z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_1_14z = in_data[175] | ~(celloutsig_1_11z);
  assign celloutsig_0_28z = celloutsig_0_10z | ~(celloutsig_0_17z[3]);
  assign celloutsig_0_41z = celloutsig_0_22z ^ celloutsig_0_10z;
  assign celloutsig_0_53z = celloutsig_0_16z ^ celloutsig_0_12z;
  assign celloutsig_0_61z = celloutsig_0_7z ^ celloutsig_0_6z;
  assign celloutsig_0_73z = celloutsig_0_68z[15] ^ celloutsig_0_16z;
  assign celloutsig_0_8z = in_data[85] ^ celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[116] ^ in_data[190];
  assign celloutsig_1_2z = celloutsig_1_1z[23] ^ in_data[173];
  assign celloutsig_1_5z = in_data[142] ^ celloutsig_1_4z;
  assign celloutsig_1_10z = celloutsig_1_1z[13] ^ celloutsig_1_4z;
  assign celloutsig_0_18z = celloutsig_0_14z ^ celloutsig_0_15z;
  assign celloutsig_0_46z = ~(celloutsig_0_18z ^ celloutsig_0_29z[3]);
  assign celloutsig_0_54z = ~(celloutsig_0_48z ^ celloutsig_0_12z);
  assign celloutsig_0_56z = ~(celloutsig_0_53z ^ celloutsig_0_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ celloutsig_1_3z);
  assign celloutsig_0_26z = ~(celloutsig_0_12z ^ celloutsig_0_17z[1]);
  assign celloutsig_0_35z = { celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_12z } / { 1'h1, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_58z = { celloutsig_0_9z, celloutsig_0_48z, celloutsig_0_50z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_53z, celloutsig_0_56z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_50z, celloutsig_0_3z } / { 1'h1, celloutsig_0_11z[5:0], celloutsig_0_50z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_50z, celloutsig_0_52z, celloutsig_0_5z, celloutsig_0_49z, celloutsig_0_42z, celloutsig_0_42z };
  assign celloutsig_0_84z = { celloutsig_0_22z, celloutsig_0_72z, celloutsig_0_73z, celloutsig_0_78z } / { 1'h1, celloutsig_0_63z[1:0], celloutsig_0_41z };
  assign celloutsig_1_1z = { in_data[160:120], celloutsig_1_0z } / { 1'h1, in_data[140:100] };
  assign celloutsig_1_13z = { celloutsig_1_1z[33:25], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z } / { 1'h1, celloutsig_1_1z[17:11], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_15z } / { 1'h1, celloutsig_1_13z[12:11], celloutsig_1_11z, in_data[96] };
  assign celloutsig_0_17z = { in_data[51:49], celloutsig_0_14z, celloutsig_0_5z } / { 1'h1, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_17z[3:0], celloutsig_0_9z } / { 1'h1, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_3z = ! { in_data[88:74], celloutsig_0_2z };
  assign celloutsig_0_4z = ! { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_50z = ! { celloutsig_0_35z[2:1], celloutsig_0_49z, celloutsig_0_2z };
  assign celloutsig_1_9z = ! { celloutsig_1_1z[25:19], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_13z = ! { in_data[36:18], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = ! { in_data[68:66], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_22z = ! { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[42:40] < in_data[22:20];
  assign celloutsig_0_5z = { in_data[29:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } < { in_data[62:29], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = { in_data[87:76], celloutsig_0_5z } < in_data[57:45];
  assign celloutsig_1_3z = { celloutsig_1_1z[7:5], celloutsig_1_0z } < in_data[136:133];
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z } < { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[88:67], celloutsig_0_0z } < { in_data[64:43], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_10z } < in_data[23:19];
  assign celloutsig_0_33z = | { celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_38z = | { celloutsig_0_29z[0], celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_42z = | { celloutsig_0_35z[0], celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_44z = | { celloutsig_0_11z[7:3], celloutsig_0_6z, celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_39z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_43z };
  assign celloutsig_0_45z = | { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_10z };
  assign celloutsig_0_47z = | { in_data[4:3], celloutsig_0_6z };
  assign celloutsig_0_55z = | { celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_49z, celloutsig_0_18z, celloutsig_0_54z, celloutsig_0_45z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_7z = | { in_data[69:67], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_15z = | { celloutsig_0_11z[7:3], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_39z = celloutsig_0_9z & celloutsig_0_28z;
  assign celloutsig_0_43z = celloutsig_0_30z & celloutsig_0_17z[0];
  assign celloutsig_0_78z = celloutsig_0_16z & celloutsig_0_75z;
  assign celloutsig_1_4z = celloutsig_1_1z[9] & celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_6z & celloutsig_0_0z;
  assign celloutsig_1_12z = celloutsig_1_8z & celloutsig_1_11z;
  assign celloutsig_0_30z = celloutsig_0_18z & celloutsig_0_23z;
  assign celloutsig_0_48z = ^ { celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_49z = ^ { celloutsig_0_46z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_45z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_0_6z = ^ { in_data[82:68], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_16z = ^ { celloutsig_0_11z[6:2], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_23z = ^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_15z, 1'h1, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_63z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_63z = { in_data[23:22], celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_50z };
  always_latch
    if (clkin_data[64]) celloutsig_0_68z = 35'h000000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_68z = { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_58z, 1'h1, celloutsig_0_47z, celloutsig_0_25z, celloutsig_0_54z, celloutsig_0_35z, celloutsig_0_29z };
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 9'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_11z = { in_data[48:42], celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_32z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_3z, 1'h1, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_40z = ~((celloutsig_0_4z & celloutsig_0_14z) | (celloutsig_0_29z[2] & celloutsig_0_9z));
  assign celloutsig_0_52z = ~((celloutsig_0_30z & celloutsig_0_10z) | (1'h1 & celloutsig_0_38z));
  assign celloutsig_0_75z = ~((celloutsig_0_25z & celloutsig_0_29z[1]) | (celloutsig_0_41z & celloutsig_0_55z));
  assign celloutsig_0_85z = ~((celloutsig_0_61z & celloutsig_0_1z) | (celloutsig_0_47z & celloutsig_0_28z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_5z) | (celloutsig_1_4z & celloutsig_1_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_5z) | (in_data[138] & celloutsig_1_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_8z & celloutsig_1_8z) | (celloutsig_1_4z & celloutsig_1_8z));
  assign celloutsig_1_15z = ~((celloutsig_1_13z[1] & celloutsig_1_9z) | (celloutsig_1_10z & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_7z) | (celloutsig_1_4z & celloutsig_1_0z));
  assign celloutsig_0_20z = ~((celloutsig_0_2z & celloutsig_0_0z) | (celloutsig_0_11z[1] & celloutsig_0_1z));
  assign celloutsig_0_24z = ~((celloutsig_0_11z[4] & celloutsig_0_10z) | (celloutsig_0_14z & celloutsig_0_12z));
  assign celloutsig_0_2z = ~((in_data[75] & celloutsig_0_0z) | (in_data[87] & celloutsig_0_0z));
  assign celloutsig_0_27z = ~((celloutsig_0_10z & celloutsig_0_25z) | (celloutsig_0_14z & celloutsig_0_13z));
  assign { out_data[128], out_data[100:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
