$date
	Fri Jun 30 11:08:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module lut_tb $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var integer 32 & i [31:0] $end
$var integer 32 ' write_data [31:0] $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var reg 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000000000000000000000011 '
b0 &
0%
0$
0#
0"
0!
$end
#200
1%
b1 &
#400
1$
0%
b10 &
#600
1%
b11 &
#800
1#
0$
0%
b100 &
#1000
1%
b101 &
#1200
1$
0%
b110 &
#1400
1%
b111 &
#1600
1!
1"
0#
0$
0%
b1000 &
#1800
0!
1%
b1001 &
#2000
1$
0%
b1010 &
#2200
1%
b1011 &
#2400
1#
0$
0%
b1100 &
#2600
1!
1%
b1101 &
#2800
1$
0%
b1110 &
#3000
1%
b1111 &
#3200
b10000 &
