########################
# run yosys config
########################

# setup the circuits
circuits_dir=regression_test/benchmark/_VERILOG/keywords/

# circuits' name
<<<<<<< HEAD
circuit_list_add=and/*.vh
=======
circuit_list_add=and/*.v
>>>>>>> a741f2d1d... keywords
