#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 17 05:32:26 2020
# Process ID: 13945
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:sample_generator:1.0 sample_generator_0
endgroup
delete_bd_objs [get_bd_intf_nets SEND2MMAP_AXIS_1]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins sample_generator_0/s_axis_aclk] [get_bd_pins sample_generator_0/m_axis_aclk]
connect_bd_net [get_bd_pins sample_generator_0/s_axis_aresetn] [get_bd_pins sample_generator_0/m_axis_aresetn]
connect_bd_net [get_bd_pins sample_generator_0/m_axis_aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins sample_generator_0/s_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
startgroup
make_bd_pins_external  [get_bd_pins sample_generator_0/FrameSize]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins sample_generator_0/En]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins sample_generator_0/AXI_En]
endgroup
connect_bd_intf_net [get_bd_intf_ports SEND2MMAP_AXIS] [get_bd_intf_pins sample_generator_0/S_AXIS]
validate_bd_design
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name sample_generator_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/sample_generator_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/sample_generator_1.0/component.xml
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_intf_nets sample_generator_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
ipx::edit_ip_in_project -upgrade true -name sample_generator_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/sample_generator_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/sample_generator_1.0/component.xml
update_compile_order -fileset sources_1
close_project
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets SEND2MMAP_AXIS_1]
ipx::edit_ip_in_project -upgrade true -name sample_generator_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/sample_generator_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/sample_generator_1.0/component.xml
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_intf_nets sample_generator_0_M_AXIS]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
endgroup
set_property CONFIG.ASSOCIATED_BUSIF {SEND2MMAP_AXIS:S_AXIS_S2MM_0} [get_bd_ports /CLK]
ipx::edit_ip_in_project -upgrade true -name sample_generator_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/sample_generator_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/sample_generator_1.0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core /home/rsaradhy/Work/trenz/mycores/ip_repo/sample_generator_1.0/component.xml
close_project
delete_bd_objs [get_bd_intf_nets S_AXIS_S2MM_0_1]
delete_bd_objs [get_bd_intf_ports S_AXIS_S2MM_0]
connect_bd_intf_net [get_bd_intf_ports SEND2MMAP_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {-284 89} [get_bd_intf_ports SEND2MMAP_AXIS]
set_property location {-286 74} [get_bd_intf_ports SEND2MMAP_AXIS]
undo
redo
set_property location {-372 67} [get_bd_intf_ports SEND2MMAP_AXIS]
delete_bd_objs [get_bd_intf_nets SEND2MMAP_AXIS_1] [get_bd_intf_ports SEND2MMAP_AXIS]
startgroup
create_bd_port -dir I -from 31 -to 0 s_axis_s2mm_tdata
connect_bd_net [get_bd_pins /axi_dma_0/s_axis_s2mm_tdata] [get_bd_ports s_axis_s2mm_tdata]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 s_axis_s2mm_tkeep
connect_bd_net [get_bd_pins /axi_dma_0/s_axis_s2mm_tkeep] [get_bd_ports s_axis_s2mm_tkeep]
endgroup
startgroup
create_bd_port -dir I s_axis_s2mm_tlast
connect_bd_net [get_bd_pins /axi_dma_0/s_axis_s2mm_tlast] [get_bd_ports s_axis_s2mm_tlast]
endgroup
startgroup
create_bd_port -dir O s_axis_s2mm_tready
connect_bd_net [get_bd_pins /axi_dma_0/s_axis_s2mm_tready] [get_bd_ports s_axis_s2mm_tready]
endgroup
startgroup
create_bd_port -dir I s_axis_s2mm_tvalid
connect_bd_net [get_bd_pins /axi_dma_0/s_axis_s2mm_tvalid] [get_bd_ports s_axis_s2mm_tvalid]
endgroup
regenerate_bd_layout -routing
set_property location {-79 243} [get_bd_ports s_axis_s2mm_tready]
validate_bd_design
regenerate_bd_layout -routing
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
endgroup
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
delete_bd_objs [get_bd_nets FrameSize_0_1] [get_bd_nets En_0_1] [get_bd_nets AXI_En_0_1] [get_bd_cells sample_generator_0]
delete_bd_objs [get_bd_ports AXI_En_0]
delete_bd_objs [get_bd_ports FrameSize_0]
delete_bd_objs [get_bd_ports En_0]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
delete_bd_objs [get_bd_intf_nets S_AXIS_S2MM_0_1] [get_bd_intf_ports S_AXIS_S2MM_0]
validate_bd_design
set_property location {-27 192} [get_bd_ports s_axis_s2mm_tvalid]
set_property location {-27 195} [get_bd_ports s_axis_s2mm_tready]
set_property location {-29 224} [get_bd_ports s_axis_s2mm_tvalid]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
delete_bd_objs [get_bd_nets s_axis_s2mm_tdata_1]
delete_bd_objs [get_bd_ports s_axis_s2mm_tdata]
delete_bd_objs [get_bd_nets s_axis_s2mm_tkeep_1] [get_bd_ports s_axis_s2mm_tkeep]
delete_bd_objs [get_bd_nets s_axis_s2mm_tlast_1] [get_bd_ports s_axis_s2mm_tlast]
delete_bd_objs [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_ports s_axis_s2mm_tready]
delete_bd_objs [get_bd_nets s_axis_s2mm_tvalid_1] [get_bd_ports s_axis_s2mm_tvalid]
ipx::open_ipxact_file /home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/interfaces/axis_v1_0/axis.xml
ipx::unload_abstraction_definition /home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/interfaces/axis_v1_0/axis_rtl.xml
ipx::unload_bus_definition /home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/interfaces/axis_v1_0/axis.xml
create_peripheral user.org user AXIS_distributor 1.0 -dir /home/rsaradhy/Work/trenz/vivado/ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core user.org:user:AXIS_distributor:1.0]
generate_peripheral [ipx::find_open_core user.org:user:AXIS_distributor:1.0]
write_peripheral [ipx::find_open_core user.org:user:AXIS_distributor:1.0]
set_property  ip_repo_paths  {/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 /home/rsaradhy/Work/trenz/mycores} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:AXIS_distributor:1.0 AXIS_distributor_0
endgroup
connect_bd_intf_net [get_bd_intf_pins AXIS_distributor_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins AXIS_distributor_0/m00_axis_aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXIS_distributor_0/m00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
delete_bd_objs [get_bd_intf_nets AXIS_distributor_0_M00_AXIS] [get_bd_cells AXIS_distributor_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axi_data_fifo_0]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  {/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 /home/rsaradhy/Work/trenz/mycores /home/rsaradhy/Work/trenz/mycores/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 /home/rsaradhy/Work/trenz/mycores} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 /home/rsaradhy/Work/trenz/mycores/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 /home/rsaradhy/Work/trenz/mycores/ip_repo/data_transfer_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0 /home/rsaradhy/Work/trenz/mycores/ip_repo} [current_project]
update_ip_catalog
save_bd_design
