design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer-25/CUP/openlane/tmnt,top_asic,23_09_05_20_19,flow completed,0h17m25s0ms,0h14m47s0ms,94167.79749889387,0.195034826,47083.89874944693,51.37,-1,1162.55,7670,0,0,0,0,0,0,0,1,1,0,-1,-1,298380,73561,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,171156018.0,0.0,43.72,43.82,11.66,13.66,1.54,8895,14069,523,5697,0,0,0,10164,182,269,320,482,1028,1373,123,925,1340,1322,34,6374,2528,3667,6040,9183,27792,180352.97280000002,-1,-1,-1,0.00195,0.00145,5.74e-08,-1,-1,-1,7.530000000000001,100.0,10.0,100,1,50,153.18,153.6,0.3,1,10,0.6,1,sky130_fd_sc_hd,AREA 0
