begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright 2013 EukrÃ©a Electromatique<denis@eukrea.com>  * Based on imx35-pinfunc.h in the same directory Which is:  * Copyright 2013 Freescale Semiconductor, Inc.  *  * This program is free software; you can redistribute it and/or modify  * it under the terms of the GNU General Public License version 2 as  * published by the Free Software Foundation.  *  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__DTS_IMX25_PINFUNC_H
end_ifndef

begin_define
define|#
directive|define
name|__DTS_IMX25_PINFUNC_H
end_define

begin_comment
comment|/*  * The pin function ID is a tuple of  *<mux_reg conf_reg input_reg mux_mode input_val>  */
end_comment

begin_define
define|#
directive|define
name|MX25_PAD_TDO__TDO
value|0x000 0x3e8 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A10__A10
value|0x008 0x000 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A10__GPIO_4_0
value|0x008 0x000 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A13__A13
value|0x00c 0x22C 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A13__GPIO_4_1
value|0x00c 0x22C 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A13__LCDC_CLS
value|0x00c 0x22C 0x000 0x07 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A14__A14
value|0x010 0x230 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A14__GPIO_2_0
value|0x010 0x230 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A14__SIM1_CLK1
value|0x010 0x230 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A14__LCDC_SPL
value|0x010 0x230 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A15__A15
value|0x014 0x234 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A15__GPIO_2_1
value|0x014 0x234 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A15__SIM1_RST1
value|0x014 0x234 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A15__LCDC_PS
value|0x014 0x234 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A16__A16
value|0x018 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A16__GPIO_2_2
value|0x018 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A16__SIM1_VEN1
value|0x018 0x000 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A16__LCDC_REV
value|0x018 0x000 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A17__A17
value|0x01c 0x238 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A17__GPIO_2_3
value|0x01c 0x238 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A17__SIM1_TX
value|0x01c 0x238 0x554 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A17__FEC_TX_ERR
value|0x01c 0x238 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A18__A18
value|0x020 0x23c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A18__GPIO_2_4
value|0x020 0x23c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A18__SIM1_PD1
value|0x020 0x23c 0x550 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A18__FEC_COL
value|0x020 0x23c 0x504 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A19__A19
value|0x024 0x240 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A19__GPIO_2_5
value|0x024 0x240 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A19__SIM1_RX1
value|0x024 0x240 0x54c 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A19__FEC_RX_ERR
value|0x024 0x240 0x518 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A20__A20
value|0x028 0x244 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A20__GPIO_2_6
value|0x028 0x244 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A20__SIM2_CLK1
value|0x028 0x244 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A20__FEC_RDATA2
value|0x028 0x244 0x50c 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A21__A21
value|0x02c 0x248 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A21__GPIO_2_7
value|0x02c 0x248 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A21__SIM2_RST1
value|0x02c 0x248 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A21__FEC_RDATA3
value|0x02c 0x248 0x510 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A22__A22
value|0x030 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A22__GPIO_2_8
value|0x030 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A22__FEC_TDATA2
value|0x030 0x000 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A22__SIM2_VEN1
value|0x030 0x000 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A22__FEC_TDATA2
value|0x030 0x000 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A23__A23
value|0x034 0x24c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A23__GPIO_2_9
value|0x034 0x24c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A23__SIM2_TX1
value|0x034 0x24c 0x560 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A23__FEC_TDATA3
value|0x034 0x24c 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A24__A24
value|0x038 0x250 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A24__GPIO_2_10
value|0x038 0x250 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A24__SIM2_PD1
value|0x038 0x250 0x55c 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A24__FEC_RX_CLK
value|0x038 0x250 0x514 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A25__A25
value|0x03c 0x254 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A25__GPIO_2_11
value|0x03c 0x254 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_A25__FEC_CRS
value|0x03c 0x254 0x508 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EB0__EB0
value|0x040 0x258 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EB0__AUD4_TXD
value|0x040 0x258 0x464 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EB0__GPIO_2_12
value|0x040 0x258 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EB1__EB1
value|0x044 0x25c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EB1__AUD4_RXD
value|0x044 0x25c 0x460 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EB1__GPIO_2_13
value|0x044 0x25c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_OE__OE
value|0x048 0x260 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_OE__AUD4_TXC
value|0x048 0x260 0x000 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_OE__GPIO_2_14
value|0x048 0x260 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS0__CS0
value|0x04c 0x000 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS0__GPIO_4_2
value|0x04c 0x000 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS1__CS1
value|0x050 0x000 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS1__NF_CE3
value|0x050 0x000 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS1__GPIO_4_3
value|0x050 0x000 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS4__CS4
value|0x054 0x264 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS4__NF_CE1
value|0x054 0x264 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS4__UART5_CTS
value|0x054 0x264 0x000 0x13 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS4__GPIO_3_20
value|0x054 0x264 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS5__CS5
value|0x058 0x268 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS5__NF_CE2
value|0x058 0x268 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS5__UART5_RTS
value|0x058 0x268 0x574 0x03 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CS5__GPIO_3_21
value|0x058 0x268 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NF_CE0__NF_CE0
value|0x05c 0x26c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NF_CE0__GPIO_3_22
value|0x05c 0x26c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_ECB__ECB
value|0x060 0x270 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_ECB__UART5_TXD
value|0x060 0x270 0x000 0x13 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_ECB__GPIO_3_23
value|0x060 0x270 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LBA__LBA
value|0x064 0x274 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LBA__UART5_RXD
value|0x064 0x274 0x578 0x13 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LBA__GPIO_3_24
value|0x064 0x274 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_BCLK__BCLK
value|0x068 0x000 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_BCLK__GPIO_4_4
value|0x068 0x000 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_RW__RW
value|0x06c 0x278 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_RW__AUD4_TXFS
value|0x06c 0x278 0x474 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_RW__GPIO_3_25
value|0x06c 0x278 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFWE_B__NFWE_B
value|0x070 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFWE_B__GPIO_3_26
value|0x070 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFRE_B__NFRE_B
value|0x074 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFRE_B__GPIO_3_27
value|0x074 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFALE__NFALE
value|0x078 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFALE__GPIO_3_28
value|0x078 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFCLE__NFCLE
value|0x07c 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFCLE__GPIO_3_29
value|0x07c 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFWP_B__NFWP_B
value|0x080 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFWP_B__GPIO_3_30
value|0x080 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFRB__NFRB
value|0x084 0x27c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_NFRB__GPIO_3_31
value|0x084 0x27c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D15__D15
value|0x088 0x280 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D15__LD16
value|0x088 0x280 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D15__GPIO_4_5
value|0x088 0x280 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D15__SDHC1_DAT7
value|0x088 0x280 0x4d8 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D14__D14
value|0x08c 0x284 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D14__LD17
value|0x08c 0x284 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D14__GPIO_4_6
value|0x08c 0x284 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D14__SDHC1_DAT6
value|0x08c 0x284 0x4d4 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D13__D13
value|0x090 0x288 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D13__LD18
value|0x090 0x288 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D13__GPIO_4_7
value|0x090 0x288 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D13__SDHC1_DAT5
value|0x090 0x288 0x4d0 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D12__D12
value|0x094 0x28c 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D12__GPIO_4_8
value|0x094 0x28c 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D12__SDHC1_DAT4
value|0x094 0x28c 0x4cc 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D11__D11
value|0x098 0x290 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D11__GPIO_4_9
value|0x098 0x290 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D11__USBOTG_PWR
value|0x098 0x290 0x000 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D10__D10
value|0x09c 0x294 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D10__GPIO_4_10
value|0x09c 0x294 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D10__USBOTG_OC
value|0x09c 0x294 0x57c 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D9__D9
value|0x0a0 0x298 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D9__GPIO_4_11
value|0x0a0 0x298 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D9__USBH2_PWR
value|0x0a0 0x298 0x000 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D8__D8
value|0x0a4 0x29c 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D8__GPIO_4_12
value|0x0a4 0x29c 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D8__USBH2_OC
value|0x0a4 0x29c 0x580 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D7__D7
value|0x0a8 0x2a0 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D7__GPIO_4_13
value|0x0a8 0x2a0 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D6__D6
value|0x0ac 0x2a4 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D6__GPIO_4_14
value|0x0ac 0x2a4 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D5__D5
value|0x0b0 0x2a8 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D5__GPIO_4_15
value|0x0b0 0x2a8 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D4__D4
value|0x0b4 0x2ac 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D4__GPIO_4_16
value|0x0b4 0x2ac 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D3__D3
value|0x0b8 0x2b0 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D3__GPIO_4_17
value|0x0b8 0x2b0 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D2__D2
value|0x0bc 0x2b4 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D2__GPIO_4_18
value|0x0bc 0x2b4 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D1__D1
value|0x0c0 0x2b8 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D1__GPIO_4_19
value|0x0c0 0x2b8 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D0__D0
value|0x0c4 0x2bc 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_D0__GPIO_4_20
value|0x0c4 0x2bc 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD0__LD0
value|0x0c8 0x2c0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD0__CSI_D0
value|0x0c8 0x2c0 0x488 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD0__GPIO_2_15
value|0x0c8 0x2c0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD1__LD1
value|0x0cc 0x2c4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD1__CSI_D1
value|0x0cc 0x2c4 0x48c 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD1__GPIO_2_16
value|0x0cc 0x2c4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD2__LD2
value|0x0d0 0x2c8 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD2__GPIO_2_17
value|0x0d0 0x2c8 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD3__LD3
value|0x0d4 0x2cc 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD3__GPIO_2_18
value|0x0d4 0x2cc 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD4__LD4
value|0x0d8 0x2d0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD4__GPIO_2_19
value|0x0d8 0x2d0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD5__LD5
value|0x0dc 0x2d4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD5__GPIO_1_19
value|0x0dc 0x2d4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD6__LD6
value|0x0e0 0x2d8 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD6__GPIO_1_20
value|0x0e0 0x2d8 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD7__LD7
value|0x0e4 0x2dc 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD7__GPIO_1_21
value|0x0e4 0x2dc 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD8__LD8
value|0x0e8 0x2e0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD8__UART4_RXD
value|0x0e8 0x2e0 0x570 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD8__FEC_TX_ERR
value|0x0e8 0x2e0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD8__SDHC2_CMD
value|0x0e8 0x2e0 0x4e0 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD9__LD9
value|0x0ec 0x2e4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD9__UART4_TXD
value|0x0ec 0x2e4 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD9__FEC_COL
value|0x0ec 0x2e4 0x504 0x15 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD9__SDHC2_CLK
value|0x0ec 0x2e4 0x4dc 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD10__LD10
value|0x0f0 0x2e8 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD10__UART4_RTS
value|0x0f0 0x2e8 0x56c 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD10__FEC_RX_ERR
value|0x0f0 0x2e8 0x518 0x05 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD11__LD11
value|0x0f4 0x2ec 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD11__UART4_CTS
value|0x0f4 0x2ec 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD11__FEC_RDATA2
value|0x0f4 0x2ec 0x50c 0x15 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD11__SDHC2_DAT1
value|0x0f4 0x2ec 0x4e8 0x06 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD12__LD12
value|0x0f8 0x2f0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD12__CSPI2_MOSI
value|0x0f8 0x2f0 0x4a0 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD12__FEC_RDATA3
value|0x0f8 0x2f0 0x510 0x15 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD13__LD13
value|0x0fc 0x2f4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD13__CSPI2_MISO
value|0x0fc 0x2f4 0x49c 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD13__FEC_TDATA2
value|0x0fc 0x2f4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD14__LD14
value|0x100 0x2f8 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD14__CSPI2_SCLK
value|0x100 0x2f8 0x494 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD14__FEC_TDATA3
value|0x100 0x2f8 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD15__LD15
value|0x104 0x2fc 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD15__CSPI2_RDY
value|0x104 0x2fc 0x498 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LD15__FEC_RX_CLK
value|0x104 0x2fc 0x514 0x15 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_HSYNC__HSYNC
value|0x108 0x300 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_HSYNC__GPIO_1_22
value|0x108 0x300 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSYNC__VSYNC
value|0x10c 0x304 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSYNC__GPIO_1_23
value|0x10c 0x304 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LSCLK__LSCLK
value|0x110 0x308 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_LSCLK__GPIO_1_24
value|0x110 0x308 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_OE_ACD__OE_ACD
value|0x114 0x30c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_OE_ACD__CSPI2_SS0
value|0x114 0x30c 0x4a4 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_OE_ACD__GPIO_1_25
value|0x114 0x30c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CONTRAST__CONTRAST
value|0x118 0x310 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CONTRAST__CC4
value|0x118 0x310 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CONTRAST__PWM4_PWMO
value|0x118 0x310 0x000 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CONTRAST__FEC_CRS
value|0x118 0x310 0x508 0x15 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CONTRAST__USBH2_PWR
value|0x118 0x310 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_PWM__PWM
value|0x11c 0x314 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_PWM__GPIO_1_26
value|0x11c 0x314 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_PWM__USBH2_OC
value|0x11c 0x314 0x580 0x16 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D2__CSI_D2
value|0x120 0x318 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D2__UART5_RXD
value|0x120 0x318 0x578 0x11 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D2__SIM1_CLK0
value|0x120 0x318 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D2__GPIO_1_27
value|0x120 0x318 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D2__CSPI3_MOSI
value|0x120 0x318 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D3__CSI_D3
value|0x124 0x31c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D3__UART5_TXD
value|0x124 0x31c 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D3__SIM1_RST0
value|0x124 0x31c 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D3__GPIO_1_28
value|0x124 0x31c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D3__CSPI3_MISO
value|0x124 0x31c 0x4b4 0x17 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D4__CSI_D4
value|0x128 0x320 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D4__UART5_RTS
value|0x128 0x320 0x574 0x01 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D4__SIM1_VEN0
value|0x128 0x320 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D4__GPIO_1_29
value|0x128 0x320 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D4__CSPI3_SCLK
value|0x128 0x320 0x000 0x07 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D5__CSI_D5
value|0x12c 0x324 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D5__UART5_CTS
value|0x12c 0x324 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D5__SIM1_TX0
value|0x12c 0x324 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D5__GPIO_1_30
value|0x12c 0x324 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D5__CSPI3_RDY
value|0x12c 0x324 0x000 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D6__CSI_D6
value|0x130 0x328 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D6__SDHC2_CMD
value|0x130 0x328 0x4e0 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D6__SIM1_PD0
value|0x130 0x328 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D6__GPIO_1_31
value|0x130 0x328 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D7__CSI_D7
value|0x134 0x32c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D7__SDHC2_DAT_CLK
value|0x134 0x32C 0x4dc 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D7__GPIO_1_6
value|0x134 0x32c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D8__CSI_D8
value|0x138 0x330 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D8__AUD6_RXC
value|0x138 0x330 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D8__GPIO_1_7
value|0x138 0x330 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D8__CSPI3_SS2
value|0x138 0x330 0x4c4 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D9__CSI_D9
value|0x13c 0x334 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D9__AUD6_RXFS
value|0x13c 0x334 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D9__GPIO_4_21
value|0x13c 0x334 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_D9__CSPI3_SS3
value|0x13c 0x334 0x4c8 0x17 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_MCLK__CSI_MCLK
value|0x140 0x338 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_MCLK__AUD6_TXD
value|0x140 0x338 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_MCLK__SDHC2_DAT0
value|0x140 0x338 0x4e4 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_MCLK__GPIO_1_8
value|0x140 0x338 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_VSYNC__CSI_VSYNC
value|0x144 0x33c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_VSYNC__AUD6_RXD
value|0x144 0x33c 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_VSYNC__SDHC2_DAT1
value|0x144 0x33c 0x4e8 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_VSYNC__GPIO_1_9
value|0x144 0x33c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_HSYNC__CSI_HSYNC
value|0x148 0x340 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_HSYNC__AUD6_TXC
value|0x148 0x340 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_HSYNC__SDHC2_DAT2
value|0x148 0x340 0x4ec 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_HSYNC__GPIO_1_10
value|0x148 0x340 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_PIXCLK__CSI_PIXCLK
value|0x14c 0x344 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_PIXCLK__AUD6_TXFS
value|0x14c 0x344 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_PIXCLK__SDHC2_DAT3
value|0x14c 0x344 0x4f0 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSI_PIXCLK__GPIO_1_11
value|0x14c 0x344 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_I2C1_CLK__I2C1_CLK
value|0x150 0x348 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_I2C1_CLK__GPIO_1_12
value|0x150 0x348 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_I2C1_DAT__I2C1_DAT
value|0x154 0x34c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_I2C1_DAT__GPIO_1_13
value|0x154 0x34c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_MOSI__CSPI1_MOSI
value|0x158 0x350 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_MOSI__UART3_RXD
value|0x158 0x350 0x568 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_MOSI__GPIO_1_14
value|0x158 0x350 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_MISO__CSPI1_MISO
value|0x15c 0x354 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_MISO__UART3_TXD
value|0x15c 0x354 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_MISO__GPIO_1_15
value|0x15c 0x354 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS0__CSPI1_SS0
value|0x160 0x358 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS0__PWM2_PWMO
value|0x160 0x358 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS0__GPIO_1_16
value|0x160 0x358 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS1__CSPI1_SS1
value|0x164 0x35c 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS1__I2C3_DAT
value|0x164 0x35C 0x528 0x01 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS1__UART3_RTS
value|0x164 0x35c 0x000 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SS1__GPIO_1_17
value|0x164 0x35c 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SCLK__CSPI1_SCLK
value|0x168 0x360 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SCLK__UART3_CTS
value|0x168 0x360 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_SCLK__GPIO_1_18
value|0x168 0x360 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_RDY__CSPI1_RDY
value|0x16c 0x364 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CSPI1_RDY__GPIO_2_22
value|0x16c 0x364 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RXD__UART1_RXD
value|0x170 0x368 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RXD__UART2_DTR
value|0x170 0x368 0x000 0x03 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RXD__GPIO_4_22
value|0x170 0x368 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_TXD__UART1_TXD
value|0x174 0x36c 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_TXD__UART2_DSR
value|0x174 0x36c 0x000 0x03 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_TXD__GPIO_4_23
value|0x174 0x36c 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RTS__UART1_RTS
value|0x178 0x370 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RTS__CSI_D0
value|0x178 0x370 0x488 0x01 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RTS__CC3
value|0x178 0x370 0x000 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RTS__UART2_DCD
value|0x178 0x370 0x000 0x03 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_RTS__GPIO_4_24
value|0x178 0x370 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_CTS__UART1_CTS
value|0x17c 0x374 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_CTS__CSI_D1
value|0x17c 0x374 0x48c 0x01 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_CTS__UART2_RI
value|0x17c 0x374 0x000 0x03 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART1_CTS__GPIO_4_25
value|0x17c 0x374 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_RXD__UART2_RXD
value|0x180 0x378 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_RXD__GPIO_4_26
value|0x180 0x378 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_TXD__UART2_TXD
value|0x184 0x37c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_TXD__GPIO_4_27
value|0x184 0x37c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_RTS__UART2_RTS
value|0x188 0x380 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_RTS__FEC_COL
value|0x188 0x380 0x504 0x02 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_RTS__CC1
value|0x188 0x380 0x000 0x03 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_RTS__GPIO_4_28
value|0x188 0x380 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_CTS__UART2_CTS
value|0x18c 0x384 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_CTS__FEC_RX_ERR
value|0x18c 0x384 0x518 0x12 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UART2_CTS__GPIO_4_29
value|0x18c 0x384 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CMD__SD1_CMD
value|0x190 0x388 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CMD__CSPI2_MOSI
value|0x190 0x388 0x4a0 0x11 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CMD__FEC_RDATA2
value|0x190 0x388 0x50c 0x12 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CMD__GPIO_2_23
value|0x190 0x388 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CLK__SD1_CLK
value|0x194 0x38c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CLK__CSPI2_MISO
value|0x194 0x38c 0x49c 0x11 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CLK__FEC_RDATA3
value|0x194 0x38c 0x510 0x12 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_CLK__GPIO_2_24
value|0x194 0x38c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA0__SD1_DATA0
value|0x198 0x390 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA0__CSPI2_SCLK
value|0x198 0x390 0x494 0x11 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA0__GPIO_2_25
value|0x198 0x390 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA1__SD1_DATA1
value|0x19c 0x394 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA1__AUD7_RXD
value|0x19c 0x394 0x478 0x13 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA1__GPIO_2_26
value|0x19c 0x394 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA2__SD1_DATA2
value|0x1a0 0x398 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA2__FEC_RX_CLK
value|0x1a0 0x398 0x514 0x12 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA2__GPIO_2_27
value|0x1a0 0x398 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA3__SD1_DATA3
value|0x1a4 0x39c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA3__FEC_CRS
value|0x1a4 0x39c 0x508 0x12 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_SD1_DATA3__GPIO_2_28
value|0x1a4 0x39c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW0__KPP_ROW0
value|0x1a8 0x3a0 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW0__UART3_RXD
value|0x1a8 0x3a0 0x568 0x01 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW0__UART1_DTR
value|0x1a8 0x3a0 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW0__GPIO_2_29
value|0x1a8 0x3a0 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW1__KPP_ROW1
value|0x1ac 0x3a4 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW1__UART3_TXD
value|0x1ac 0x3a4 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW1__UART1_DSR
value|0x1ac 0x3a4 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW1__GPIO_2_30
value|0x1ac 0x3a4 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW2__KPP_ROW2
value|0x1b0 0x3a8 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW2__UART3_RTS
value|0x1b0 0x3a8 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW2__CSI_D0
value|0x1b0 0x3a8 0x488 0x03 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW2__UART1_DCD
value|0x1b0 0x3a8 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW2__GPIO_2_31
value|0x1b0 0x3a8 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW3__KPP_ROW3
value|0x1b4 0x3ac 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW3__UART3_CTS
value|0x1b4 0x3ac 0x000 0x01 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW3__CSI_D1
value|0x1b4 0x3ac 0x48c 0x03 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW3__UART1_RI
value|0x1b4 0x3ac 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_ROW3__GPIO_3_0
value|0x1b4 0x3ac 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL0__KPP_COL0
value|0x1b8 0x3b0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL0__UART4_RXD
value|0x1b8 0x3b0 0x570 0x11 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL0__AUD5_TXD
value|0x1b8 0x3b0 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL0__GPIO_3_1
value|0x1b8 0x3b0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL1__KPP_COL1
value|0x1bc 0x3b4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL1__UART4_TXD
value|0x1bc 0x3b4 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL1__AUD5_RXD
value|0x1bc 0x3b4 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL1__GPIO_3_2
value|0x1bc 0x3b4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL2__KPP_COL2
value|0x1c0 0x3b8 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL2__UART4_RTS
value|0x1c0 0x3b8 0x56c 0x01 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL2__AUD5_TXC
value|0x1c0 0x3b8 0x000 0x02 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL2__GPIO_3_3
value|0x1c0 0x3b8 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL3__KPP_COL3
value|0x1c4 0x3bc 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL3__UART4_CTS
value|0x1c4 0x3bc 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL3__AUD5_TXFS
value|0x1c4 0x3bc 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_KPP_COL3__GPIO_3_4
value|0x1c4 0x3bc 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_MDC__FEC_MDC
value|0x1c8 0x3c0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_MDC__AUD4_TXD
value|0x1c8 0x3c0 0x464 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_MDC__GPIO_3_5
value|0x1c8 0x3c0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_MDIO__FEC_MDIO
value|0x1cc 0x3c4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_MDIO__AUD4_RXD
value|0x1cc 0x3c4 0x460 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_MDIO__GPIO_3_6
value|0x1cc 0x3c4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TDATA0__FEC_TDATA0
value|0x1d0 0x3c8 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TDATA0__GPIO_3_7
value|0x1d0 0x3c8 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TDATA1__FEC_TDATA1
value|0x1d4 0x3cc 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TDATA1__AUD4_TXFS
value|0x1d4 0x3cc 0x474 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TDATA1__GPIO_3_8
value|0x1d4 0x3cc 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TX_EN__FEC_TX_EN
value|0x1d8 0x3d0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TX_EN__GPIO_3_9
value|0x1d8 0x3d0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RDATA0__FEC_RDATA0
value|0x1dc 0x3d4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RDATA0__GPIO_3_10
value|0x1dc 0x3d4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RDATA1__FEC_RDATA1
value|0x1e0 0x3d8 0x000 0x10 0x000
end_define

begin_comment
comment|/*  * According to the i.MX25 Reference manual (IMX25RM, Rev. 2,  * 01/2011) this is CAN1_TX but that's wrong.  */
end_comment

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RDATA1__CAN2_TX
value|0x1e0 0x3d8 0x000 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RDATA1__GPIO_3_11
value|0x1e0 0x3d8 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RX_DV__FEC_RX_DV
value|0x1e4 0x3dc 0x000 0x10 0x000
end_define

begin_comment
comment|/*  * According to the i.MX25 Reference manual (IMX25RM, Rev. 2,  * 01/2011) this is CAN1_RX but that's wrong.  */
end_comment

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RX_DV__CAN2_RX
value|0x1e4 0x3dc 0x484 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_RX_DV__GPIO_3_12
value|0x1e4 0x3dc 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TX_CLK__FEC_TX_CLK
value|0x1e8 0x3e0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_FEC_TX_CLK__GPIO_3_13
value|0x1e8 0x3e0 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_RTCK__RTCK
value|0x1ec 0x3e4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_RTCK__OWIRE
value|0x1ec 0x3e4 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_RTCK__GPIO_3_14
value|0x1ec 0x3e4 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_DE_B__DE_B
value|0x1f0 0x3ec 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_DE_B__GPIO_2_20
value|0x1f0 0x3ec 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_A__GPIO_A
value|0x1f4 0x3f0 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_A__CAN1_TX
value|0x1f4 0x3f0 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_A__USBOTG_PWR
value|0x1f4 0x3f0 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_B__GPIO_B
value|0x1f8 0x3f4 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_B__USBOTG_OC
value|0x1f8 0x3f4 0x57c 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_B__CAN1_RX
value|0x1f8 0x3f4 0x480 0x16 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_C__GPIO_C
value|0x1fc 0x3f8 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_C__PWM4_PWMO
value|0x1fc 0x3f8 0x000 0x11 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_C__I2C2_SCL
value|0x1fc 0x3f8 0x51c 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_C__KPP_COL4
value|0x1fc 0x3f8 0x52c 0x13 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_C__CAN2_TX
value|0x1fc 0x3f8 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_D__GPIO_D
value|0x200 0x3fc 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_D__I2C2_SDA
value|0x200 0x3fc 0x520 0x12 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_D__CAN2_RX
value|0x200 0x3fc 0x484 0x16 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_E__GPIO_E
value|0x204 0x400 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_E__I2C3_CLK
value|0x204 0x400 0x524 0x11 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_E__LD16
value|0x204 0x400 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_E__AUD7_TXD
value|0x204 0x400 0x000 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_E__UART4_RXD
value|0x204 0x400 0x570 0x16 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_F__GPIO_F
value|0x208 0x404 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_F__LD17
value|0x208 0x404 0x000 0x12 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_F__AUD7_TXC
value|0x208 0x404 0x000 0x14 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_GPIO_F__UART4_TXD
value|0x208 0x404 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EXT_ARMCLK__EXT_ARMCLK
value|0x20c 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_EXT_ARMCLK__GPIO_3_15
value|0x20c 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UPLL_BYPCLK__UPLL_BYPCLK
value|0x210 0x000 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_UPLL_BYPCLK__GPIO_3_16
value|0x210 0x000 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSTBY_REQ__VSTBY_REQ
value|0x214 0x408 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSTBY_REQ__AUD7_TXFS
value|0x214 0x408 0x000 0x04 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSTBY_REQ__GPIO_3_17
value|0x214 0x408 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSTBY_REQ__UART4_RTS
value|0x214 0x408 0x56c 0x06 0x002
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSTBY_ACK__VSTBY_ACK
value|0x218 0x40c 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_VSTBY_ACK__GPIO_3_18
value|0x218 0x40c 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_POWER_FAIL__POWER_FAIL
value|0x21c 0x410 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_POWER_FAIL__AUD7_RXD
value|0x21c 0x410 0x478 0x14 0x001
end_define

begin_define
define|#
directive|define
name|MX25_PAD_POWER_FAIL__GPIO_3_19
value|0x21c 0x410 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_POWER_FAIL__UART4_CTS
value|0x21c 0x410 0x000 0x16 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CLKO__CLKO
value|0x220 0x414 0x000 0x10 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_CLKO__GPIO_2_21
value|0x220 0x414 0x000 0x15 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_BOOT_MODE0__BOOT_MODE0
value|0x224 0x000 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_BOOT_MODE0__GPIO_4_30
value|0x224 0x000 0x000 0x05 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_BOOT_MODE1__BOOT_MODE1
value|0x228 0x000 0x000 0x00 0x000
end_define

begin_define
define|#
directive|define
name|MX25_PAD_BOOT_MODE1__GPIO_4_31
value|0x228 0x000 0x000 0x05 0x000
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* __DTS_IMX25_PINFUNC_H */
end_comment

end_unit

