--------------------------------------------------------------------------------
 Project integration - START (2020-01-05 18:04:39) 
--------------------------------------------------------------------------------
FE snapshot name: DxD
BE snapshot name: T-Branch_layout_temp
Top level block: (2-1-5)
Parameters: FAConstraints,FEWin,
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
 CES synchronization - START (2020-01-05 18:04:39) 
--------------------------------------------------------------------------------
[Ok][Deletion] - [FE->BE] [P: CesNetClass,(Default),(2-1-24)] [O: CesNetClass,40ohm SE,(11-1-24)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesNetClass,PWR_020_MIL,(12-1-24)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesNetClass,CLOCK,(12-2-24)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesNetClass,DP_100_OHM,(12-3-24)]
[Ok][Addition] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesNetClass,Power,(93-1-24)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesClearRule,HS_3W,(12-1-25)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-1-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-2-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-3-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-6-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-7-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-8-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-9-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-10-31)]
[Ok][Deletion] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesC2CClearRule,CesC2CClearRule,(12-11-31)]
[Ok][Addition] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesConstraintClass,DRAM,(92-1-26)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,,(92-1-26)] [O: CesConstraintClass,DRAM_SDCLK,(92-2-26)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,,(92-1-26)] [O: CesConstraintClass,DRAM_BANK1,(92-5-26)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,,(92-1-26)] [O: CesConstraintClass,DRAM_BANK2,(92-7-26)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,,(92-1-26)] [O: CesConstraintClass,DRAM_BANK3,(92-8-26)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,,(92-1-26)] [O: CesConstraintClass,DARM_BANK4,(92-9-26)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,,(92-1-26)] [O: CesConstraintClass,DRAM_ADDR_CTRL,(92-10-26)]
[Ok][Addition] - [FE->BE] [P: CesScheme,,(2-1-37)] [O: CesSchemeNetClassRule,Power,(93-2-38)]
[Ok][Addition] - [FE->BE] [P: CesScheme,,(2-2-37)] [O: CesSchemeNetClassRule,Power,(93-3-38)]
[Ok][Addition] - [FE->BE] [P: CesScheme,,(11-1-37)] [O: CesSchemeNetClassRule,Power,(93-4-38)]
[Ok][Addition] - [FE->BE] [P: CesScheme,,(12-1-37)] [O: CesSchemeNetClassRule,Power,(93-5-38)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-2-38)] [O: CesViaAssign,Through,(93-2-39)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesViaAssign,Through,(93-3-39)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-4-38)] [O: CesViaAssign,Through,(93-4-39)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-5-38)] [O: CesViaAssign,Through,(93-5-39)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_1,(93-2-38)] [O: CesLayerRule,CesLayerRule,(93-5-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_2,(93-2-38)] [O: CesLayerRule,CesLayerRule,(93-6-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_3,(93-2-38)] [O: CesLayerRule,CesLayerRule,(93-7-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_4,(93-2-38)] [O: CesLayerRule,CesLayerRule,(93-8-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_1,(93-3-38)] [O: CesLayerRule,CesLayerRule,(93-9-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_2,(93-3-38)] [O: CesLayerRule,CesLayerRule,(93-10-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_3,(93-3-38)] [O: CesLayerRule,CesLayerRule,(93-11-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_4,(93-3-38)] [O: CesLayerRule,CesLayerRule,(93-12-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_1,(93-4-38)] [O: CesLayerRule,CesLayerRule,(93-13-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_2,(93-4-38)] [O: CesLayerRule,CesLayerRule,(93-14-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_3,(93-4-38)] [O: CesLayerRule,CesLayerRule,(93-15-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_4,(93-4-38)] [O: CesLayerRule,CesLayerRule,(93-16-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_1,(93-5-38)] [O: CesLayerRule,CesLayerRule,(93-17-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_2,(93-5-38)] [O: CesLayerRule,CesLayerRule,(93-18-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_3,(93-5-38)] [O: CesLayerRule,CesLayerRule,(93-19-40)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,SIGNAL_4,(93-5-38)] [O: CesLayerRule,CesLayerRule,(93-20-40)]
[WARNING] - Unexpected combination of states: OS_Modified (12-1-41) -OS_DoesNotExist (0-0-0) 
[WARNING] - Unexpected combination of states: OS_Modified (12-2-41) -OS_DoesNotExist (0-0-0) 
[WARNING] - Unexpected combination of states: OS_Modified (12-3-41) -OS_DoesNotExist (0-0-0) 
[WARNING] - Unexpected combination of states: OS_Modified (12-5-41) -OS_DoesNotExist (0-0-0) 
[Ok][Modification] - [FE->BE] [O: CesPhysicalNet,+1V5,(6-88-49)]
[Ok][Modification] - [FE->BE] [O: CesPhysicalNet,+1V,(39-86-49)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A9,(6-9-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A8,(6-10-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A7,(6-11-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A6,(6-12-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A10,(6-13-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A11,(6-14-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A12,(6-15-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A1,(6-16-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A2,(6-17-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A3,(6-18-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A4,(6-19-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A0,(6-20-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A5,(6-21-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A14,(6-22-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-A13,(6-23-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D2,(6-75-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D1,(6-77-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D5,(6-82-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D4,(6-83-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D3,(6-84-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D0,(6-87-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_WE,(18-16-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_RESET,(18-17-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_CS,(18-18-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_CAS,(18-19-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-BA0,(18-29-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-BA2,(28-1-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D11,(28-2-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_RAS,(28-3-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_CKE,(28-4-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-CK_P,(28-5-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS1_P,(28-6-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D18,(28-7-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D24,(28-8-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D31,(28-9-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D10,(28-10-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS2_N,(28-11-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D25,(28-12-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3_ODT0,(28-13-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS3_N,(28-14-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS1_N,(28-15-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DM0,(28-16-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-CK_N,(28-17-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DM1,(28-18-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-BA1,(28-19-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DM2,(28-20-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DM3,(28-21-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS0_P,(28-22-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS2_P,(28-23-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D15,(28-24-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D23,(28-25-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D27,(28-26-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D8,(28-27-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D13,(28-28-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D21,(28-29-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D14,(28-30-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D19,(28-31-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D6,(28-32-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D22,(28-33-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D9,(28-34-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D28,(28-35-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D7,(28-36-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D16,(28-37-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D20,(28-38-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS3_P,(28-39-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D17,(28-40-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D29,(28-41-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D30,(28-42-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-DQS0_N,(28-43-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D26,(28-44-47)]
[Ok][Modification] - [FE->BE] [O: CesElectricalNet,DDR3-D12,(28-45-47)]

--------------------------------------------------------------------------------
 TOPOLOGY synchronization - START (2020-01-05 18:04:39) 
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
 TOPOLOGY synchronization - END (2020-01-05 18:04:39) 
--------------------------------------------------------------------------------
[Ok][Addition] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesConstraint,DSN_DEF_PROPAGATION_DELAY,(92-1-22)]
[Ok][Addition] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesConstraint,DSN_DEF_DISTANCE_TOL,(92-2-22)]
[Ok][Addition] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesConstraint,DSN_DEF_TIME_TOL,(92-3-22)]
[Ok][Addition] - [FE->BE] [P: CesDesign,CesDesign,(2-1-21)] [O: CesConstraint,DSN_PARALLELISM_MODE,(92-4-22)]
[Ok][Addition] - [FE->BE] [P: CesConstraintClass,(All),(2-1-26)] [O: CesConstraint,ORDER_TYPE,(92-6-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-9-40)] [O: CesConstraint,DIFF_SPACING,(93-122-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-9-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-123-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-9-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-124-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-9-40)] [O: CesConstraint,ROUTE,(93-125-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-9-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-126-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-9-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-127-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-10-40)] [O: CesConstraint,DIFF_SPACING,(93-128-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-10-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-129-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-10-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-130-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-10-40)] [O: CesConstraint,ROUTE,(93-131-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-10-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-132-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-10-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-133-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-11-40)] [O: CesConstraint,DIFF_SPACING,(93-134-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-11-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-135-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-11-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-136-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-11-40)] [O: CesConstraint,ROUTE,(93-137-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-11-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-138-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-11-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-139-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-12-40)] [O: CesConstraint,DIFF_SPACING,(93-140-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-12-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-141-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-12-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-142-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-12-40)] [O: CesConstraint,ROUTE,(93-143-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-12-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-144-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-12-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-145-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,DIFF_SPACING,(93-146-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-147-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-148-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,ROUTE,(93-149-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,TYP_IMPEDANCE,(93-150-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-151-22)]
[Ok][Addition] - [FE->BE] [P: CesSchemeNetClassRule,Power,(93-3-38)] [O: CesConstraint,VIA_ASSIGN,(93-152-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-5-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-153-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-5-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-154-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-5-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-155-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-5-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-156-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-6-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-157-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-6-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-158-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-6-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-159-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-6-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-160-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-7-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-161-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-7-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-162-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-7-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-163-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-7-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-164-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-8-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-165-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-8-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-166-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-8-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-167-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-8-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-168-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-17-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-169-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-17-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-170-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-17-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-171-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-17-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-172-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-18-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-173-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-18-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-174-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-18-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-175-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-18-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-176-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-19-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-177-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-19-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-178-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-19-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-179-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-19-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-180-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-20-40)] [O: CesConstraint,MIN_TRACE_WIDTH,(93-181-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-20-40)] [O: CesConstraint,EXP_TRACE_WIDTH,(93-182-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-20-40)] [O: CesConstraint,TYP_TRACE_WIDTH,(93-183-22)]
[Ok][Addition] - [FE->BE] [P: CesLayerRule,CesLayerRule,(93-20-40)] [O: CesConstraint,TYP_IMPEDANCE,(93-184-22)]
--------------------------------------------------------------------------------
 CES synchronization - END (2020-01-05 18:04:39) 
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
 Project integration - END (2020-01-05 18:04:39) 
--------------------------------------------------------------------------------
