

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
================================================================
* Date:           Fri Jun  7 17:45:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.623 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3569|     3569|  35.690 us|  35.690 us|  3569|  3569|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |     3567|     3567|         5|          1|          1|  3564|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      273|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      209|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      209|      463|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------------+-------------------------------------+---------------------+
    |                Instance                |                Module               |      Expression     |
    +----------------------------------------+-------------------------------------+---------------------+
    |ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1  |ama_addmuladd_8s_4ns_6ns_6ns_12_4_1  |  (i0 + i1) * i2 + i3|
    +----------------------------------------+-------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_361_p2     |         +|   0|  0|  19|          12|           7|
    |add_ln44_2_fu_182_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln44_fu_326_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln46_1_fu_388_p2     |         +|   0|  0|  19|          12|           4|
    |add_ln46_2_fu_289_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln46_fu_229_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln48_fu_283_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln51_fu_413_p2       |         +|   0|  0|  19|          12|           1|
    |grp_fu_434_p00           |         +|   0|  0|  19|          12|          12|
    |and_ln44_fu_223_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_176_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln46_fu_197_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln48_fu_217_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln46_fu_235_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_203_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln44_2_fu_374_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln44_3_fu_332_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln44_4_fu_381_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln44_fu_367_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln46_1_fu_241_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln46_2_fu_249_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln46_3_fu_401_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln46_4_fu_295_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln46_fu_394_p3    |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_211_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 273|         120|         130|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_82                                 |   9|          2|    4|          8|
    |idx_2_fu_78                             |   9|          2|   12|         24|
    |idx_fu_86                               |   9|          2|   12|         24|
    |indvar_flatten15_fu_102                 |   9|          2|   12|         24|
    |indvar_flatten_fu_90                    |   9|          2|    8|         16|
    |indvars_iv456_fu_98                     |   9|          2|   12|         24|
    |j_fu_74                                 |   9|          2|    4|          8|
    |k_fu_94                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  100|        200|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln44_reg_513                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_82                           |   4|   0|    4|          0|
    |icmp_ln46_reg_505                 |   1|   0|    1|          0|
    |idx_2_fu_78                       |  12|   0|   12|          0|
    |idx_fu_86                         |  12|   0|   12|          0|
    |indvar_flatten15_fu_102           |  12|   0|   12|          0|
    |indvar_flatten_fu_90              |   8|   0|    8|          0|
    |indvars_iv456_fu_98               |  12|   0|   12|          0|
    |j_fu_74                           |   4|   0|    4|          0|
    |k_fu_94                           |   6|   0|    6|          0|
    |and_ln44_reg_513                  |  64|  32|    1|          0|
    |icmp_ln46_reg_505                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 209|  64|   83|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|x_in_Addr_A      |  out|   32|        bram|                                                                                x_in|         array|
|x_in_EN_A        |  out|    1|        bram|                                                                                x_in|         array|
|x_in_WEN_A       |  out|    1|        bram|                                                                                x_in|         array|
|x_in_Din_A       |  out|    8|        bram|                                                                                x_in|         array|
|x_in_Dout_A      |   in|    8|        bram|                                                                                x_in|         array|
|tmpx_V_address0  |  out|   12|   ap_memory|                                                                              tmpx_V|         array|
|tmpx_V_ce0       |  out|    1|   ap_memory|                                                                              tmpx_V|         array|
|tmpx_V_we0       |  out|    1|   ap_memory|                                                                              tmpx_V|         array|
|tmpx_V_d0        |  out|    8|   ap_memory|                                                                              tmpx_V|         array|
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_2 = alloca i32 1"   --->   Operation 9 'alloca' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 11 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv456 = alloca i32 1"   --->   Operation 14 'alloca' 'indvars_iv456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten15"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvars_iv456"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %idx"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %idx_2"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i12 %indvar_flatten15" [../../src/tomatrix.cpp:44]   --->   Operation 27 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.82ns)   --->   "%icmp_ln44 = icmp_eq  i12 %indvar_flatten15_load, i12 3564" [../../src/tomatrix.cpp:44]   --->   Operation 28 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%add_ln44_2 = add i12 %indvar_flatten15_load, i12 1" [../../src/tomatrix.cpp:44]   --->   Operation 29 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split13, void %_Z10frommatrixPA9_A44_6ap_intILi8EEPS0_.exit.exitStub" [../../src/tomatrix.cpp:44]   --->   Operation 30 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../src/tomatrix.cpp:48]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../../src/tomatrix.cpp:44]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [../../src/tomatrix.cpp:46]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln46 = icmp_eq  i8 %indvar_flatten_load, i8 81" [../../src/tomatrix.cpp:46]   --->   Operation 34 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.18ns)   --->   "%select_ln44_1 = select i1 %icmp_ln46, i4 0, i4 %i_load" [../../src/tomatrix.cpp:44]   --->   Operation 35 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln46, i1 1" [../../src/tomatrix.cpp:44]   --->   Operation 36 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln48 = icmp_eq  i4 %j_load, i4 9" [../../src/tomatrix.cpp:48]   --->   Operation 37 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln48, i1 %xor_ln44" [../../src/tomatrix.cpp:44]   --->   Operation 38 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.80ns)   --->   "%add_ln46 = add i4 %select_ln44_1, i4 1" [../../src/tomatrix.cpp:46]   --->   Operation 39 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%or_ln46 = or i1 %and_ln44, i1 %icmp_ln46" [../../src/tomatrix.cpp:46]   --->   Operation 40 'or' 'or_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %or_ln46, i4 0, i4 %j_load" [../../src/tomatrix.cpp:46]   --->   Operation 41 'select' 'select_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.18ns)   --->   "%select_ln46_2 = select i1 %and_ln44, i4 %add_ln46, i4 %select_ln44_1" [../../src/tomatrix.cpp:46]   --->   Operation 42 'select' 'select_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %select_ln46_2" [../../src/tomatrix.cpp:50]   --->   Operation 43 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln46_2, i3 0" [../../src/tomatrix.cpp:50]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i7 %tmp" [../../src/tomatrix.cpp:50]   --->   Operation 45 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln50 = add i12 %zext_ln50_1, i12 %zext_ln50" [../../src/tomatrix.cpp:50]   --->   Operation 46 'add' 'add_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i4 %select_ln46_1" [../../src/tomatrix.cpp:50]   --->   Operation 47 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.78ns) (grouped into DSP with root node add_ln50_2)   --->   "%add_ln50_1 = add i12 %add_ln50, i12 %zext_ln50_2" [../../src/tomatrix.cpp:50]   --->   Operation 48 'add' 'add_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [3/3] (1.08ns) (grouped into DSP with root node add_ln50_2)   --->   "%mul_ln50 = mul i12 %add_ln50_1, i12 44" [../../src/tomatrix.cpp:50]   --->   Operation 49 'mul' 'mul_ln50' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.80ns)   --->   "%add_ln48 = add i4 %select_ln46_1, i4 1" [../../src/tomatrix.cpp:48]   --->   Operation 50 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln46_2 = add i8 %indvar_flatten_load, i8 1" [../../src/tomatrix.cpp:46]   --->   Operation 51 'add' 'add_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.40ns)   --->   "%select_ln46_4 = select i1 %icmp_ln46, i8 1, i8 %add_ln46_2" [../../src/tomatrix.cpp:46]   --->   Operation 52 'select' 'select_ln46_4' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln44 = store i12 %add_ln44_2, i12 %indvar_flatten15" [../../src/tomatrix.cpp:44]   --->   Operation 53 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln46 = store i8 %select_ln46_4, i8 %indvar_flatten" [../../src/tomatrix.cpp:46]   --->   Operation 54 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln46 = store i4 %select_ln46_2, i4 %i" [../../src/tomatrix.cpp:46]   --->   Operation 55 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %j" [../../src/tomatrix.cpp:48]   --->   Operation 56 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 57 [2/3] (1.08ns) (grouped into DSP with root node add_ln50_2)   --->   "%mul_ln50 = mul i12 %add_ln50_1, i12 44" [../../src/tomatrix.cpp:50]   --->   Operation 57 'mul' 'mul_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [../../src/tomatrix.cpp:44]   --->   Operation 58 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.84ns)   --->   "%add_ln44 = add i6 %k_load, i6 1" [../../src/tomatrix.cpp:44]   --->   Operation 59 'add' 'add_ln44' <Predicate = (icmp_ln46)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.36ns)   --->   "%select_ln44_3 = select i1 %icmp_ln46, i6 %add_ln44, i6 %k_load" [../../src/tomatrix.cpp:44]   --->   Operation 60 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %select_ln44_3" [../../src/tomatrix.cpp:46]   --->   Operation 61 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln50_2)   --->   "%mul_ln50 = mul i12 %add_ln50_1, i12 44" [../../src/tomatrix.cpp:50]   --->   Operation 62 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln50_2 = add i12 %mul_ln50, i12 %zext_ln46" [../../src/tomatrix.cpp:50]   --->   Operation 63 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln44 = store i6 %select_ln44_3, i6 %k" [../../src/tomatrix.cpp:44]   --->   Operation 64 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 65 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln50_2 = add i12 %mul_ln50, i12 %zext_ln46" [../../src/tomatrix.cpp:50]   --->   Operation 65 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i12 %add_ln50_2" [../../src/tomatrix.cpp:50]   --->   Operation 66 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln50_3" [../../src/tomatrix.cpp:50]   --->   Operation 67 'getelementptr' 'x_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.29ns)   --->   "%x_in_load = load i12 %x_in_addr" [../../src/tomatrix.cpp:50]   --->   Operation 68 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.18>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%idx_2_load = load i12 %idx_2" [../../src/tomatrix.cpp:44]   --->   Operation 69 'load' 'idx_2_load' <Predicate = (!icmp_ln46 & !and_ln44)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%idx_load = load i12 %idx" [../../src/tomatrix.cpp:44]   --->   Operation 70 'load' 'idx_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%indvars_iv456_load = load i12 %indvars_iv456" [../../src/tomatrix.cpp:44]   --->   Operation 71 'load' 'indvars_iv456_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.99ns)   --->   "%add_ln44_1 = add i12 %indvars_iv456_load, i12 81" [../../src/tomatrix.cpp:44]   --->   Operation 72 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3564, i64 3564, i64 3564"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.36ns)   --->   "%select_ln44 = select i1 %icmp_ln46, i12 %add_ln44_1, i12 %idx_load" [../../src/tomatrix.cpp:44]   --->   Operation 75 'select' 'select_ln44' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%select_ln44_2 = select i1 %icmp_ln46, i12 %add_ln44_1, i12 %idx_2_load" [../../src/tomatrix.cpp:44]   --->   Operation 76 'select' 'select_ln44_2' <Predicate = (!and_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.36ns)   --->   "%select_ln44_4 = select i1 %icmp_ln46, i12 %add_ln44_1, i12 %indvars_iv456_load" [../../src/tomatrix.cpp:44]   --->   Operation 77 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.99ns)   --->   "%add_ln46_1 = add i12 %select_ln44, i12 9" [../../src/tomatrix.cpp:46]   --->   Operation 78 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_2_VITIS_LOOP_48_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %and_ln44, i12 %add_ln46_1, i12 %select_ln44_2" [../../src/tomatrix.cpp:46]   --->   Operation 80 'select' 'select_ln46' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.36ns)   --->   "%select_ln46_3 = select i1 %and_ln44, i12 %add_ln46_1, i12 %select_ln44" [../../src/tomatrix.cpp:46]   --->   Operation 81 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i12 %select_ln46" [../../src/tomatrix.cpp:48]   --->   Operation 82 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../src/tomatrix.cpp:43]   --->   Operation 83 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../src/tomatrix.cpp:43]   --->   Operation 84 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (1.29ns)   --->   "%x_in_load = load i12 %x_in_addr" [../../src/tomatrix.cpp:50]   --->   Operation 85 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %zext_ln48" [../../src/tomatrix.cpp:50]   --->   Operation 86 'getelementptr' 'tmpx_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln50 = store i8 %x_in_load, i12 %tmpx_V_addr" [../../src/tomatrix.cpp:50]   --->   Operation 87 'store' 'store_ln50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%add_ln51 = add i12 %select_ln46, i12 1" [../../src/tomatrix.cpp:51]   --->   Operation 88 'add' 'add_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln44 = store i12 %select_ln44_4, i12 %indvars_iv456" [../../src/tomatrix.cpp:44]   --->   Operation 89 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln46 = store i12 %select_ln46_3, i12 %idx" [../../src/tomatrix.cpp:46]   --->   Operation 90 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln51 = store i12 %add_ln51, i12 %idx_2" [../../src/tomatrix.cpp:51]   --->   Operation 91 'store' 'store_ln51' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ tmpx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000]
idx_2                 (alloca           ) [ 011111]
i                     (alloca           ) [ 010000]
idx                   (alloca           ) [ 011111]
indvar_flatten        (alloca           ) [ 010000]
k                     (alloca           ) [ 011100]
indvars_iv456         (alloca           ) [ 011111]
indvar_flatten15      (alloca           ) [ 010000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten15_load (load             ) [ 000000]
icmp_ln44             (icmp             ) [ 011110]
add_ln44_2            (add              ) [ 000000]
br_ln44               (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_load                (load             ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln46             (icmp             ) [ 011111]
select_ln44_1         (select           ) [ 000000]
xor_ln44              (xor              ) [ 000000]
icmp_ln48             (icmp             ) [ 000000]
and_ln44              (and              ) [ 011111]
add_ln46              (add              ) [ 000000]
or_ln46               (or               ) [ 000000]
select_ln46_1         (select           ) [ 000000]
select_ln46_2         (select           ) [ 000000]
zext_ln50             (zext             ) [ 000000]
tmp                   (bitconcatenate   ) [ 000000]
zext_ln50_1           (zext             ) [ 000000]
add_ln50              (add              ) [ 000000]
zext_ln50_2           (zext             ) [ 000000]
add_ln50_1            (add              ) [ 011100]
add_ln48              (add              ) [ 000000]
add_ln46_2            (add              ) [ 000000]
select_ln46_4         (select           ) [ 000000]
store_ln44            (store            ) [ 000000]
store_ln46            (store            ) [ 000000]
store_ln46            (store            ) [ 000000]
store_ln48            (store            ) [ 000000]
k_load                (load             ) [ 000000]
add_ln44              (add              ) [ 000000]
select_ln44_3         (select           ) [ 000000]
zext_ln46             (zext             ) [ 010010]
mul_ln50              (mul              ) [ 010010]
store_ln44            (store            ) [ 000000]
add_ln50_2            (add              ) [ 000000]
zext_ln50_3           (zext             ) [ 000000]
x_in_addr             (getelementptr    ) [ 010001]
idx_2_load            (load             ) [ 000000]
idx_load              (load             ) [ 000000]
indvars_iv456_load    (load             ) [ 000000]
add_ln44_1            (add              ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
empty                 (speclooptripcount) [ 000000]
select_ln44           (select           ) [ 000000]
select_ln44_2         (select           ) [ 000000]
select_ln44_4         (select           ) [ 000000]
add_ln46_1            (add              ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
select_ln46           (select           ) [ 000000]
select_ln46_3         (select           ) [ 000000]
zext_ln48             (zext             ) [ 000000]
specpipeline_ln43     (specpipeline     ) [ 000000]
specloopname_ln43     (specloopname     ) [ 000000]
x_in_load             (load             ) [ 000000]
tmpx_V_addr           (getelementptr    ) [ 000000]
store_ln50            (store            ) [ 000000]
add_ln51              (add              ) [ 000000]
store_ln44            (store            ) [ 000000]
store_ln46            (store            ) [ 000000]
store_ln51            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmpx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpx_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_46_2_VITIS_LOOP_48_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="idx_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="idx_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvars_iv456_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv456/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten15_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_in_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_in_load/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmpx_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpx_V_addr/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln50_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="12" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="12" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten15_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln44_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln44_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln46_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln44_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln44_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln48_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln44_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln46_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln46_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln46_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln46_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln50_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln50_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln50_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln50_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln48_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln46_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln46_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_4/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln44_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln46_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln46_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln48_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="k_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="2"/>
<pin id="325" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln44_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln44_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln46_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln44_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln50_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="idx_2_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="4"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_2_load/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="idx_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="4"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="indvars_iv456_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="4"/>
<pin id="360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv456_load/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln44_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln44_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="4"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln44_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="4"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="0" index="2" bw="12" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln44_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="4"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="0" index="2" bw="12" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_4/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln46_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln46_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="4"/>
<pin id="396" dir="0" index="1" bw="12" slack="0"/>
<pin id="397" dir="0" index="2" bw="12" slack="0"/>
<pin id="398" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln46_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="4"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="0" index="2" bw="12" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_3/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln48_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln51_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln44_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="12" slack="4"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln46_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="12" slack="4"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln51_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="12" slack="4"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/5 "/>
</bind>
</comp>

<comp id="434" class="1007" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln50_1/1 mul_ln50/1 add_ln50_2/3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="j_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="452" class="1005" name="idx_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="idx_2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="466" class="1005" name="idx_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="473" class="1005" name="indvar_flatten_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="480" class="1005" name="k_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="487" class="1005" name="indvars_iv456_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv456 "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvar_flatten15_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="501" class="1005" name="icmp_ln44_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="3"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="505" class="1005" name="icmp_ln46_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="2"/>
<pin id="507" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="513" class="1005" name="and_ln44_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="4"/>
<pin id="515" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln44 "/>
</bind>
</comp>

<comp id="519" class="1005" name="zext_ln46_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="1"/>
<pin id="521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="524" class="1005" name="x_in_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="1"/>
<pin id="526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="191" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="197" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="188" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="211" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="203" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="223" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="197" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="188" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="223" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="229" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="203" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="249" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="257" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="241" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="241" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="194" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="197" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="182" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="295" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="249" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="283" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="323" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="332" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="355" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="361" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="352" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="361" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="358" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="367" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="374" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="388" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="367" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="394" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="417"><net_src comp="394" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="381" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="401" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="413" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="273" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="279" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="339" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="444"><net_src comp="434" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="448"><net_src comp="74" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="455"><net_src comp="78" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="462"><net_src comp="82" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="469"><net_src comp="86" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="476"><net_src comp="90" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="483"><net_src comp="94" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="490"><net_src comp="98" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="497"><net_src comp="102" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="504"><net_src comp="176" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="197" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="516"><net_src comp="223" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="522"><net_src comp="339" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="527"><net_src comp="106" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: tmpx_V | {5 }
 - Input state : 
	Port: flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 : x_in | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten15_load : 1
		icmp_ln44 : 2
		add_ln44_2 : 2
		br_ln44 : 3
		j_load : 1
		i_load : 1
		indvar_flatten_load : 1
		icmp_ln46 : 2
		select_ln44_1 : 3
		xor_ln44 : 3
		icmp_ln48 : 2
		and_ln44 : 3
		add_ln46 : 4
		or_ln46 : 3
		select_ln46_1 : 3
		select_ln46_2 : 3
		zext_ln50 : 4
		tmp : 4
		zext_ln50_1 : 5
		add_ln50 : 6
		zext_ln50_2 : 4
		add_ln50_1 : 7
		mul_ln50 : 8
		add_ln48 : 4
		add_ln46_2 : 2
		select_ln46_4 : 3
		store_ln44 : 3
		store_ln46 : 4
		store_ln46 : 4
		store_ln48 : 5
	State 2
	State 3
		add_ln44 : 1
		select_ln44_3 : 2
		zext_ln46 : 3
		add_ln50_2 : 4
		store_ln44 : 3
	State 4
		zext_ln50_3 : 1
		x_in_addr : 2
		x_in_load : 3
	State 5
		add_ln44_1 : 1
		select_ln44 : 2
		select_ln44_2 : 2
		select_ln44_4 : 2
		add_ln46_1 : 3
		select_ln46 : 4
		select_ln46_3 : 4
		zext_ln48 : 5
		tmpx_V_addr : 6
		store_ln50 : 7
		add_ln51 : 5
		store_ln44 : 3
		store_ln46 : 5
		store_ln51 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln44_2_fu_182  |    0    |    0    |    19   |
|          |    add_ln46_fu_229   |    0    |    0    |    12   |
|          |    add_ln50_fu_273   |    0    |    0    |    14   |
|          |    add_ln48_fu_283   |    0    |    0    |    12   |
|    add   |   add_ln46_2_fu_289  |    0    |    0    |    15   |
|          |    add_ln44_fu_326   |    0    |    0    |    13   |
|          |   add_ln44_1_fu_361  |    0    |    0    |    19   |
|          |   add_ln46_1_fu_388  |    0    |    0    |    19   |
|          |    add_ln51_fu_413   |    0    |    0    |    19   |
|----------|----------------------|---------|---------|---------|
|          | select_ln44_1_fu_203 |    0    |    0    |    4    |
|          | select_ln46_1_fu_241 |    0    |    0    |    4    |
|          | select_ln46_2_fu_249 |    0    |    0    |    4    |
|          | select_ln46_4_fu_295 |    0    |    0    |    8    |
|  select  | select_ln44_3_fu_332 |    0    |    0    |    6    |
|          |  select_ln44_fu_367  |    0    |    0    |    12   |
|          | select_ln44_2_fu_374 |    0    |    0    |    12   |
|          | select_ln44_4_fu_381 |    0    |    0    |    12   |
|          |  select_ln46_fu_394  |    0    |    0    |    12   |
|          | select_ln46_3_fu_401 |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln44_fu_176   |    0    |    0    |    12   |
|   icmp   |   icmp_ln46_fu_197   |    0    |    0    |    11   |
|          |   icmp_ln48_fu_217   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln44_fu_211   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln44_fu_223   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln46_fu_235    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
| addmuladd|      grp_fu_434      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln50_fu_257   |    0    |    0    |    0    |
|          |  zext_ln50_1_fu_269  |    0    |    0    |    0    |
|   zext   |  zext_ln50_2_fu_279  |    0    |    0    |    0    |
|          |   zext_ln46_fu_339   |    0    |    0    |    0    |
|          |  zext_ln50_3_fu_348  |    0    |    0    |    0    |
|          |   zext_ln48_fu_408   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_261      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   266   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln44_reg_513    |    1   |
|        i_reg_459       |    4   |
|    icmp_ln44_reg_501   |    1   |
|    icmp_ln46_reg_505   |    1   |
|      idx_2_reg_452     |   12   |
|       idx_reg_466      |   12   |
|indvar_flatten15_reg_494|   12   |
| indvar_flatten_reg_473 |    8   |
|  indvars_iv456_reg_487 |   12   |
|        j_reg_445       |    4   |
|        k_reg_480       |    6   |
|    x_in_addr_reg_524   |   12   |
|    zext_ln46_reg_519   |   12   |
+------------------------+--------+
|          Total         |   97   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_434    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   266  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   97   |   284  |
+-----------+--------+--------+--------+--------+
