\hypertarget{structrte__eth__txconf}{}\section{rte\+\_\+eth\+\_\+txconf Struct Reference}
\label{structrte__eth__txconf}\index{rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}}


{\ttfamily \#include $<$rte\+\_\+ethdev.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__eth__thresh}{rte\+\_\+eth\+\_\+thresh} \hyperlink{structrte__eth__txconf_a9644ade07686ec4825d4b7d45f3d6902}{tx\+\_\+thresh}
\item 
uint16\+\_\+t \hyperlink{structrte__eth__txconf_ab7d7dbc33adbb1740718c9a841555dce}{tx\+\_\+rs\+\_\+thresh}
\item 
uint16\+\_\+t \hyperlink{structrte__eth__txconf_ad81b9d171a4d05802d179b0708f0c637}{tx\+\_\+free\+\_\+thresh}
\item 
uint32\+\_\+t \hyperlink{structrte__eth__txconf_a80d79f1953993347e9b0312a2096f86e}{txq\+\_\+flags}
\item 
uint8\+\_\+t \hyperlink{structrte__eth__txconf_ab7352d463bd4628d06a22484326ab7e7}{start\+\_\+tx\+\_\+per\+\_\+q}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A structure used to configure a T\+X ring of an Ethernet port. 

\subsection{Field Documentation}
\hypertarget{structrte__eth__txconf_ab7352d463bd4628d06a22484326ab7e7}{}\index{rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}!start\+\_\+tx\+\_\+per\+\_\+q@{start\+\_\+tx\+\_\+per\+\_\+q}}
\index{start\+\_\+tx\+\_\+per\+\_\+q@{start\+\_\+tx\+\_\+per\+\_\+q}!rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}}
\subsubsection[{start\+\_\+tx\+\_\+per\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t start\+\_\+tx\+\_\+per\+\_\+q}\label{structrte__eth__txconf_ab7352d463bd4628d06a22484326ab7e7}
start tx per queue. \hypertarget{structrte__eth__txconf_ad81b9d171a4d05802d179b0708f0c637}{}\index{rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}!tx\+\_\+free\+\_\+thresh@{tx\+\_\+free\+\_\+thresh}}
\index{tx\+\_\+free\+\_\+thresh@{tx\+\_\+free\+\_\+thresh}!rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}}
\subsubsection[{tx\+\_\+free\+\_\+thresh}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t tx\+\_\+free\+\_\+thresh}\label{structrte__eth__txconf_ad81b9d171a4d05802d179b0708f0c637}
Drives the freeing of T\+X buffers. \hypertarget{structrte__eth__txconf_ab7d7dbc33adbb1740718c9a841555dce}{}\index{rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}!tx\+\_\+rs\+\_\+thresh@{tx\+\_\+rs\+\_\+thresh}}
\index{tx\+\_\+rs\+\_\+thresh@{tx\+\_\+rs\+\_\+thresh}!rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}}
\subsubsection[{tx\+\_\+rs\+\_\+thresh}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t tx\+\_\+rs\+\_\+thresh}\label{structrte__eth__txconf_ab7d7dbc33adbb1740718c9a841555dce}
Drives the setting of R\+S bit on T\+X\+Ds. \hypertarget{structrte__eth__txconf_a9644ade07686ec4825d4b7d45f3d6902}{}\index{rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}!tx\+\_\+thresh@{tx\+\_\+thresh}}
\index{tx\+\_\+thresh@{tx\+\_\+thresh}!rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}}
\subsubsection[{tx\+\_\+thresh}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf rte\+\_\+eth\+\_\+thresh} tx\+\_\+thresh}\label{structrte__eth__txconf_a9644ade07686ec4825d4b7d45f3d6902}
T\+X ring threshold registers. \hypertarget{structrte__eth__txconf_a80d79f1953993347e9b0312a2096f86e}{}\index{rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}!txq\+\_\+flags@{txq\+\_\+flags}}
\index{txq\+\_\+flags@{txq\+\_\+flags}!rte\+\_\+eth\+\_\+txconf@{rte\+\_\+eth\+\_\+txconf}}
\subsubsection[{txq\+\_\+flags}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t txq\+\_\+flags}\label{structrte__eth__txconf_a80d79f1953993347e9b0312a2096f86e}
Set flags for the Tx queue 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/librte\+\_\+ether/\hyperlink{rte__ethdev_8h}{rte\+\_\+ethdev.\+h}\end{DoxyCompactItemize}
