# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
# Date created = 11:14:07  ottobre 23, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TestBench_LS_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX230KF40C2
set_global_assignment -name TOP_LEVEL_ENTITY TestBench_LS
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:14:07  OTTOBRE 23, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AF25 -to termination_blk0~_rup_pad
set_location_assignment PIN_AG25 -to termination_blk0~_rdn_pad
set_location_assignment PIN_AC35 -to OSC_50_BANK2
set_location_assignment PIN_AV22 -to OSC_50_BANK3
set_location_assignment PIN_AV19 -to OSC_50_BANK4
set_location_assignment PIN_AC6 -to OSC_50_BANK5
set_location_assignment PIN_AB6 -to OSC_50_BANK6
set_location_assignment PIN_A19 -to OSC_50_BANK7
set_location_assignment PIN_AH19 -to GCLKOUT_FPGA
set_location_assignment PIN_A21 -to GCLKIN
set_location_assignment PIN_B22 -to PLL_CLKIN_p
set_location_assignment PIN_AP24 -to MAX_I2C_SCLK
set_location_assignment PIN_AN22 -to MAX_I2C_SDAT
set_location_assignment PIN_V28 -to LED[0]
set_location_assignment PIN_W28 -to LED[1]
set_location_assignment PIN_R29 -to LED[2]
set_location_assignment PIN_P29 -to LED[3]
set_location_assignment PIN_N29 -to LED[4]
set_location_assignment PIN_M29 -to LED[5]
set_location_assignment PIN_M30 -to LED[6]
set_location_assignment PIN_N30 -to LED[7]
set_location_assignment PIN_AH5 -to BUTTON[0]
set_location_assignment PIN_AG5 -to BUTTON[1]
set_location_assignment PIN_AG7 -to BUTTON[2]
set_location_assignment PIN_AG8 -to BUTTON[3]
set_location_assignment PIN_AC11 -to EXT_IO
set_location_assignment PIN_V34 -to CPU_RESET_n
set_location_assignment PIN_AB13 -to SW[0]
set_location_assignment PIN_AB12 -to SW[1]
set_location_assignment PIN_AB11 -to SW[2]
set_location_assignment PIN_AB10 -to SW[3]
set_location_assignment PIN_AB9 -to SW[4]
set_location_assignment PIN_AC8 -to SW[5]
set_location_assignment PIN_AH6 -to SW[6]
set_location_assignment PIN_AG6 -to SW[7]
set_location_assignment PIN_J7 -to SLIDE_SW[0]
set_location_assignment PIN_K7 -to SLIDE_SW[1]
set_location_assignment PIN_AK6 -to SLIDE_SW[2]
set_location_assignment PIN_L7 -to SLIDE_SW[3]
set_location_assignment PIN_L34 -to SEG0_D[0]
set_location_assignment PIN_M34 -to SEG0_D[1]
set_location_assignment PIN_M33 -to SEG0_D[2]
set_location_assignment PIN_H31 -to SEG0_D[3]
set_location_assignment PIN_J33 -to SEG0_D[4]
set_location_assignment PIN_L35 -to SEG0_D[5]
set_location_assignment PIN_K32 -to SEG0_D[6]
set_location_assignment PIN_AL34 -to SEG0_DP
set_location_assignment PIN_E31 -to SEG1_D[0]
set_location_assignment PIN_F31 -to SEG1_D[1]
set_location_assignment PIN_G31 -to SEG1_D[2]
set_location_assignment PIN_C34 -to SEG1_D[3]
set_location_assignment PIN_C33 -to SEG1_D[4]
set_location_assignment PIN_D33 -to SEG1_D[5]
set_location_assignment PIN_D34 -to SEG1_D[6]
set_location_assignment PIN_AL35 -to SEG1_DP
set_location_assignment PIN_AN18 -to TEMP_SMCLK
set_location_assignment PIN_AP18 -to TEMP_SMDAT
set_location_assignment PIN_AP19 -to TEMP_INT_n
set_location_assignment PIN_AH13 -to CSENSE_SCK
set_location_assignment PIN_AJ13 -to CSENSE_SDI
set_location_assignment PIN_AK14 -to CSENSE_SDO
set_location_assignment PIN_AK13 -to CSENSE_ADC_FO
set_location_assignment PIN_AG14 -to CSENSE_CS_n[0]
set_location_assignment PIN_AG15 -to CSENSE_CS_n[1]
set_location_assignment PIN_AP20 -to FAN_CTRL
set_location_assignment PIN_G33 -to EEP_SCL
set_location_assignment PIN_F33 -to EEP_SDA
set_location_assignment PIN_AV20 -to SD_CMD
set_location_assignment PIN_AT19 -to SD_CLK
set_location_assignment PIN_AH18 -to SD_WP_n
set_location_assignment PIN_AR20 -to SD_DAT[0]
set_location_assignment PIN_AT20 -to SD_DAT[1]
set_location_assignment PIN_AU19 -to SD_DAT[2]
set_location_assignment PIN_AU20 -to SD_DAT[3]
set_location_assignment PIN_AH32 -to UART_RXD
set_location_assignment PIN_AH33 -to UART_RTS
set_location_assignment PIN_AN34 -to UART_TXD
set_location_assignment PIN_AN35 -to UART_CTS
set_location_assignment PIN_U31 -to ETH_RX_p[0]
set_location_assignment PIN_T30 -to ETH_TX_p[0]
set_location_assignment PIN_W32 -to ETH_MDIO[0]
set_location_assignment PIN_R30 -to ETH_MDC[0]
set_location_assignment PIN_B20 -to ETH_INT_n[0]
set_location_assignment PIN_N33 -to ETH_RX_p[1]
set_location_assignment PIN_R32 -to ETH_TX_p[1]
set_location_assignment PIN_J5 -to ETH_MDIO[1]
set_location_assignment PIN_J6 -to ETH_MDC[1]
set_location_assignment PIN_AG30 -to ETH_INT_n[1]
set_location_assignment PIN_K34 -to ETH_RX_p[2]
set_location_assignment PIN_M32 -to ETH_TX_p[2]
set_location_assignment PIN_K5 -to ETH_MDIO[2]
set_location_assignment PIN_K6 -to ETH_MDC[2]
set_location_assignment PIN_AE30 -to ETH_INT_n[2]
set_location_assignment PIN_J34 -to ETH_RX_p[3]
set_location_assignment PIN_P31 -to ETH_TX_p[3]
set_location_assignment PIN_N8 -to ETH_MDIO[3]
set_location_assignment PIN_N7 -to ETH_MDC[3]
set_location_assignment PIN_AE31 -to ETH_INT_n[3]
set_location_assignment PIN_V29 -to ETH_RST_n
set_location_assignment PIN_K29 -to FSM_D[0]
set_location_assignment PIN_J30 -to FSM_D[1]
set_location_assignment PIN_K30 -to FSM_D[2]
set_location_assignment PIN_L29 -to FSM_D[3]
set_location_assignment PIN_K31 -to FSM_D[4]
set_location_assignment PIN_E32 -to FSM_D[5]
set_location_assignment PIN_F32 -to FSM_D[6]
set_location_assignment PIN_H32 -to FSM_D[7]
set_location_assignment PIN_B32 -to FSM_D[8]
set_location_assignment PIN_C32 -to FSM_D[9]
set_location_assignment PIN_C35 -to FSM_D[10]
set_location_assignment PIN_D35 -to FSM_D[11]
set_location_assignment PIN_M22 -to FSM_D[12]
set_location_assignment PIN_M28 -to FSM_D[13]
set_location_assignment PIN_C31 -to FSM_D[14]
set_location_assignment PIN_D31 -to FSM_D[15]
set_location_assignment PIN_G22 -to FSM_A[1]
set_location_assignment PIN_G23 -to FSM_A[2]
set_location_assignment PIN_A25 -to FSM_A[3]
set_location_assignment PIN_H22 -to FSM_A[4]
set_location_assignment PIN_H23 -to FSM_A[5]
set_location_assignment PIN_J22 -to FSM_A[6]
set_location_assignment PIN_K22 -to FSM_A[7]
set_location_assignment PIN_M21 -to FSM_A[8]
set_location_assignment PIN_J23 -to FSM_A[9]
set_location_assignment PIN_F34 -to FSM_A[10]
set_location_assignment PIN_G35 -to FSM_A[11]
set_location_assignment PIN_E34 -to FSM_A[12]
set_location_assignment PIN_J32 -to FSM_A[13]
set_location_assignment PIN_F35 -to FSM_A[14]
set_location_assignment PIN_C24 -to FSM_A[15]
set_location_assignment PIN_A24 -to FSM_A[16]
set_location_assignment PIN_D23 -to FSM_A[17]
set_location_assignment PIN_D24 -to FSM_A[18]
set_location_assignment PIN_T27 -to FSM_A[19]
set_location_assignment PIN_T28 -to FSM_A[20]
set_location_assignment PIN_D22 -to FSM_A[21]
set_location_assignment PIN_E23 -to FSM_A[22]
set_location_assignment PIN_N20 -to FSM_A[23]
set_location_assignment PIN_P20 -to FSM_A[24]
set_location_assignment PIN_C22 -to FSM_A[25]
set_location_assignment PIN_G21 -to FLASH_RYBY_n
set_location_assignment PIN_E22 -to FLASH_CLK
set_location_assignment PIN_D21 -to FLASH_RESET_n
set_location_assignment PIN_N21 -to FLASH_OE_n
set_location_assignment PIN_R20 -to FLASH_WE_n
set_location_assignment PIN_F21 -to FLASH_ADV_n
set_location_assignment PIN_F23 -to FLASH_CE_n
set_location_assignment PIN_R27 -to SSRAM_BWA_n
set_location_assignment PIN_N31 -to SSRAM_BWB_n
set_location_assignment PIN_M31 -to SSRAM_CLK
set_location_assignment PIN_H34 -to SSRAM_OE_n
set_location_assignment PIN_L31 -to SSRAM_WE_n
set_location_assignment PIN_N28 -to SSRAM_CKE_n
set_location_assignment PIN_R28 -to SSRAM_CE_n
set_location_assignment PIN_H35 -to SSRAM_ADV
set_location_assignment PIN_AC35 -to OSC_50_Bank2
set_location_assignment PIN_AV22 -to OSC_50_Bank3
set_location_assignment PIN_AV19 -to OSC_50_Bank4
set_location_assignment PIN_AC6 -to OSC_50_Bank5
set_location_assignment PIN_AB6 -to OSC_50_Bank6
set_location_assignment PIN_A19 -to OSC_50_Bank7
set_location_assignment PIN_AP24 -to MAX_PLL_D[0]
set_location_assignment PIN_AN22 -to MAX_PLL_D[1]
set_location_assignment PIN_AG17 -to MAX_PLL_D[2]
set_location_assignment PIN_AV11 -to MAX_CONF_D[2]
set_location_assignment PIN_AG22 -to MAX_CONF_D[1]
set_location_assignment PIN_AW32 -to MAX_CONF_D[0]
set_location_assignment PIN_AW34 -to M1_DDR2_dq[4]
set_location_assignment PIN_AV32 -to M1_DDR2_dq[0]
set_location_assignment PIN_AW33 -to M1_DDR2_dq[5]
set_location_assignment PIN_AV31 -to M1_DDR2_dq[1]
set_location_assignment PIN_AW31 -to M1_DDR2_dm[0]
set_location_assignment PIN_AW30 -to M1_DDR2_dqsn[0]
set_location_assignment PIN_AV29 -to M1_DDR2_dqs[0]
set_location_assignment PIN_AW28 -to M1_DDR2_dq[6]
set_location_assignment PIN_AW27 -to M1_DDR2_dq[7]
set_location_assignment PIN_AW29 -to M1_DDR2_dq[2]
set_location_assignment PIN_AV28 -to M1_DDR2_dq[3]
set_location_assignment PIN_AM25 -to M1_DDR2_dq[12]
set_location_assignment PIN_AN25 -to M1_DDR2_dq[13]
set_location_assignment PIN_AP25 -to M1_DDR2_dq[8]
set_location_assignment PIN_AV26 -to M1_DDR2_dq[9]
set_location_assignment PIN_AW26 -to M1_DDR2_dm[1]
set_location_assignment PIN_AU26 -to M1_DDR2_dqsn[1]
set_location_assignment PIN_AP28 -to M1_DDR2_clk[0]
set_location_assignment PIN_AT26 -to M1_DDR2_dqs[1]
set_location_assignment PIN_AR28 -to M1_DDR2_clk_n[0]
set_location_assignment PIN_AU25 -to M1_DDR2_dq[10]
set_location_assignment PIN_AR25 -to M1_DDR2_dq[14]
set_location_assignment PIN_AT25 -to M1_DDR2_dq[11]
set_location_assignment PIN_AN24 -to M1_DDR2_dq[15]
set_location_assignment PIN_AN23 -to M1_DDR2_dq[16]
set_location_assignment PIN_AM23 -to M1_DDR2_dq[20]
set_location_assignment PIN_AP23 -to M1_DDR2_dq[17]
set_location_assignment PIN_AR23 -to M1_DDR2_dq[21]
set_location_assignment PIN_AU24 -to M1_DDR2_dqsn[2]
set_location_assignment PIN_AT24 -to M1_DDR2_dqs[2]
set_location_assignment PIN_AU23 -to M1_DDR2_dm[2]
set_location_assignment PIN_AL22 -to M1_DDR2_dq[18]
set_location_assignment PIN_AT23 -to M1_DDR2_dq[22]
set_location_assignment PIN_AM22 -to M1_DDR2_dq[19]
set_location_assignment PIN_AL21 -to M1_DDR2_dq[23]
set_location_assignment PIN_AJ22 -to M1_DDR2_dq[24]
set_location_assignment PIN_AK24 -to M1_DDR2_dq[28]
set_location_assignment PIN_AH23 -to M1_DDR2_dq[25]
set_location_assignment PIN_AJ23 -to M1_DDR2_dq[29]
set_location_assignment PIN_AH22 -to M1_DDR2_dm[3]
set_location_assignment PIN_AL23 -to M1_DDR2_dqsn[3]
set_location_assignment PIN_AK23 -to M1_DDR2_dqs[3]
set_location_assignment PIN_AF22 -to M1_DDR2_dq[26]
set_location_assignment PIN_AF23 -to M1_DDR2_dq[30]
set_location_assignment PIN_AE23 -to M1_DDR2_dq[27]
set_location_assignment PIN_AE22 -to M1_DDR2_dq[31]
set_location_assignment PIN_AT28 -to M1_DDR2_cke[0]
set_location_assignment PIN_AK27 -to M1_DDR2_cke[1]
set_location_assignment PIN_AT29 -to M1_DDR2_addr[15]
set_location_assignment PIN_AP27 -to M1_DDR2_ba[2]
set_location_assignment PIN_AU29 -to M1_DDR2_addr[14]
set_location_assignment PIN_AP26 -to M1_DDR2_addr[12]
set_location_assignment PIN_AU28 -to M1_DDR2_addr[11]
set_location_assignment PIN_AN27 -to M1_DDR2_addr[9]
set_location_assignment PIN_AT27 -to M1_DDR2_addr[7]
set_location_assignment PIN_AL27 -to M1_DDR2_addr[8]
set_location_assignment PIN_AU27 -to M1_DDR2_addr[6]
set_location_assignment PIN_AK26 -to M1_DDR2_addr[5]
set_location_assignment PIN_AN26 -to M1_DDR2_addr[4]
set_location_assignment PIN_AM26 -to M1_DDR2_addr[3]
set_location_assignment PIN_AW23 -to M1_DDR2_addr[2]
set_location_assignment PIN_AL25 -to M1_DDR2_addr[1]
set_location_assignment PIN_AV23 -to M1_DDR2_addr[0]
set_location_assignment PIN_AJ26 -to M1_DDR2_addr[10]
set_location_assignment PIN_AD25 -to M1_DDR2_ba[1]
set_location_assignment PIN_AH26 -to M1_DDR2_ba[0]
set_location_assignment PIN_AE21 -to M1_DDR2_ras_n
set_location_assignment PIN_AK25 -to M1_DDR2_we_n
set_location_assignment PIN_AG21 -to M1_DDR2_cs_n[0]
set_location_assignment PIN_AJ25 -to M1_DDR2_cas_n
set_location_assignment PIN_AG20 -to M1_DDR2_odt[0]
set_location_assignment PIN_AE25 -to M1_DDR2_cs_n[1]
set_location_assignment PIN_AD21 -to M1_DDR2_addr[13]
set_location_assignment PIN_AE24 -to M1_DDR2_odt[1]
set_location_assignment PIN_AK17 -to M1_DDR2_dq[32]
set_location_assignment PIN_AG16 -to M1_DDR2_dq[36]
set_location_assignment PIN_AM17 -to M1_DDR2_dq[33]
set_location_assignment PIN_AH17 -to M1_DDR2_dq[37]
set_location_assignment PIN_AL16 -to M1_DDR2_dqsn[4]
set_location_assignment PIN_AL17 -to M1_DDR2_dm[4]
set_location_assignment PIN_AK16 -to M1_DDR2_dqs[4]
set_location_assignment PIN_AF17 -to M1_DDR2_dq[38]
set_location_assignment PIN_AH16 -to M1_DDR2_dq[34]
set_location_assignment PIN_AE17 -to M1_DDR2_dq[39]
set_location_assignment PIN_AJ16 -to M1_DDR2_dq[35]
set_location_assignment PIN_AN17 -to M1_DDR2_dq[44]
set_location_assignment PIN_AR17 -to M1_DDR2_dq[40]
set_location_assignment PIN_AP17 -to M1_DDR2_dq[45]
set_location_assignment PIN_AN16 -to M1_DDR2_dq[41]
set_location_assignment PIN_AR16 -to M1_DDR2_dqsn[5]
set_location_assignment PIN_AT16 -to M1_DDR2_dm[5]
set_location_assignment PIN_AP16 -to M1_DDR2_dqs[5]
set_location_assignment PIN_AU16 -to M1_DDR2_dq[42]
set_location_assignment PIN_AU15 -to M1_DDR2_dq[46]
set_location_assignment PIN_AW16 -to M1_DDR2_dq[43]
set_location_assignment PIN_AT15 -to M1_DDR2_dq[47]
set_location_assignment PIN_AW11 -to M1_DDR2_dq[48]
set_location_assignment PIN_AW14 -to M1_DDR2_dq[52]
set_location_assignment PIN_AW12 -to M1_DDR2_dq[49]
set_location_assignment PIN_AV14 -to M1_DDR2_dq[53]
set_location_assignment PIN_AE20 -to M1_DDR2_clk[1]
set_location_assignment PIN_AF20 -to M1_DDR2_clk_n[1]
set_location_assignment PIN_AW13 -to M1_DDR2_dqsn[6]
set_location_assignment PIN_AV13 -to M1_DDR2_dqs[6]
set_location_assignment PIN_AU14 -to M1_DDR2_dm[6]
set_location_assignment PIN_AT14 -to M1_DDR2_dq[50]
set_location_assignment PIN_AU11 -to M1_DDR2_dq[54]
set_location_assignment PIN_AU12 -to M1_DDR2_dq[51]
set_location_assignment PIN_AT12 -to M1_DDR2_dq[55]
set_location_assignment PIN_AP13 -to M1_DDR2_dq[56]
set_location_assignment PIN_AR14 -to M1_DDR2_dq[60]
set_location_assignment PIN_AN14 -to M1_DDR2_dq[57]
set_location_assignment PIN_AP14 -to M1_DDR2_dq[61]
set_location_assignment PIN_AN13 -to M1_DDR2_dm[7]
set_location_assignment PIN_AT13 -to M1_DDR2_dqsn[7]
set_location_assignment PIN_AR13 -to M1_DDR2_dqs[7]
set_location_assignment PIN_AL15 -to M1_DDR2_dq[58]
set_location_assignment PIN_AM14 -to M1_DDR2_dq[59]
set_location_assignment PIN_AL14 -to M1_DDR2_dq[62]
set_location_assignment PIN_AL13 -to M1_DDR2_dq[63]
set_location_assignment PIN_AG24 -to M1_DDR2_SDA
set_location_assignment PIN_AH24 -to M1_DDR2_SCL
set_location_assignment PIN_AV25 -to M1_DDR2_SA[0]
set_location_assignment PIN_AW25 -to M1_DDR2_SA[1]
set_location_assignment PIN_J12 -to M2_DDR2_dq[4]
set_location_assignment PIN_F12 -to M2_DDR2_dq[0]
set_location_assignment PIN_J13 -to M2_DDR2_dq[5]
set_location_assignment PIN_H13 -to M2_DDR2_dq[1]
set_location_assignment PIN_H14 -to M2_DDR2_dm[0]
set_location_assignment PIN_E13 -to M2_DDR2_dqsn[0]
set_location_assignment PIN_F13 -to M2_DDR2_dqs[0]
set_location_assignment PIN_G14 -to M2_DDR2_dq[6]
set_location_assignment PIN_D13 -to M2_DDR2_dq[7]
set_location_assignment PIN_E14 -to M2_DDR2_dq[2]
set_location_assignment PIN_F14 -to M2_DDR2_dq[3]
set_location_assignment PIN_P16 -to M2_DDR2_dq[12]
set_location_assignment PIN_N16 -to M2_DDR2_dq[13]
set_location_assignment PIN_P17 -to M2_DDR2_dq[8]
set_location_assignment PIN_N17 -to M2_DDR2_dq[9]
set_location_assignment PIN_M17 -to M2_DDR2_dm[1]
set_location_assignment PIN_J16 -to M2_DDR2_dqsn[1]
set_location_assignment PIN_L13 -to M2_DDR2_clk[0]
set_location_assignment PIN_K16 -to M2_DDR2_dqs[1]
set_location_assignment PIN_K13 -to M2_DDR2_clk_n[0]
set_location_assignment PIN_L16 -to M2_DDR2_dq[10]
set_location_assignment PIN_J17 -to M2_DDR2_dq[14]
set_location_assignment PIN_K17 -to M2_DDR2_dq[11]
set_location_assignment PIN_H17 -to M2_DDR2_dq[15]
set_location_assignment PIN_B16 -to M2_DDR2_dq[16]
set_location_assignment PIN_C16 -to M2_DDR2_dq[20]
set_location_assignment PIN_A16 -to M2_DDR2_dq[17]
set_location_assignment PIN_E16 -to M2_DDR2_dq[21]
set_location_assignment PIN_C15 -to M2_DDR2_dqsn[2]
set_location_assignment PIN_D15 -to M2_DDR2_dqs[2]
set_location_assignment PIN_G15 -to M2_DDR2_dm[2]
set_location_assignment PIN_F15 -to M2_DDR2_dq[18]
set_location_assignment PIN_G16 -to M2_DDR2_dq[22]
set_location_assignment PIN_D16 -to M2_DDR2_dq[19]
set_location_assignment PIN_G17 -to M2_DDR2_dq[23]
set_location_assignment PIN_C17 -to M2_DDR2_dq[24]
set_location_assignment PIN_C18 -to M2_DDR2_dq[28]
set_location_assignment PIN_E17 -to M2_DDR2_dq[25]
set_location_assignment PIN_D18 -to M2_DDR2_dq[29]
set_location_assignment PIN_F17 -to M2_DDR2_dm[3]
set_location_assignment PIN_F18 -to M2_DDR2_dqsn[3]
set_location_assignment PIN_G18 -to M2_DDR2_dqs[3]
set_location_assignment PIN_F19 -to M2_DDR2_dq[26]
set_location_assignment PIN_F20 -to M2_DDR2_dq[30]
set_location_assignment PIN_G19 -to M2_DDR2_dq[27]
set_location_assignment PIN_G20 -to M2_DDR2_dq[31]
set_location_assignment PIN_D11 -to M2_DDR2_cke[0]
set_location_assignment PIN_K12 -to M2_DDR2_cke[1]
set_location_assignment PIN_M13 -to M2_DDR2_addr[15]
set_location_assignment PIN_B10 -to M2_DDR2_ba[2]
set_location_assignment PIN_K14 -to M2_DDR2_addr[14]
set_location_assignment PIN_N15 -to M2_DDR2_addr[12]
set_location_assignment PIN_L14 -to M2_DDR2_addr[11]
set_location_assignment PIN_M14 -to M2_DDR2_addr[9]
set_location_assignment PIN_N13 -to M2_DDR2_addr[7]
set_location_assignment PIN_A10 -to M2_DDR2_addr[8]
set_location_assignment PIN_A11 -to M2_DDR2_addr[6]
set_location_assignment PIN_C11 -to M2_DDR2_addr[5]
set_location_assignment PIN_C13 -to M2_DDR2_addr[4]
set_location_assignment PIN_R14 -to M2_DDR2_addr[3]
set_location_assignment PIN_D14 -to M2_DDR2_addr[2]
set_location_assignment PIN_B11 -to M2_DDR2_addr[1]
set_location_assignment PIN_B14 -to M2_DDR2_addr[0]
set_location_assignment PIN_R18 -to M2_DDR2_addr[10]
set_location_assignment PIN_C14 -to M2_DDR2_ba[1]
set_location_assignment PIN_C12 -to M2_DDR2_ba[0]
set_location_assignment PIN_J18 -to M2_DDR2_ras_n
set_location_assignment PIN_P18 -to M2_DDR2_we_n
set_location_assignment PIN_H19 -to M2_DDR2_cs_n[0]
set_location_assignment PIN_A13 -to M2_DDR2_cas_n
set_location_assignment PIN_D19 -to M2_DDR2_odt[0]
set_location_assignment PIN_B13 -to M2_DDR2_cs_n[1]
set_location_assignment PIN_C19 -to M2_DDR2_addr[13]
set_location_assignment PIN_A14 -to M2_DDR2_odt[1]
set_location_assignment PIN_N22 -to M2_DDR2_dq[32]
set_location_assignment PIN_R22 -to M2_DDR2_dq[36]
set_location_assignment PIN_M23 -to M2_DDR2_dq[33]
set_location_assignment PIN_P22 -to M2_DDR2_dq[37]
set_location_assignment PIN_K23 -to M2_DDR2_dqsn[4]
set_location_assignment PIN_P23 -to M2_DDR2_dm[4]
set_location_assignment PIN_L23 -to M2_DDR2_dqs[4]
set_location_assignment PIN_M24 -to M2_DDR2_dq[38]
set_location_assignment PIN_K24 -to M2_DDR2_dq[34]
set_location_assignment PIN_J24 -to M2_DDR2_dq[39]
set_location_assignment PIN_J25 -to M2_DDR2_dq[35]
set_location_assignment PIN_G24 -to M2_DDR2_dq[44]
set_location_assignment PIN_G25 -to M2_DDR2_dq[40]
set_location_assignment PIN_F24 -to M2_DDR2_dq[45]
set_location_assignment PIN_C25 -to M2_DDR2_dq[41]
set_location_assignment PIN_E25 -to M2_DDR2_dqsn[5]
set_location_assignment PIN_B25 -to M2_DDR2_dm[5]
set_location_assignment PIN_F25 -to M2_DDR2_dqs[5]
set_location_assignment PIN_A26 -to M2_DDR2_dq[42]
set_location_assignment PIN_D25 -to M2_DDR2_dq[46]
set_location_assignment PIN_C26 -to M2_DDR2_dq[43]
set_location_assignment PIN_D26 -to M2_DDR2_dq[47]
set_location_assignment PIN_F27 -to M2_DDR2_dq[48]
set_location_assignment PIN_H26 -to M2_DDR2_dq[52]
set_location_assignment PIN_G27 -to M2_DDR2_dq[49]
set_location_assignment PIN_J26 -to M2_DDR2_dq[53]
set_location_assignment PIN_B17 -to M2_DDR2_clk[1]
set_location_assignment PIN_A17 -to M2_DDR2_clk_n[1]
set_location_assignment PIN_D29 -to M2_DDR2_dqsn[6]
set_location_assignment PIN_E29 -to M2_DDR2_dqs[6]
set_location_assignment PIN_D28 -to M2_DDR2_dm[6]
set_location_assignment PIN_F28 -to M2_DDR2_dq[50]
set_location_assignment PIN_E28 -to M2_DDR2_dq[54]
set_location_assignment PIN_H28 -to M2_DDR2_dq[51]
set_location_assignment PIN_G29 -to M2_DDR2_dq[55]
set_location_assignment PIN_C29 -to M2_DDR2_dq[56]
set_location_assignment PIN_A27 -to M2_DDR2_dq[60]
set_location_assignment PIN_A31 -to M2_DDR2_dq[57]
set_location_assignment PIN_A28 -to M2_DDR2_dq[61]
set_location_assignment PIN_C30 -to M2_DDR2_dm[7]
set_location_assignment PIN_B28 -to M2_DDR2_dqsn[7]
set_location_assignment PIN_C28 -to M2_DDR2_dqs[7]
set_location_assignment PIN_C27 -to M2_DDR2_dq[58]
set_location_assignment PIN_D27 -to M2_DDR2_dq[59]
set_location_assignment PIN_B29 -to M2_DDR2_dq[62]
set_location_assignment PIN_B31 -to M2_DDR2_dq[63]
set_location_assignment PIN_J15 -to M2_DDR2_SDA
set_location_assignment PIN_K15 -to M2_DDR2_SCL
set_location_assignment PIN_A18 -to M2_DDR2_SA[0]
set_location_assignment PIN_B19 -to M2_DDR2_SA[1]
set_location_assignment PIN_AG25 -to M1_DDR2_oct_rdn
set_location_assignment PIN_AF25 -to M1_DDR2_oct_rup
set_location_assignment PIN_N14 -to M2_DDR2_oct_rdn
set_location_assignment PIN_P14 -to M2_DDR2_oct_rup
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|ureset|phy_reset_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[2] -to u0|ddr2_ram|dll0|dll_wys_m -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|ddr2_ram -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1 -tag __testbench_ls_ddr2_ram_p0
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name UNIPHY_TEMP_VER_CODE 775489495
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_I2C_SCLK
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_PLL_D[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_CONF_D[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_I2C_SDAT
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_PLL_D[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OSC_50_BANK3
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OSC_50_Bank3
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_SA
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to termination_blk0~_rdn_pad
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to termination_blk0~_rup_pad
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rup
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_cke[1]

set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS ON
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=2048" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=2048" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "pll40MHz:pll40MHz0|c2" -section_id auto_signaltap_0
set_global_assignment -name VHDL_FILE Controller.vhd
set_global_assignment -name VHDL_FILE ethlink/ethlink.vhd
set_global_assignment -name VHDL_FILE ethlink/altiobuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxtagbuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/pkg_crc32_d8.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altrxtagbuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altrxdatabuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdcfiforx2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdcfiforx1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdcfifo2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/globals.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/rgmii1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/ddout1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/ddin1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/altddout1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/altddin1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/txport1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/txrxint.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/userlib.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/txframe1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxframe1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxdatabuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/regsync1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfiforx2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfiforx1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfifo8bit.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfifo2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/crc32.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/maclut.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_sgmii.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_rgmii.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_gmii.vhd
set_global_assignment -name SDC_FILE TestBench_LS.out.sdc
set_global_assignment -name VERILOG_FILE IP/StreamFifo/streamFIFO.v
set_global_assignment -name QIP_FILE testbench_ls/synthesis/testbench_ls.qip
set_global_assignment -name VERILOG_FILE TestBench_LS.v
set_global_assignment -name QIP_FILE primitiveFIFO.qip
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name QIP_FILE pll40MHz.qip
set_global_assignment -name QIP_FILE pll125MHz.qip
set_global_assignment -name VHDL_FILE ethlink/mac/dpram1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdpram1_64_8.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dpram2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdpram2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxport1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/syncrst1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/scfiforeg1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/regfile1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/sgmii/sgmii1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/sgmii/alttse1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/framegen.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/cmdctrl.vhd
set_global_assignment -name SEARCH_PATH "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/"
set_global_assignment -name SEARCH_PATH /home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/
set_global_assignment -name SEARCH_PATH /home/na62torino/Data/TestBench_LS/ethlink/mac/rgmii/
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wdata[2][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wtxclr[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wtxreq[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "Controller:c0|ethlink:ethlink_inst|allregs.din.clk125.FSMSend[0].S0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "Controller:c0|ethlink:ethlink_inst|allregs.din.clk125.FSMSend[0].S1" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "Controller:c0|ethlink:ethlink_inst|allregs.din.clk125.FSMSend[0].S2" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wframelen[2][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wtxclr[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "Controller:c0|ethlink:ethlink_inst|allnets.MAC[0].inputs.wtxreq[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "Controller:c0|ethlink:ethlink_inst|allregs.din.clk125.FSMSend[0].S0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "Controller:c0|ethlink:ethlink_inst|allregs.din.clk125.FSMSend[0].S1" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "Controller:c0|ethlink:ethlink_inst|allregs.din.clk125.FSMSend[0].S2" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.latency[0][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.primitiveinpacket[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.txready0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "Controller:c0|ethlink:ethlink_inst|inputs.txready0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wena[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wena[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wreq[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wreq[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|outputs.wready[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|outputs.wready[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to GCLKOUT_FPGA -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "pll40MHz:pll40MHz0|areset" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "pll40MHz:pll40MHz0|c0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "primitiveFIFO:fifo0|rdempty" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "primitiveFIFO:fifo0|wrreq" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "testbench_ls:u0|streamFIFO:fifo_stream|FSM" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "testbench_ls:u0|streamFIFO:fifo_stream|asi_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "testbench_ls:u0|streamFIFO:fifo_stream|asi_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_send" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_write" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "testbench_ls:u0|streamFIFO:fifo_stream|send_flag" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_read" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdatavalid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.txready0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "Controller:c0|ethlink:ethlink_inst|inputs.txready0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wena[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wena[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wreq[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|inputs.wreq[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|outputs.wready[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "Controller:c0|ethlink:ethlink_inst|mac_sgmii:\\MAC:0:MAC|outputs.wready[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to GCLKOUT_FPGA -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "pll40MHz:pll40MHz0|areset" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "pll40MHz:pll40MHz0|c0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "primitiveFIFO:fifo0|aclr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "primitiveFIFO:fifo0|data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "primitiveFIFO:fifo0|data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "primitiveFIFO:fifo0|data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "primitiveFIFO:fifo0|data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "primitiveFIFO:fifo0|data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "primitiveFIFO:fifo0|data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "primitiveFIFO:fifo0|data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "primitiveFIFO:fifo0|data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "primitiveFIFO:fifo0|data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "primitiveFIFO:fifo0|data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "primitiveFIFO:fifo0|data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "primitiveFIFO:fifo0|data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "primitiveFIFO:fifo0|data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "primitiveFIFO:fifo0|data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "primitiveFIFO:fifo0|data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "primitiveFIFO:fifo0|data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[132] -to "primitiveFIFO:fifo0|data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[133] -to "primitiveFIFO:fifo0|data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[134] -to "primitiveFIFO:fifo0|data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[135] -to "primitiveFIFO:fifo0|data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[136] -to "primitiveFIFO:fifo0|data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[137] -to "primitiveFIFO:fifo0|data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[138] -to "primitiveFIFO:fifo0|data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[139] -to "primitiveFIFO:fifo0|data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[140] -to "primitiveFIFO:fifo0|data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[141] -to "primitiveFIFO:fifo0|data[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[142] -to "primitiveFIFO:fifo0|data[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[143] -to "primitiveFIFO:fifo0|data[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[144] -to "primitiveFIFO:fifo0|data[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[145] -to "primitiveFIFO:fifo0|data[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[146] -to "primitiveFIFO:fifo0|data[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[147] -to "primitiveFIFO:fifo0|data[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[148] -to "primitiveFIFO:fifo0|data[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[149] -to "primitiveFIFO:fifo0|data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[150] -to "primitiveFIFO:fifo0|data[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[151] -to "primitiveFIFO:fifo0|data[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[152] -to "primitiveFIFO:fifo0|data[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[153] -to "primitiveFIFO:fifo0|data[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[154] -to "primitiveFIFO:fifo0|data[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[155] -to "primitiveFIFO:fifo0|data[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[156] -to "primitiveFIFO:fifo0|data[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[157] -to "primitiveFIFO:fifo0|data[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[158] -to "primitiveFIFO:fifo0|data[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[159] -to "primitiveFIFO:fifo0|data[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[160] -to "primitiveFIFO:fifo0|data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[161] -to "primitiveFIFO:fifo0|data[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[162] -to "primitiveFIFO:fifo0|data[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[163] -to "primitiveFIFO:fifo0|data[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[164] -to "primitiveFIFO:fifo0|data[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[165] -to "primitiveFIFO:fifo0|data[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[166] -to "primitiveFIFO:fifo0|data[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[167] -to "primitiveFIFO:fifo0|data[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[168] -to "primitiveFIFO:fifo0|data[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[169] -to "primitiveFIFO:fifo0|data[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[170] -to "primitiveFIFO:fifo0|data[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[171] -to "primitiveFIFO:fifo0|data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[172] -to "primitiveFIFO:fifo0|data[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[173] -to "primitiveFIFO:fifo0|data[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[174] -to "primitiveFIFO:fifo0|data[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[175] -to "primitiveFIFO:fifo0|data[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[176] -to "primitiveFIFO:fifo0|data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[177] -to "primitiveFIFO:fifo0|data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[178] -to "primitiveFIFO:fifo0|data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[179] -to "primitiveFIFO:fifo0|data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[180] -to "primitiveFIFO:fifo0|q[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[181] -to "primitiveFIFO:fifo0|q[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[182] -to "primitiveFIFO:fifo0|q[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[183] -to "primitiveFIFO:fifo0|q[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[184] -to "primitiveFIFO:fifo0|q[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[185] -to "primitiveFIFO:fifo0|q[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[186] -to "primitiveFIFO:fifo0|q[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[187] -to "primitiveFIFO:fifo0|q[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[188] -to "primitiveFIFO:fifo0|q[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[189] -to "primitiveFIFO:fifo0|q[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[190] -to "primitiveFIFO:fifo0|q[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[191] -to "primitiveFIFO:fifo0|q[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[192] -to "primitiveFIFO:fifo0|q[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[193] -to "primitiveFIFO:fifo0|q[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[194] -to "primitiveFIFO:fifo0|q[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[195] -to "primitiveFIFO:fifo0|q[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[196] -to "primitiveFIFO:fifo0|q[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[197] -to "primitiveFIFO:fifo0|q[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[198] -to "primitiveFIFO:fifo0|q[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[199] -to "primitiveFIFO:fifo0|q[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[200] -to "primitiveFIFO:fifo0|q[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[201] -to "primitiveFIFO:fifo0|q[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[202] -to "primitiveFIFO:fifo0|q[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[203] -to "primitiveFIFO:fifo0|q[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[204] -to "primitiveFIFO:fifo0|q[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[205] -to "primitiveFIFO:fifo0|q[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[206] -to "primitiveFIFO:fifo0|q[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[207] -to "primitiveFIFO:fifo0|q[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[208] -to "primitiveFIFO:fifo0|q[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[209] -to "primitiveFIFO:fifo0|q[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[210] -to "primitiveFIFO:fifo0|q[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[211] -to "primitiveFIFO:fifo0|q[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[212] -to "primitiveFIFO:fifo0|q[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[213] -to "primitiveFIFO:fifo0|q[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[214] -to "primitiveFIFO:fifo0|q[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[215] -to "primitiveFIFO:fifo0|q[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[216] -to "primitiveFIFO:fifo0|q[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[217] -to "primitiveFIFO:fifo0|q[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[218] -to "primitiveFIFO:fifo0|q[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[219] -to "primitiveFIFO:fifo0|q[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[220] -to "primitiveFIFO:fifo0|q[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[221] -to "primitiveFIFO:fifo0|q[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[222] -to "primitiveFIFO:fifo0|q[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[223] -to "primitiveFIFO:fifo0|q[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[224] -to "primitiveFIFO:fifo0|q[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[225] -to "primitiveFIFO:fifo0|q[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[226] -to "primitiveFIFO:fifo0|q[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[227] -to "primitiveFIFO:fifo0|q[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[228] -to "primitiveFIFO:fifo0|q[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[229] -to "primitiveFIFO:fifo0|q[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[230] -to "primitiveFIFO:fifo0|q[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[231] -to "primitiveFIFO:fifo0|q[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[232] -to "primitiveFIFO:fifo0|q[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[233] -to "primitiveFIFO:fifo0|q[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[234] -to "primitiveFIFO:fifo0|q[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[235] -to "primitiveFIFO:fifo0|q[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[236] -to "primitiveFIFO:fifo0|q[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[237] -to "primitiveFIFO:fifo0|q[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[238] -to "primitiveFIFO:fifo0|q[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[239] -to "primitiveFIFO:fifo0|q[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[240] -to "primitiveFIFO:fifo0|q[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[241] -to "primitiveFIFO:fifo0|q[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[242] -to "primitiveFIFO:fifo0|q[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[243] -to "primitiveFIFO:fifo0|q[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[244] -to "primitiveFIFO:fifo0|rdempty" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[245] -to "primitiveFIFO:fifo0|wrreq" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[246] -to "testbench_ls:u0|ctrl_sig_export[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[247] -to "testbench_ls:u0|ctrl_sig_export[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[248] -to "testbench_ls:u0|ctrl_sig_export[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[249] -to "testbench_ls:u0|ctrl_sig_export[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[250] -to "testbench_ls:u0|streamFIFO:fifo_stream|FSM" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[251] -to "testbench_ls:u0|streamFIFO:fifo_stream|asi_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[252] -to "testbench_ls:u0|streamFIFO:fifo_stream|asi_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[253] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[254] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[255] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[256] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[257] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[258] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[259] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[260] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[261] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[262] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[263] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[264] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[265] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[266] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[267] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[268] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[269] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[270] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[271] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[272] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[273] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[274] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[275] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[276] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[277] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[278] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[279] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[280] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[281] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[282] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[283] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[284] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[285] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[286] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[287] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[288] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[289] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[290] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[291] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[292] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[293] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[294] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[295] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[296] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[297] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[298] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[299] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[300] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[301] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[302] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[303] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[304] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[305] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[306] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[307] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[308] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[309] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[310] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[311] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[312] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[313] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[314] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[315] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[316] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[317] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_send" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[318] -to "testbench_ls:u0|streamFIFO:fifo_stream|fifo_write" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[319] -to "testbench_ls:u0|streamFIFO:fifo_stream|send_flag" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[320] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_read" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[321] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[322] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[100]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[323] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[101]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[324] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[102]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[325] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[103]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[326] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[104]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[327] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[105]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[328] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[106]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[329] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[107]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[330] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[108]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[331] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[109]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[332] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[333] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[110]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[334] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[111]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[335] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[112]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[336] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[113]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[337] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[114]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[338] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[115]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[339] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[116]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[340] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[117]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[341] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[118]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[342] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[119]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[343] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[344] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[120]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[345] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[121]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[346] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[122]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[347] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[123]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[348] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[124]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[349] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[125]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[350] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[126]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[351] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[127]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[352] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[128]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[353] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[129]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[354] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[355] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[130]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[356] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[131]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[357] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[132]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[358] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[133]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[359] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[134]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[360] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[135]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[361] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[136]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[362] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[137]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[363] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[138]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[364] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[139]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[365] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[366] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[140]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[367] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[141]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[368] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[142]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[369] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[143]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[370] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[144]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[371] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[145]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[372] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[146]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[373] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[147]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[374] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[148]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[375] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[149]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[376] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[377] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[150]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[378] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[151]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[379] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[152]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[380] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[153]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[381] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[154]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[382] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[155]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[383] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[156]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[384] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[157]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[385] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[158]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[386] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[159]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[387] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[388] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[160]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[389] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[161]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[390] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[162]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[391] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[163]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[392] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[164]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[393] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[165]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[394] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[166]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[395] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[167]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[396] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[168]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[397] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[169]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[398] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[399] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[170]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[400] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[171]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[401] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[172]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[402] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[173]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[403] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[174]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[404] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[175]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[405] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[176]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[406] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[177]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[407] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[178]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[408] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[179]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[409] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[410] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[180]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[411] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[181]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[412] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[182]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[413] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[183]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[414] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[184]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[415] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[185]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[416] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[186]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[417] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[187]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[418] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[188]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[419] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[189]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[420] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[421] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[190]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[422] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[191]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[423] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[192]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[424] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[193]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[425] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[194]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[426] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[195]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[427] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[196]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[428] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[197]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[429] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[198]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[430] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[199]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[431] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[432] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[433] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[200]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[434] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[201]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[435] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[202]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[436] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[203]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[437] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[204]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[438] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[205]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[439] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[206]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[440] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[207]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[441] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[208]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[442] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[209]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[443] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[444] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[210]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[445] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[211]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[446] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[212]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[447] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[213]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[448] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[214]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[449] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[215]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[450] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[216]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[451] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[217]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[452] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[218]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[453] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[219]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[454] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[455] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[220]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[456] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[221]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[457] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[222]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[458] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[223]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[459] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[224]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[460] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[225]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[461] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[226]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[462] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[227]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[463] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[228]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[464] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[229]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[465] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[466] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[230]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[467] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[231]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[468] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[232]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[469] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[233]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[470] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[234]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[471] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[235]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[472] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[236]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[473] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[237]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[474] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[238]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[475] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[239]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[476] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[477] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[240]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[478] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[241]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[479] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[242]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[480] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[243]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[481] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[244]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[482] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[245]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[483] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[246]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[484] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[247]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[485] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[248]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[486] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[249]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[487] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[488] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[250]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[489] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[251]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[490] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[252]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[491] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[253]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[492] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[254]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[493] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[255]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[494] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[495] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[496] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[497] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[498] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[499] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[500] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[501] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[502] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[503] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[504] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[505] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[506] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[507] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[508] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[509] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[510] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[511] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[512] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[513] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[514] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[515] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[516] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[517] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[518] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[519] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[520] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[521] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[522] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[523] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[524] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[525] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[526] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[527] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[528] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[529] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[530] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[531] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[532] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[533] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[534] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[535] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[536] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[537] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[64]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[538] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[65]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[539] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[66]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[540] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[67]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[541] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[68]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[542] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[69]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[543] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[544] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[70]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[545] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[71]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[546] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[72]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[547] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[73]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[548] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[74]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[549] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[75]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[550] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[76]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[551] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[77]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[552] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[78]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[553] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[79]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[554] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[555] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[80]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[556] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[81]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[557] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[82]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[558] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[83]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[559] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[84]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[560] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[85]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[561] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[86]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[562] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[87]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[563] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[88]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[564] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[89]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[565] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[566] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[90]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[567] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[91]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[568] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[92]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[569] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[93]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[570] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[94]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[571] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[95]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[572] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[96]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[573] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[97]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[574] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[98]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[575] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[99]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[576] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdata[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[577] -to "testbench_ls:u0|testbench_ls_dma:dma|mm_read_readdatavalid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[578] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[579] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[100]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[580] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[101]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[581] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[102]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[582] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[103]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[583] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[104]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[584] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[105]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[585] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[106]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[586] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[107]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[587] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[108]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[588] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[109]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[589] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[590] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[110]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[591] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[111]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[592] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[112]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[593] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[113]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[594] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[114]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[595] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[115]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[596] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[116]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[597] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[117]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[598] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[118]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[599] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[119]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[600] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[601] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[120]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[602] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[121]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[603] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[122]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[604] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[123]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[605] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[124]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[606] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[125]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[607] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[126]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[608] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[127]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[609] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[128]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[610] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[129]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[611] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[612] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[130]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[613] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[131]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[614] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[132]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[615] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[133]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[616] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[134]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[617] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[135]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[618] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[136]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[619] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[137]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[620] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[138]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[621] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[139]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[622] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[623] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[140]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[624] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[141]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[625] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[142]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[626] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[143]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[627] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[144]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[628] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[145]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[629] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[146]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[630] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[147]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[631] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[148]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[632] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[149]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[633] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[634] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[150]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[635] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[151]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[636] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[152]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[637] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[153]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[638] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[154]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[639] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[155]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[640] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[156]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[641] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[157]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[642] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[158]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[643] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[159]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[644] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[645] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[160]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[646] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[161]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[647] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[162]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[648] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[163]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[649] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[164]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[650] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[165]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[651] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[166]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[652] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[167]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[653] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[168]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[654] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[169]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[655] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[656] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[170]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[657] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[171]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[658] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[172]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[659] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[173]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[660] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[174]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[661] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[175]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[662] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[176]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[663] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[177]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[664] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[178]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[665] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[179]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[666] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[667] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[180]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[668] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[181]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[669] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[182]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[670] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[183]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[671] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[184]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[672] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[185]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[673] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[186]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[674] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[187]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[675] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[188]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[676] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[189]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[677] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[678] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[190]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[679] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[191]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[680] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[192]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[681] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[193]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[682] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[194]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[683] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[195]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[684] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[196]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[685] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[197]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[686] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[198]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[687] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[199]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[688] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[689] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[690] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[200]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[691] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[201]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[692] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[202]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[693] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[203]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[694] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[204]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[695] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[205]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[696] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[206]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[697] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[207]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[698] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[208]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[699] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[209]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[700] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[701] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[210]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[702] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[211]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[703] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[212]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[704] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[213]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[705] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[214]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[706] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[215]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[707] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[216]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[708] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[217]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[709] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[218]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[710] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[219]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[711] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[712] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[220]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[713] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[221]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[714] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[222]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[715] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[223]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[716] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[224]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[717] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[225]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[718] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[226]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[719] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[227]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[720] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[228]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[721] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[229]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[722] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[723] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[230]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[724] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[231]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[725] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[232]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[726] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[233]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[727] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[234]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[728] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[235]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[729] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[236]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[730] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[237]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[731] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[238]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[732] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[239]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[733] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[734] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[240]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[735] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[241]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[736] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[242]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[737] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[243]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[738] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[244]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[739] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[245]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[740] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[246]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[741] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[247]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[742] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[248]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[743] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[249]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[744] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[745] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[250]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[746] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[251]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[747] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[252]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[748] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[253]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[749] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[254]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[750] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[255]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[751] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[752] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[753] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[754] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[755] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[756] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[757] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[758] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[759] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[760] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[761] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[762] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[763] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[764] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[765] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[766] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[767] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[768] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[769] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[770] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[771] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[772] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[773] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[774] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[775] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[776] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[777] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[778] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[779] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[780] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[781] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[782] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[783] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[784] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[785] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[786] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[787] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[788] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[789] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[790] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[791] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[792] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[793] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[794] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[64]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[795] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[65]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[796] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[66]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[797] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[67]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[798] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[68]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[799] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[69]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[800] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[801] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[70]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[802] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[71]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[803] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[72]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[804] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[73]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[805] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[74]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[806] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[75]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[807] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[76]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[808] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[77]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[809] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[78]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[810] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[79]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[811] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[812] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[80]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[813] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[81]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[814] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[82]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[815] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[83]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[816] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[84]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[817] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[85]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[818] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[86]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[819] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[87]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[820] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[88]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[821] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[89]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[822] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[823] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[90]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[824] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[91]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[825] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[92]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[826] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[93]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[827] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[94]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[828] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[95]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[829] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[96]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[830] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[97]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[831] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[98]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[832] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[99]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[833] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[834] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[835] -to "testbench_ls:u0|testbench_ls_dma:dma|st_source_valid" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=836" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=47" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=836" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=166" -section_id auto_signaltap_0
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top