`timescale 1ns/10ps

module st_tb;
    reg clk, clr;
    reg IncPC, CON_enable;
    reg [31:0] Mdatain;
    wire [31:0] bus_contents;
    reg RAM_write, MDR_enable, MDR_read;
    reg PC_enable, IR_enable, MAR_enable, Y_enable, Zin;
    reg HI_enable, LO_enable, ZHighIn, ZLowIn;
    reg Gra, Grb, Grc;
    wire [4:0] ALU_opcode;

    // Instantiate the datapath module
    datapath DUT(
        .clk(clk),
        .clr(clr),
        .IncPC(IncPC),
        .CON_enable(CON_enable),
        .Mdatain(Mdatain),
        .bus_contents(bus_contents),
        .RAM_write(RAM_write),
        .MDR_enable(MDR_enable),
        .MDR_read(MDR_read),
        .PC_enable(PC_enable),
        .IR_enable(IR_enable),
        .MAR_enable(MAR_enable),
        .Y_enable(Y_enable),
        .Zin(Zin),
        .HI_enable(HI_enable),
        .LO_enable(LO_enable),
        .ZHighIn(ZHighIn),
        .ZLowIn(ZLowIn),
        .Gra(Gra),
        .Grb(Grb),
        .Grc(Grc),
        .ALU_opcode(ALU_opcode)
    );

    initial
    begin
        clk = 0;
        clr = 0;
    end

    always
        #10 clk <= ~clk;

    // State definitions
    localparam Default = 4'b0000, T0 = 4'b0111, T1 = 4'b1000, T2 = 4'b1001, T3 = 4'b1010, T4 = 4'b1011, T5 = 4'b1100, T6 = 4'b1101, T7 = 4'b1110;
    reg [3:0] Present_state = Default;

    always @(posedge clk)
    begin
        case (Present_state)
            Default: #40 Present_state = T0;
            T0: #40 Present_state = T1;
            T1: #40 Present_state = T2;
            T2: #20 Present_state = T3;
            T3: #40 Present_state = T4;
            T4: #40 Present_state = T5;
            T5: #40 Present_state = T6;
            T6: #40 Present_state = T7;
        endcase
    end

    always @(Present_state)
    begin
        #10
        case (Present_state) // Assert the required signals in each clock cycle
            Default: begin // Initialize the signals
                PC_enable <= 0; MAR_enable <= 0; MDR_enable <= 0;
                IR_enable <= 0; Y_enable <= 0; Zin <= 0;
                HI_enable <= 0; LO_enable <= 0; ZHighIn <= 0; ZLowIn <= 0;
                Gra <= 0; Grb <= 0; Grc <= 0;
                CON_enable <= 0; IncPC <= 0;
                RAM_write <= 0; MDR_read <= 0;
                Mdatain <= 32'h00000000;
            end

            // Test sequence
            T0: begin
                PC_enable <= 1;
                MAR_enable <= 1;
                MDR_enable <= 0;
                IR_enable <= 0;
                Y_enable <= 0;
                Zin <= 0;
                HI_enable <= 0;
                LO_enable <= 0;
                ZHighIn <= 0;
                ZLowIn <= 0;
                Gra <= 0;
                Grb <= 0;
                Grc <= 0;
                CON_enable <= 0;
                IncPC <= 0;
                RAM_write <= 0;
                MDR_read <= 0;
                Mdatain <= 32'h00000000;
                end
            T1: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 1;
                IR_enable <= 0;
                Y_enable <= 0;
                Zin <= 0;
                HI_enable <= 0;
                LO_enable <= 0;
                ZHighIn <= 0;
                ZLowIn <= 0;
                Gra <= 0;
                Grb <= 0;
                Grc <= 0;
                CON_enable <= 0;
                IncPC <= 0;
                RAM_write <= 1;
                MDR_read <= 0;
                Mdatain <= 32'h00000001;
            end

            T2: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 0;
                IR_enable <= 1;
                Y_enable <= 0;
                Zin <= 0;
                HI_enable <= 0;
                LO_enable <= 0;
                ZHighIn <= 0;
                ZLowIn <= 0;
                Gra <= 0;
                Grb <= 0;
                Grc <= 0;
                CON_enable <= 0;
                IncPC <= 0;
                RAM_write <= 0;
                MDR_read <= 1;
                Mdatain <= 32'h00000000;
            end

            T3: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 0;
                IR_enable <= 0;
                Y_enable <= 1;
                Zin <= 0;
                HI_enable <= 0;
                LO_enable <= 0;
                ZHighIn <= 0;
                ZLowIn <= 0;
                Gra <= 1;
                Grb <= 2;
                Grc <= 0;
                CON_enable <= 1;
                IncPC <= 0;
                RAM_write <= 0;
                MDR_read <= 0;
                Mdatain <= 32'h00000000;
            end

            T4: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 0;
                IR_enable <= 0;
                Y_enable <= 0;
                Zin <= 1;
                HI_enable <= 0;
                LO_enable <= 0;
                ZHighIn <= 0;
                ZLowIn <= 0;
                Gra <= 0;
                Grb <= 0;
                Grc <= 3;
                CON_enable <= 0;
                IncPC <= 0;
                RAM_write <= 0;
                MDR_read <= 0;
                Mdatain <= 32'h00000000;
            end

            T5: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 0;
                IR_enable <= 0;
                Y_enable <= 0;
                Zin <= 0;
                HI_enable <= 1;
                LO_enable <= 0;
                ZHighIn <= 1;
                ZLowIn <= 0;
                Gra <= 0;
                Grb <= 0;
                Grc <= 0;
                CON_enable <= 0;
                IncPC <= 0;
                RAM_write <= 0;
                MDR_read <= 0;
                Mdatain <= 32'h00000000;
                end
            T6: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 0;
                IR_enable <= 0;
                Y_enable <= 0;
                Zin <= 0;
                HI_enable <= 0;
                LO_enable <= 1;
                ZHighIn <= 0;
                ZLowIn <= 1;
                Gra <= 0;
                Grb <= 0;
                Grc <= 0;
                CON_enable <= 0;
                IncPC <= 0;
                RAM_write <= 0;
                MDR_read <= 0;
                Mdatain <= 32'h00000000;
            end

            T7: begin
                PC_enable <= 0;
                MAR_enable <= 0;
                MDR_enable <= 0;
                IR_enable <= 0;
                Y_enable <= 0;
                Zin <= 0;
                HI_enable <= 0;
                LO_enable <= 0;
                ZHighIn <= 0;
                ZLowIn <= 0;
                Gra <= 0;
                Grb <= 0;
                Grc <= 0;
                CON_enable <= 0;
                IncPC <= 1;
                RAM_write <= 0;
                MDR_read <= 0;
                Mdatain <= 32'h00000000;
            end
        endcase
        end

    endmodule
