# stop_watch project

## Information
- EDA: Vivado 2017.1
- language: Verilog
- 板子: ARTIX-7 xc7a35tcsg324

## Add to project
- contain: .v files and .xdc file
- add those files to your Vivado project

## Use with 板子
- switch on SW0-R1, and then the stop watch will go.
- Enter RESET# butten to clear the stop watch.  
