{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630669477726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630669477734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 03 17:14:37 2021 " "Processing started: Fri Sep 03 17:14:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630669477734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669477734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669477735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630669478060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630669478060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TB " "Found entity 1: UART_TB" {  } { { "UART_TB.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/UART_TB.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST lcdlab3.v(3) " "Verilog HDL Declaration information at lcdlab3.v(3): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630669486811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630669486811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630669486811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486814 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_slow " "Found entity 1: slave_port_slow" {  } { { "slave_port_slow.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_slow.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_slow " "Found entity 1: slave_4k_slow" {  } { { "slave_4k_slow.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_slow.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port_tb " "Found entity 1: master_port_tb" {  } { { "master_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "master_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port_tb " "Found entity 1: master_out_port_tb" {  } { { "master_out_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_4k_tb " "Found entity 1: master_4k_tb" {  } { { "master_module_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module.v 1 1 " "Found 1 design units, including 1 entities, in source file master_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "master_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port_tb " "Found entity 1: master_in_port_tb" {  } { { "master_in_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "master_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux_tb " "Found entity 1: Bus_mux_tb" {  } { { "Bus_mux_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "Bus_mux.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interconnect_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect_tb " "Found entity 1: Bus_interconnect_tb" {  } { { "Bus_interconnect_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect " "Found entity 1: Bus_interconnect" {  } { { "Bus_interconnect.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter_tb " "Found entity 1: Bus_Arbiter_tb" {  } { { "Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(69) " "Verilog HDL information at Bus_Arbiter.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630669486844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(112) " "Verilog HDL information at Bus_Arbiter.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630669486844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter " "Found entity 1: Bus_Arbiter" {  } { { "Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_tb " "Found entity 1: slave_4k_tb" {  } { { "slave_4k_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "slave_4k.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port_tb " "Found entity 1: slave_out_port_tb" {  } { { "slave_out_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port_tb " "Found entity 1: slave_in_port_tb" {  } { { "slave_in_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 2 2 " "Found 2 design units, including 2 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "bin27.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486859 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin27 " "Found entity 2: bin27" {  } { { "bin27.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.v(103) " "Verilog HDL information at slave_port.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630669486860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_tb " "Found entity 1: slave_port_tb" {  } { { "slave_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_test " "Found entity 1: BRAM_test" {  } { { "BRAM_test.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_event1.v 1 1 " "Found 1 design units, including 1 entities, in source file button_event1.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_event1 " "Found entity 1: button_event1" {  } { { "button_event1.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_in " "Found entity 1: LCD_in" {  } { { "LCD_in.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file command_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_processor " "Found entity 1: command_processor" {  } { { "command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_port.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_port " "Found entity 1: uart_port" {  } { { "uart_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge " "Found entity 1: bridge" {  } { { "bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_module " "Found entity 1: bridge_module" {  } { { "bridge_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630669486885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_busy Bus_interconnect_tb.v(65) " "Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for \"bus_busy\"" {  } { { "Bus_interconnect_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1_split_enabled Bus_Arbiter_tb.v(32) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for \"s1_split_enabled\"" {  } { { "Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2_split_enabled Bus_Arbiter_tb.v(33) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for \"s2_split_enabled\"" {  } { { "Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3_split_enabled Bus_Arbiter_tb.v(34) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for \"s3_split_enabled\"" {  } { { "Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top.v(153) " "Verilog HDL Implicit Net warning at top.v(153): created implicit net for \"clk\"" {  } { { "top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1_rx_burst_num top.v(355) " "Verilog HDL Implicit Net warning at top.v(355): created implicit net for \"s1_rx_burst_num\"" {  } { { "top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v" 355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2_rx_burst_num top.v(356) " "Verilog HDL Implicit Net warning at top.v(356): created implicit net for \"s2_rx_burst_num\"" {  } { { "top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3_rx_burst_num top.v(357) " "Verilog HDL Implicit Net warning at top.v(357): created implicit net for \"s3_rx_burst_num\"" {  } { { "top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630669486886 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(22) " "Verilog HDL Parameter Declaration warning at uart_tx.v(22): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630669486886 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(19) " "Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630669486886 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d0 scaledclock.v(13) " "Verilog HDL error at scaledclock.v(13): object \"d0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1630669486890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg " "Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630669486974 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 03 17:14:46 2021 " "Processing ended: Fri Sep 03 17:14:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630669486974 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630669486974 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630669486974 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669486974 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630669487577 ""}
