ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Nov 23, 2015 at 23:54:47 PST
ncverilog
	+libext+.tsbvlibp
	+access+r
	+sv
	-y
	/apps/toshiba/sjsu/verilog/tc240c
	-f files.f
		setb8.v
		se8_gates.v
file: setb8.v
	module worklib.top:v
		errors: 0, warnings: 0
file: se8_gates.v
	module worklib.se8:v
		errors: 0, warnings: 0
		Caching library 'tc240c' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  CIVDX2 U9518 ( .A(n17785), .Z0(n15309) );
             |
ncelab: *W,CUVWSP (./se8_gates.v,7616|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX2.tsbvlibp,12): Z1

  CIVDX1 U9625 ( .A(n13367), .Z1(n17735) );
             |
ncelab: *W,CUVWSP (./se8_gates.v,7736|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U9697 ( .A(n15671), .Z0(n15672) );
             |
ncelab: *W,CUVWSP (./se8_gates.v,7808|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z1

  CIVDX4 U9825 ( .A(n12069), .Z0(n12107) );
             |
ncelab: *W,CUVWSP (./se8_gates.v,7939|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX4.tsbvlibp,12): Z1

  CIVDX1 U11169 ( .A(n14852), .Z0(n16886) );
              |
ncelab: *W,CUVWSP (./se8_gates.v,9645|14): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z1

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:v <0x513d73f8>
			streams:   9, words: 17523
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                15370     112
		UDPs:                    3329       4
		Primitives:            103635       9
		Timing outputs:         12600      63
		Registers:               2867      27
		Scalar wires:           15450       -
		Expanded wires:            84       4
		Always blocks:              1       1
		Initial blocks:             5       5
		Clocking blocks:            1       1
		Pseudo assignments:         1       1
		Timing checks:          25596   11379
		Simulation timescale:    10ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
End of the run
Simulation complete via $finish(1) at time 375645 NS + 0
./setb8.v:146   $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Nov 23, 2015 at 23:55:54 PST  (total: 00:01:07)
