{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:48:57 2017 " "Info: Processing started: Wed Nov 22 14:48:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yinyue -c yinyue " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk12mhz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk12mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk12mhz " "Info: Found entity 1: div_clk12mhz" {  } { { "div_clk12mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk12mhz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk6mhz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk6mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk6mhz " "Info: Found entity 1: div_clk6mhz" {  } { { "div_clk6mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk6mhz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk4hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk4hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk4hz " "Info: Found entity 1: div_clk4hz" {  } { { "div_clk4hz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk4hz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk1mhz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk1mhz " "Info: Found entity 1: div_clk1mhz" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1mhz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk1khz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk1khz " "Info: Found entity 1: div_clk1khz" {  } { { "div_clk1khz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1khz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file song.v" { { "Info" "ISGN_ENTITY_NAME" "1 song " "Info: Found entity 1: song" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file quma.v" { { "Info" "ISGN_ENTITY_NAME" "1 quma " "Info: Found entity 1: quma" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp " "Info: Found entity 1: disp" {  } { { "disp.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/disp.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yinyue.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file yinyue.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yinyue " "Info: Found entity 1: yinyue" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Info: Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/led.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "yinyue " "Info: Elaborating entity \"yinyue\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song song:inst4 " "Info: Elaborating entity \"song\" for hierarchy \"song:inst4\"" {  } { { "yinyue.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 48 496 640 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 song.v(15) " "Warning (10230): Verilog HDL assignment warning at song.v(15): truncated value with size 32 to match size of target (14)" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 song.v(42) " "Warning (10230): Verilog HDL assignment warning at song.v(42): truncated value with size 32 to match size of target (10)" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 song.v(201) " "Warning (10230): Verilog HDL assignment warning at song.v(201): truncated value with size 32 to match size of target (10)" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk6mhz div_clk6mhz:inst2 " "Info: Elaborating entity \"div_clk6mhz\" for hierarchy \"div_clk6mhz:inst2\"" {  } { { "yinyue.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 0 224 376 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk12mhz div_clk12mhz:inst " "Info: Elaborating entity \"div_clk12mhz\" for hierarchy \"div_clk12mhz:inst\"" {  } { { "yinyue.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 64 16 176 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk12mhz.v(7) " "Warning (10230): Verilog HDL assignment warning at div_clk12mhz.v(7): truncated value with size 32 to match size of target (22)" {  } { { "div_clk12mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk12mhz.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk4hz div_clk4hz:inst1 " "Info: Elaborating entity \"div_clk4hz\" for hierarchy \"div_clk4hz:inst1\"" {  } { { "yinyue.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 120 216 360 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk4hz.v(8) " "Warning (10230): Verilog HDL assignment warning at div_clk4hz.v(8): truncated value with size 32 to match size of target (22)" {  } { { "div_clk4hz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk4hz.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst3 " "Info: Elaborating entity \"led\" for hierarchy \"led:inst3\"" {  } { { "yinyue.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 464 240 336 560 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quma quma:inst9 " "Info: Elaborating entity \"quma\" for hierarchy \"quma:inst9\"" {  } { { "yinyue.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 88 736 928 216 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 quma.v(12) " "Warning (10230): Verilog HDL assignment warning at quma.v(12): truncated value with size 8 to match size of target (6)" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 quma.v(24) " "Warning (10230): Verilog HDL assignment warning at quma.v(24): truncated value with size 8 to match size of target (6)" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 quma.v(36) " "Warning (10230): Verilog HDL assignment warning at quma.v(36): truncated value with size 8 to match size of target (6)" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk1mhz div_clk1mhz:inst5 " "Info: Elaborating entity \"div_clk1mhz\" for hierarchy \"div_clk1mhz:inst5\"" {  } { { "yinyue.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 232 216 368 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk1mhz.v(8) " "Warning (10230): Verilog HDL assignment warning at div_clk1mhz.v(8): truncated value with size 32 to match size of target (22)" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1mhz.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:inst8 " "Info: Elaborating entity \"disp\" for hierarchy \"disp:inst8\"" {  } { { "yinyue.bdf" "inst8" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 272 656 800 368 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk1khz div_clk1khz:inst6 " "Info: Elaborating entity \"div_clk1khz\" for hierarchy \"div_clk1khz:inst6\"" {  } { { "yinyue.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 344 216 360 440 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk1khz.v(8) " "Warning (10230): Verilog HDL assignment warning at div_clk1khz.v(8): truncated value with size 32 to match size of target (22)" {  } { { "div_clk1khz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1khz.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] VCC " "Warning (13410): Pin \"dig\[0\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 96 976 1152 112 "dig\[0..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] VCC " "Warning (13410): Pin \"dig\[1\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 96 976 1152 112 "dig\[0..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Warning (13410): Pin \"dig\[2\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 96 976 1152 112 "dig\[0..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Warning (13410): Pin \"seg\[7\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 296 912 1088 312 "seg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Info: Implemented 415 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:49:01 2017 " "Info: Processing ended: Wed Nov 22 14:49:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:49:03 2017 " "Info: Processing started: Wed Nov 22 14:49:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yinyue -c yinyue " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "yinyue EP4CE6F17C8 " "Info: Selected device EP4CE6F17C8 for design \"yinyue\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 798 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 800 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 802 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 804 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 806 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name5 " "Info: Pin pin_name5 not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { pin_name5 } } } { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 520 384 560 536 "pin_name5" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 33 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yinyue.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'yinyue.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_48mhz~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk_48mhz~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_48mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 791 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_clk12mhz:inst\|clk_12mhz  " "Info: Automatically promoted node div_clk12mhz:inst\|clk_12mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_clk12mhz:inst\|clk_12mhz~0 " "Info: Destination node div_clk12mhz:inst\|clk_12mhz~0" {  } { { "div_clk12mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk12mhz.v" 3 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk12mhz:inst|clk_12mhz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 271 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name5~output " "Info: Destination node pin_name5~output" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 520 384 560 536 "pin_name5" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 776 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name4~output " "Info: Destination node pin_name4~output" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 504 384 560 520 "pin_name4" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name4~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 775 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name~output " "Info: Destination node pin_name~output" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 488 384 560 504 "pin_name" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 774 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div_clk12mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk12mhz.v" 3 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk12mhz:inst|clk_12mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_clk4hz:inst1\|clk_4hz  " "Info: Automatically promoted node div_clk4hz:inst1\|clk_4hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_clk4hz:inst1\|clk_4hz~0 " "Info: Destination node div_clk4hz:inst1\|clk_4hz~0" {  } { { "div_clk4hz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk4hz.v" 4 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk4hz:inst1|clk_4hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 564 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div_clk4hz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk4hz.v" 4 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk4hz:inst1|clk_4hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 128 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_clk1khz:inst6\|clk_1khz  " "Info: Automatically promoted node div_clk1khz:inst6\|clk_1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_clk1khz:inst6\|clk_1khz~0 " "Info: Destination node div_clk1khz:inst6\|clk_1khz~0" {  } { { "div_clk1khz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1khz.v" 4 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk1khz:inst6|clk_1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 502 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div_clk1khz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1khz.v" 4 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk1khz:inst6|clk_1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_clk1mhz:inst5\|clk_1mhz  " "Info: Automatically promoted node div_clk1mhz:inst5\|clk_1mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_clk1mhz:inst5\|clk_1mhz~0 " "Info: Destination node div_clk1mhz:inst5\|clk_1mhz~0" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1mhz.v" 4 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk1mhz:inst5|clk_1mhz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 346 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div_clk1mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1mhz.v" 4 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/yinyue/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 11 " "Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 9 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 13 13 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/yinyue/yinyue.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/yinyue/yinyue.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Info: Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:49:08 2017 " "Info: Processing ended: Wed Nov 22 14:49:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:49:10 2017 " "Info: Processing started: Wed Nov 22 14:49:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off yinyue -c yinyue " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:49:10 2017 " "Info: Processing started: Wed Nov 22 14:49:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yinyue -c yinyue " "Info: Command: quartus_sta yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:49:12 2017 " "Info: Processing ended: Wed Nov 22 14:49:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yinyue.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'yinyue.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_48mhz clk_48mhz " "Info: create_clock -period 1.000 -name clk_48mhz clk_48mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk6mhz:inst2\|clk_6mhz div_clk6mhz:inst2\|clk_6mhz " "Info: create_clock -period 1.000 -name div_clk6mhz:inst2\|clk_6mhz div_clk6mhz:inst2\|clk_6mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk12mhz:inst\|clk_12mhz div_clk12mhz:inst\|clk_12mhz " "Info: create_clock -period 1.000 -name div_clk12mhz:inst\|clk_12mhz div_clk12mhz:inst\|clk_12mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk4hz:inst1\|clk_4hz div_clk4hz:inst1\|clk_4hz " "Info: create_clock -period 1.000 -name div_clk4hz:inst1\|clk_4hz div_clk4hz:inst1\|clk_4hz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name song:inst4\|divider\[0\] song:inst4\|divider\[0\] " "Info: create_clock -period 1.000 -name song:inst4\|divider\[0\] song:inst4\|divider\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk1mhz:inst5\|clk_1mhz div_clk1mhz:inst5\|clk_1mhz " "Info: create_clock -period 1.000 -name div_clk1mhz:inst5\|clk_1mhz div_clk1mhz:inst5\|clk_1mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk1khz:inst6\|clk_1khz div_clk1khz:inst6\|clk_1khz " "Info: create_clock -period 1.000 -name div_clk1khz:inst6\|clk_1khz div_clk1khz:inst6\|clk_1khz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.203 " "Info: Worst-case setup slack is -7.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.203      -150.049 div_clk4hz:inst1\|clk_4hz  " "Info:    -7.203      -150.049 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684      -224.665 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.684      -224.665 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380       -70.290 clk_48mhz  " "Info:    -3.380       -70.290 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993       -41.902 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -2.993       -41.902 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864       -12.711 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.864       -12.711 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556        -8.046 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.556        -8.046 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001        -0.001 song:inst4\|divider\[0\]  " "Info:    -0.001        -0.001 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.211 " "Info: Worst-case hold slack is -3.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.211       -12.788 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.211       -12.788 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333        -2.333 clk_48mhz  " "Info:    -2.333        -2.333 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924        -3.939 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.924        -3.939 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756        -2.018 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.756        -2.018 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 song:inst4\|divider\[0\]  " "Info:     0.382         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.452         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     1.805         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 clk_48mhz  " "Info:    -3.000       -37.201 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.487       -46.097 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.487       -10.409 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 song:inst4\|divider\[0\]  " "Info:    -1.487        -1.487 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.667 " "Info: Worst-case setup slack is -6.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.667      -137.356 div_clk4hz:inst1\|clk_4hz  " "Info:    -6.667      -137.356 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394      -205.789 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.394      -205.789 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166       -65.543 clk_48mhz  " "Info:    -3.166       -65.543 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772       -38.808 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -2.772       -38.808 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649       -11.247 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.649       -11.247 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372        -7.008 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.372        -7.008 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 song:inst4\|divider\[0\]  " "Info:     0.100         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.981 " "Info: Worst-case hold slack is -2.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981       -11.884 div_clk12mhz:inst\|clk_12mhz  " "Info:    -2.981       -11.884 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157        -2.157 clk_48mhz  " "Info:    -2.157        -2.157 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886        -4.281 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.886        -4.281 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.079 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.742        -2.079 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 song:inst4\|divider\[0\]  " "Info:     0.337         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.401         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     1.704         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 clk_48mhz  " "Info:    -3.000       -37.201 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.487       -46.097 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.487       -10.409 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.544 song:inst4\|divider\[0\]  " "Info:    -1.487        -1.544 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.555 " "Info: Worst-case setup slack is -2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555       -48.430 div_clk4hz:inst1\|clk_4hz  " "Info:    -2.555       -48.430 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952       -53.235 div_clk12mhz:inst\|clk_12mhz  " "Info:    -0.952       -53.235 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868       -16.722 clk_48mhz  " "Info:    -0.868       -16.722 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757       -10.598 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.757       -10.598 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -1.895 div_clk1khz:inst6\|clk_1khz  " "Info:    -0.290        -1.895 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093        -0.279 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.093        -0.279 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581         0.000 song:inst4\|divider\[0\]  " "Info:     0.581         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.426 " "Info: Worst-case hold slack is -1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426        -5.660 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.426        -5.660 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088        -1.088 clk_48mhz  " "Info:    -1.088        -1.088 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391        -1.539 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.391        -1.539 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369        -1.120 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.369        -1.120 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 song:inst4\|divider\[0\]  " "Info:     0.163         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.186         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     0.797         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -27.472 clk_48mhz  " "Info:    -3.000       -27.472 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -70.000 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.000       -70.000 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.000       -31.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.000       -14.000 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.000        -7.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.000        -6.000 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 song:inst4\|divider\[0\]  " "Info:    -1.000        -1.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:49:17 2017 " "Info: Processing ended: Wed Nov 22 14:49:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
