# ES204 Digital Systems Verilog

![](https://github.com/guntas-13/Verilog/blob/main/Demo.png)
