- ğŸ‘‹ Hi, Iâ€™m @RajaBhargavv
- ğŸ‘€ Iâ€™m interested in Design verification for VLSI
- ğŸŒ± Iâ€™m currently learning  verilog, system verilog, UVM
  

<!---
RajaBhargavv/RajaBhargavv is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
