<div id="pf254" class="pf w0 h0" data-page-no="254"><div class="pc pc254 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg254.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">33.4.6<span class="_ _b"> </span>LPTMR hardware trigger</div><div class="t m0 x9 hf y34bd ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR hardware trigger asserts at the same time the CSR[TCF] is set and can be</div><div class="t m0 x9 hf y34be ff3 fs5 fc0 sc0 ls0 ws0">used to trigger hardware events in other peripherals without software intervention. The</div><div class="t m0 x9 hf y34bf ff3 fs5 fc0 sc0 ls0 ws0">hardware trigger is always enabled.</div><div class="t m0 xaa h10 yedb ff1 fs4 fc0 sc0 ls0 ws41f">When Then</div><div class="t m0 x2c h7 y13fe ff2 fs4 fc0 sc0 ls0 ws0">The CMR is set to 0 with CSR[TFC] clear<span class="_ _f2"> </span>The LPTMR hardware trigger will assert on the first compare</div><div class="t m0 x2d h7 yedd ff2 fs4 fc0 sc0 ls0 ws0">and does not deassert.</div><div class="t m0 x2c h7 yf0c ff2 fs4 fc0 sc0 ls0 ws0">The CMR is set to a nonzero value, or, if CSR[TFC] is set<span class="_ _4d"> </span>The LPTMR hardware trigger will assert on each compare</div><div class="t m0 x2d h7 y13ff ff2 fs4 fc0 sc0 ls0 ws0">and deassert on the following increment of the CNR.</div><div class="t m0 x9 he y34c0 ff1 fs1 fc0 sc0 ls0 ws0">33.4.7<span class="_ _b"> </span>LPTMR interrupt</div><div class="t m0 x9 hf y34c1 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR interrupt is generated whenever CSR[TIE] and CSR[TCF] are set.</div><div class="t m0 x9 hf y1610 ff3 fs5 fc0 sc0 ls0 ws0">CSR[TCF] is cleared by disabling the LPTMR or by writing a logic 1 to it.</div><div class="t m0 x9 hf y34c2 ff3 fs5 fc0 sc0 ls0 ws0">CSR[TIE] can be altered and CSR[TCF] can be cleared while the LPTMR is enabled.</div><div class="t m0 x9 hf y34c3 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR interrupt is generated asynchronously to the system clock and can be used to</div><div class="t m0 x9 hf y34c4 ff3 fs5 fc0 sc0 ls0 ws0">generate a wakeup from any low-power mode, including the low-leakage modes,</div><div class="t m0 x9 hf y34c5 ff3 fs5 fc0 sc0 ls0 ws0">provided the LPTMR is enabled as a wakeup source.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">596<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
