{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652969549667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652969549673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 10:12:29 2022 " "Processing started: Thu May 19 10:12:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652969549673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969549673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969549673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652969550248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652969550248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem16 " "Found entity 1: mem16" {  } { { "mem16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b16 " "Found entity 1: mux1b16" {  } { { "mux1b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se16.v 1 1 " "Found 1 design units, including 1 entities, in source file se16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se16 " "Found entity 1: se16" {  } { { "se16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze16.v 1 1 " "Found 1 design units, including 1 entities, in source file ze16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ze16 " "Found entity 1: ze16" {  } { { "ze16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 memory.v(28) " "Verilog HDL Expression warning at memory.v(28): truncated literal to match 10 bits" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1652969558895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory " "Found entity 1: tb_memory" {  } { { "tb_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockmemorycontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file blockmemorycontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_control_unit " "Found entity 1: MIPS_control_unit" {  } { { "BlockMemoryControl.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/BlockMemoryControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connected_control_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file connected_control_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 connected_control_memory " "Found entity 1: connected_control_memory" {  } { { "connected_control_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/connected_control_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_connected_control_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_connected_control_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_connected_control_memory " "Found entity 1: tb_connected_control_memory" {  } { { "tb_connected_control_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_connected_control_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2b16 " "Found entity 1: mux2b16" {  } { { "mux2b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulatorfull.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulatorfull.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulatorFull " "Found entity 1: accumulatorFull" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluOut ALUOut alu_sub.v(14) " "Verilog HDL Declaration information at alu_sub.v(14): object \"aluOut\" differs only in case from object \"ALUOut\" in the same scope" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652969558946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sub " "Found entity 1: alu_sub" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux3b16.v(9) " "Verilog HDL information at mux3b16.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "mux3b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652969558952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3b16 " "Found entity 1: mux3b16" {  } { { "mux3b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wires_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file wires_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wires_subsystem " "Found entity 1: wires_subsystem" {  } { { "wires_subsystem.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1b1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1b1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b1 " "Found entity 1: mux1b1" {  } { { "mux1b1.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file accmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccMemory " "Found entity 1: AccMemory" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_16baccumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_16baccumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_16bAccumulator " "Found entity 1: tb_16bAccumulator" {  } { { "tb_16bAccumulator.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_16bAccumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652969558980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969558980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AccSrc accumulatorFull.v(85) " "Verilog HDL Implicit Net warning at accumulatorFull.v(85): created implicit net for \"AccSrc\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUArcB accumulatorFull.v(90) " "Verilog HDL Implicit Net warning at accumulatorFull.v(90): created implicit net for \"ALUArcB\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spo accumulatorFull.v(118) " "Verilog HDL Implicit Net warning at accumulatorFull.v(118): created implicit net for \"spo\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp alu_sub.v(43) " "Verilog HDL Implicit Net warning at alu_sub.v(43): created implicit net for \"ALUOp\"" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_sig AccMemory.v(96) " "Verilog HDL Implicit Net warning at AccMemory.v(96): created implicit net for \"A_sig\"" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_sig AccMemory.v(97) " "Verilog HDL Implicit Net warning at AccMemory.v(97): created implicit net for \"B_sig\"" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IROut AccMemory.v(119) " "Verilog HDL Implicit Net warning at AccMemory.v(119): created implicit net for \"IROut\"" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969558992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accumulatorFull " "Elaborating entity \"accumulatorFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652969559150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcs " "Elaborating entity \"PC\" for hierarchy \"PC:pcs\"" {  } { { "accumulatorFull.v" "pcs" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left PC:pcs\|shift_left:zel " "Elaborating entity \"shift_left\" for hierarchy \"PC:pcs\|shift_left:zel\"" {  } { { "PC.v" "zel" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2b16 PC:pcs\|mux2b16:src_mux " "Elaborating entity \"mux2b16\" for hierarchy \"PC:pcs\|mux2b16:src_mux\"" {  } { { "PC.v" "src_mux" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1b1 PC:pcs\|mux1b1:bnebeq_mux " "Elaborating entity \"mux1b1\" for hierarchy \"PC:pcs\|mux1b1:bnebeq_mux\"" {  } { { "PC.v" "bnebeq_mux" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 PC:pcs\|reg16:pc_reg " "Elaborating entity \"reg16\" for hierarchy \"PC:pcs\|reg16:pc_reg\"" {  } { { "PC.v" "pc_reg" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccMemory AccMemory:memsub " "Elaborating entity \"AccMemory\" for hierarchy \"AccMemory:memsub\"" {  } { { "accumulatorFull.v" "memsub" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559188 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRROut AccMemory.v(23) " "Output port \"IRROut\" at AccMemory.v(23) has no driver" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652969559194 "|accumulatorFull|AccMemory:memsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control AccMemory:memsub\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"AccMemory:memsub\|control:control_inst\"" {  } { { "AccMemory.v" "control_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control.v(149) " "Verilog HDL assignment warning at control.v(149): truncated value with size 32 to match size of target (2)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652969559199 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control.v(238) " "Verilog HDL assignment warning at control.v(238): truncated value with size 32 to match size of target (2)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652969559199 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559199 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559199 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559199 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemAddr control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"MemAddr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559199 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACCSrc control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"ACCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemData control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"MemData\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BneOrBeq control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"BneOrBeq\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BneOrBeq\[0\] control.v(61) " "Inferred latch for \"BneOrBeq\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BneOrBeq\[1\] control.v(61) " "Inferred latch for \"BneOrBeq\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemData\[0\] control.v(61) " "Inferred latch for \"MemData\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[0\] control.v(61) " "Inferred latch for \"ACCSrc\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[1\] control.v(61) " "Inferred latch for \"ACCSrc\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[2\] control.v(61) " "Inferred latch for \"ACCSrc\[2\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.v(61) " "Inferred latch for \"ALUOp\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.v(61) " "Inferred latch for \"ALUOp\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemAddr\[0\] control.v(61) " "Inferred latch for \"MemAddr\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemAddr\[1\] control.v(61) " "Inferred latch for \"MemAddr\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] control.v(61) " "Inferred latch for \"ALUSrcB\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] control.v(61) " "Inferred latch for \"ALUSrcB\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[2\] control.v(61) " "Inferred latch for \"ALUSrcB\[2\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[0\] control.v(61) " "Inferred latch for \"ALUSrcA\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[1\] control.v(61) " "Inferred latch for \"ALUSrcA\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[0\] control.v(61) " "Inferred latch for \"PCSrc\[0\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[1\] control.v(61) " "Inferred latch for \"PCSrc\[1\]\" at control.v(61)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559201 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1b16 AccMemory:memsub\|mux1b16:mux1b16_inst " "Elaborating entity \"mux1b16\" for hierarchy \"AccMemory:memsub\|mux1b16:mux1b16_inst\"" {  } { { "AccMemory.v" "mux1b16_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory AccMemory:memsub\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"AccMemory:memsub\|memory:memory_inst\"" {  } { { "AccMemory.v" "memory_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559210 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "75 0 1023 memory.v(22) " "Verilog HDL warning at memory.v(22): number of words (75) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652969559216 "|accumulatorFull|AccMemory:memsub|memory:memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wires_subsystem wires_subsystem:wiresub " "Elaborating entity \"wires_subsystem\" for hierarchy \"wires_subsystem:wiresub\"" {  } { { "accumulatorFull.v" "wiresub" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559217 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDROutPut wires_subsystem.v(13) " "Output port \"MDROutPut\" at wires_subsystem.v(13) has no driver" {  } { { "wires_subsystem.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652969559224 "|accumulatorFull|wires_subsystem:wiresub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se16 wires_subsystem:wiresub\|se16:SignExtend " "Elaborating entity \"se16\" for hierarchy \"wires_subsystem:wiresub\|se16:SignExtend\"" {  } { { "wires_subsystem.v" "SignExtend" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ze16 wires_subsystem:wiresub\|ze16:ZeroExtend " "Elaborating entity \"ze16\" for hierarchy \"wires_subsystem:wiresub\|ze16:ZeroExtend\"" {  } { { "wires_subsystem.v" "ZeroExtend" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3b16 wires_subsystem:wiresub\|mux3b16:AccSource " "Elaborating entity \"mux3b16\" for hierarchy \"wires_subsystem:wiresub\|mux3b16:AccSource\"" {  } { { "wires_subsystem.v" "AccSource" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sub alu_sub:alus " "Elaborating entity \"alu_sub\" for hierarchy \"alu_sub:alus\"" {  } { { "accumulatorFull.v" "alus" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 alu_sub:alus\|alu16:ALUC " "Elaborating entity \"alu16\" for hierarchy \"alu_sub:alus\|alu16:ALUC\"" {  } { { "alu_sub.v" "ALUC" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969559256 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu16.v(14) " "Verilog HDL Case Statement warning at alu16.v(14): incomplete case statement has no default case item" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero alu16.v(10) " "Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out alu16.v(10) " "Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] alu16.v(10) " "Inferred latch for \"Out\[0\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] alu16.v(10) " "Inferred latch for \"Out\[1\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] alu16.v(10) " "Inferred latch for \"Out\[2\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] alu16.v(10) " "Inferred latch for \"Out\[3\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] alu16.v(10) " "Inferred latch for \"Out\[4\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] alu16.v(10) " "Inferred latch for \"Out\[5\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] alu16.v(10) " "Inferred latch for \"Out\[6\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] alu16.v(10) " "Inferred latch for \"Out\[7\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] alu16.v(10) " "Inferred latch for \"Out\[8\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] alu16.v(10) " "Inferred latch for \"Out\[9\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] alu16.v(10) " "Inferred latch for \"Out\[10\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] alu16.v(10) " "Inferred latch for \"Out\[11\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] alu16.v(10) " "Inferred latch for \"Out\[12\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] alu16.v(10) " "Inferred latch for \"Out\[13\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559262 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] alu16.v(10) " "Inferred latch for \"Out\[14\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559263 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] alu16.v(10) " "Inferred latch for \"Out\[15\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559263 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero\[0\] alu16.v(10) " "Inferred latch for \"Zero\[0\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969559263 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[15\] " "Net \"AccMemory:memsub\|addr\[15\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[15\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[14\] " "Net \"AccMemory:memsub\|addr\[14\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[14\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[13\] " "Net \"AccMemory:memsub\|addr\[13\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[13\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[12\] " "Net \"AccMemory:memsub\|addr\[12\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[12\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[11\] " "Net \"AccMemory:memsub\|addr\[11\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[11\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[10\] " "Net \"AccMemory:memsub\|addr\[10\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[10\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[9\] " "Net \"AccMemory:memsub\|addr\[9\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[9\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[8\] " "Net \"AccMemory:memsub\|addr\[8\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[8\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[7\] " "Net \"AccMemory:memsub\|addr\[7\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[7\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[6\] " "Net \"AccMemory:memsub\|addr\[6\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[6\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[5\] " "Net \"AccMemory:memsub\|addr\[5\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[5\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[4\] " "Net \"AccMemory:memsub\|addr\[4\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[4\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[3\] " "Net \"AccMemory:memsub\|addr\[3\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[3\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[2\] " "Net \"AccMemory:memsub\|addr\[2\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[2\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AccMemory:memsub\|addr\[1\] " "Net \"AccMemory:memsub\|addr\[1\]\" is missing source, defaulting to GND" {  } { { "AccMemory.v" "addr\[1\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559312 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652969559312 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[15\] " "Net \"zero\[15\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[15\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[14\] " "Net \"zero\[14\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[14\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[13\] " "Net \"zero\[13\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[13\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[12\] " "Net \"zero\[12\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[12\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[11\] " "Net \"zero\[11\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[11\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[10\] " "Net \"zero\[10\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[10\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[9\] " "Net \"zero\[9\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[9\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[8\] " "Net \"zero\[8\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[8\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[7\] " "Net \"zero\[7\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[7\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[6\] " "Net \"zero\[6\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[6\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[5\] " "Net \"zero\[5\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[5\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[4\] " "Net \"zero\[4\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[4\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[3\] " "Net \"zero\[3\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[3\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[2\] " "Net \"zero\[2\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[2\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[1\] " "Net \"zero\[1\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[1\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652969559318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652969559318 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_sub:alus\|alu16:ALUC\|Out\[0\] " "LATCH primitive \"alu_sub:alus\|alu16:ALUC\|Out\[0\]\" is permanently enabled" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652969559464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_sub:alus\|alu16:ALUC\|Out\[2\] " "LATCH primitive \"alu_sub:alus\|alu16:ALUC\|Out\[2\]\" is permanently enabled" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652969559464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_sub:alus\|alu16:ALUC\|Out\[1\] " "LATCH primitive \"alu_sub:alus\|alu16:ALUC\|Out\[1\]\" is permanently enabled" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652969559464 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AccMemory:memsub\|memory:memory_inst\|ram " "RAM logic \"AccMemory:memsub\|memory:memory_inst\|ram\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "ram" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652969559942 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652969559942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652969560185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[0\] GND " "Pin \"Output\[0\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[1\] GND " "Pin \"Output\[1\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[2\] GND " "Pin \"Output\[2\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[3\] GND " "Pin \"Output\[3\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[4\] GND " "Pin \"Output\[4\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[5\] GND " "Pin \"Output\[5\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[6\] GND " "Pin \"Output\[6\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[7\] GND " "Pin \"Output\[7\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[8\] GND " "Pin \"Output\[8\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[9\] GND " "Pin \"Output\[9\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[10\] GND " "Pin \"Output\[10\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[11\] GND " "Pin \"Output\[11\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[12\] GND " "Pin \"Output\[12\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[13\] GND " "Pin \"Output\[13\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[14\] GND " "Pin \"Output\[14\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[15\] GND " "Pin \"Output\[15\]\" is stuck at GND" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652969560207 "|accumulatorFull|Output[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652969560207 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652969560253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg " "Generated suppressed messages file C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969560352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652969560560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652969560560 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[10\] " "No output dependent on input pin \"IOIn\[10\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[11\] " "No output dependent on input pin \"IOIn\[11\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[12\] " "No output dependent on input pin \"IOIn\[12\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[13\] " "No output dependent on input pin \"IOIn\[13\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[14\] " "No output dependent on input pin \"IOIn\[14\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[15\] " "No output dependent on input pin \"IOIn\[15\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset\[0\] " "No output dependent on input pin \"reset\[0\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|reset[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[0\] " "No output dependent on input pin \"IOIn\[0\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[1\] " "No output dependent on input pin \"IOIn\[1\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[2\] " "No output dependent on input pin \"IOIn\[2\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[3\] " "No output dependent on input pin \"IOIn\[3\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[4\] " "No output dependent on input pin \"IOIn\[4\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[5\] " "No output dependent on input pin \"IOIn\[5\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[6\] " "No output dependent on input pin \"IOIn\[6\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[7\] " "No output dependent on input pin \"IOIn\[7\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[8\] " "No output dependent on input pin \"IOIn\[8\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOIn\[9\] " "No output dependent on input pin \"IOIn\[9\]\"" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652969560680 "|accumulatorFull|IOIn[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652969560680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652969560682 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652969560682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652969560682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652969560705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 10:12:40 2022 " "Processing ended: Thu May 19 10:12:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652969560705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652969560705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652969560705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652969560705 ""}
