// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        mul_loc_dout,
        mul_loc_empty_n,
        mul_loc_read,
        mul_loc_num_data_valid,
        mul_loc_fifo_cap,
        pass_64_i_dout,
        pass_64_i_empty_n,
        pass_64_i_read,
        pass_64_i_num_data_valid,
        pass_64_i_fifo_cap,
        pass_32_i_din,
        pass_32_i_full_n,
        pass_32_i_write,
        pass_32_i_num_data_valid,
        pass_32_i_fifo_cap,
        mul_loc_c4_din,
        mul_loc_c4_full_n,
        mul_loc_c4_write,
        mul_loc_c4_num_data_valid,
        mul_loc_c4_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] mul_loc_dout;
input   mul_loc_empty_n;
output   mul_loc_read;
input  [2:0] mul_loc_num_data_valid;
input  [2:0] mul_loc_fifo_cap;
input  [1023:0] pass_64_i_dout;
input   pass_64_i_empty_n;
output   pass_64_i_read;
input  [2:0] pass_64_i_num_data_valid;
input  [2:0] pass_64_i_fifo_cap;
output  [511:0] pass_32_i_din;
input   pass_32_i_full_n;
output   pass_32_i_write;
input  [31:0] pass_32_i_num_data_valid;
input  [31:0] pass_32_i_fifo_cap;
output  [31:0] mul_loc_c4_din;
input   mul_loc_c4_full_n;
output   mul_loc_c4_write;
input  [2:0] mul_loc_c4_num_data_valid;
input  [2:0] mul_loc_c4_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    mul_loc_blk_n;
reg    mul_loc_c4_blk_n;
wire   [22:0] select_ln59_fu_121_p3;
reg   [22:0] select_ln59_reg_129;
reg    ap_block_state1;
wire    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start;
wire    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done;
wire    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_idle;
wire    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_ready;
wire    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_64_i_read;
wire   [511:0] grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_32_i_din;
wire    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_32_i_write;
reg    grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    mul_loc_read_local;
reg    mul_loc_c4_write_local;
wire   [31:0] sub_ln59_fu_89_p2;
wire   [22:0] tmp_fu_95_p4;
wire   [0:0] tmp_528_fu_81_p3;
wire   [22:0] sub_ln59_14_fu_105_p2;
wire   [22:0] tmp_s_fu_111_p4;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start_reg = 1'b0;
end

Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32 grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start),
    .ap_done(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done),
    .ap_idle(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_idle),
    .ap_ready(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_ready),
    .pass_64_i_dout(pass_64_i_dout),
    .pass_64_i_empty_n(pass_64_i_empty_n),
    .pass_64_i_read(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_64_i_read),
    .pass_64_i_num_data_valid(3'd0),
    .pass_64_i_fifo_cap(3'd0),
    .pass_32_i_din(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_32_i_din),
    .pass_32_i_full_n(pass_32_i_full_n),
    .pass_32_i_write(grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_32_i_write),
    .pass_32_i_num_data_valid(pass_32_i_num_data_valid),
    .pass_32_i_fifo_cap(pass_32_i_fifo_cap),
    .select_ln59(select_ln59_reg_129)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_ready == 1'b1)) begin
            grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        select_ln59_reg_129 <= select_ln59_fu_121_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_loc_blk_n = mul_loc_empty_n;
    end else begin
        mul_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_loc_c4_blk_n = mul_loc_c4_full_n;
    end else begin
        mul_loc_c4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_loc_c4_write_local = 1'b1;
    end else begin
        mul_loc_c4_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_loc_read_local = 1'b1;
    end else begin
        mul_loc_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (mul_loc_c4_full_n == 1'b0) | (mul_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start = grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_ap_start_reg;

assign mul_loc_c4_din = mul_loc_dout;

assign mul_loc_c4_write = mul_loc_c4_write_local;

assign mul_loc_read = mul_loc_read_local;

assign pass_32_i_din = grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_32_i_din;

assign pass_32_i_write = grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_32_i_write;

assign pass_64_i_read = grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66_pass_64_i_read;

assign select_ln59_fu_121_p3 = ((tmp_528_fu_81_p3[0:0] == 1'b1) ? sub_ln59_14_fu_105_p2 : tmp_s_fu_111_p4);

assign start_out = real_start;

assign sub_ln59_14_fu_105_p2 = (23'd0 - tmp_fu_95_p4);

assign sub_ln59_fu_89_p2 = (32'd0 - mul_loc_dout);

assign tmp_528_fu_81_p3 = mul_loc_dout[32'd31];

assign tmp_fu_95_p4 = {{sub_ln59_fu_89_p2[31:9]}};

assign tmp_s_fu_111_p4 = {{mul_loc_dout[31:9]}};

endmodule //Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19
