<module name="IA_MPUSS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_IA_COMPONENT" acronym="L3_IA_COMPONENT" offset="0x0" width="64" description="Component register of IA">
    <bitfield id="Reserved" width="32" begin="63" end="32" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CODE" width="16" begin="31" end="16" resetval="See." description="Component code" range="" rwaccess="R"/>
    <bitfield id="REV" width="16" begin="15" end="0" resetval="See." description="Revision of the component" range="" rwaccess="R"/>
  </register>
  <register id="L3_IA_CORE" acronym="L3_IA_CORE" offset="0x18" width="64" description="Core register of L3 IA block">
    <bitfield id="Reserved" width="16" begin="63" end="48" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VENDOR_CODE" width="16" begin="47" end="32" resetval="See." description="Vendor code" range="" rwaccess="R"/>
    <bitfield id="CORE_CODE" width="16" begin="31" end="16" resetval="See." description="Core code" range="" rwaccess="R"/>
    <bitfield id="REV_CODE" width="16" begin="15" end="0" resetval="See." description="Revision code" range="" rwaccess="R"/>
  </register>
  <register id="L3_IA_AGENT_CONTROL" acronym="L3_IA_AGENT_CONTROL" offset="0x20" width="64" description="Agent control register of IA block">
    <bitfield id="Reserved" width="34" begin="63" end="30" resetval="0x000000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INBAND_ERROR_SECONDARY_REP" width="1" begin="29" end="29" resetval="1" description="Reporting of in-band errors indicating debug error.Reserved for instances 3 to 12 Reserved R 0x0 ." range="" rwaccess="RW">
      <bitenum value="0" token="INBAND_ERROR_SECONDARY_REP_0" description="No special reporting"/>
      <bitenum value="1" token="INBAND_ERROR_SECONDARY_REP_1" description="Report error"/>
    </bitfield>
    <bitfield id="INBAND_ERROR_PRIMARY_REP" width="1" begin="28" end="28" resetval="1" description="Reporting of in-band errors indicating application error." range="" rwaccess="RW">
      <bitenum value="0" token="INBAND_ERROR_PRIMARY_REP_0" description="No special reporting"/>
      <bitenum value="1" token="INBAND_ERROR_PRIMARY_REP_1" description="Report error"/>
    </bitfield>
    <bitfield id="ALL_INBAND_ERROR_REP" width="1" begin="27" end="27" resetval="1" description="Reporting of all in-band errors" range="" rwaccess="RW">
      <bitenum value="0" token="ALL_INBAND_ERROR_REP_0" description="Only report errors that cannnot be reported in-band"/>
      <bitenum value="1" token="ALL_INBAND_ERROR_REP_1" description="Report all in-band errors"/>
    </bitfield>
    <bitfield id="BURST_TIMEOUT_REP" width="1" begin="26" end="26" resetval="1" description="Open burst and ReadEx/Write timeout reporting" range="" rwaccess="RW">
      <bitenum value="0" token="BURST_TIMEOUT_REP_0" description="No special reporting"/>
      <bitenum value="1" token="BURST_TIMEOUT_REP_1" description="Report out of band"/>
    </bitfield>
    <bitfield id="RESP_TIMEOUT_REP" width="1" begin="25" end="25" resetval="1" description="Response timeout reportingReserved for instances 3, 6 to 10 and 12 Reserved R 0x00 ." range="" rwaccess="RW">
      <bitenum value="0" token="RESP_TIMEOUT_REP_0" description="No special reporting"/>
      <bitenum value="1" token="RESP_TIMEOUT_REP_1" description="Report out-of-band"/>
    </bitfield>
    <bitfield id="MERROR_REP" width="1" begin="24" end="24" resetval="1" description="MError reportingReserved for all instances except 14 (SGX) Reserved R 0x0000 ." range="" rwaccess="RW">
      <bitenum value="0" token="MERROR_REP_0" description="Suppress MError reporting"/>
      <bitenum value="1" token="MERROR_REP_1" description="Report MError"/>
    </bitfield>
    <bitfield id="Reserved" width="5" begin="23" end="19" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BURST_TIMEOUT" width="3" begin="18" end="16" resetval="0x00" description="Response Timeout Bound:" range="" rwaccess="RW">
      <bitenum value="0" token="BURST_TIMEOUT_0" description="No timeout"/>
      <bitenum value="1" token="BURST_TIMEOUT_1" description="1x base cycles"/>
      <bitenum value="2" token="BURST_TIMEOUT_2" description="4x base cycles"/>
      <bitenum value="3" token="BURST_TIMEOUT_3" description="16x base cycles"/>
      <bitenum value="4" token="BURST_TIMEOUT_4" description="64x base cycles"/>
    </bitfield>
    <bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESP_TIMEOUT" width="3" begin="10" end="8" resetval="0x0" description="Response Timeout Bound:Reserved for instances 3, 6 to 10 and 12 Reserved R 0x0 ." range="" rwaccess="RW">
      <bitenum value="0" token="RESP_TIMEOUT_0" description="No timeout"/>
      <bitenum value="1" token="RESP_TIMEOUT_1" description="1x base cycles"/>
      <bitenum value="2" token="RESP_TIMEOUT_2" description="4x base cycles"/>
      <bitenum value="3" token="RESP_TIMEOUT_3" description="16x base cycles"/>
      <bitenum value="4" token="RESP_TIMEOUT_4" description="64x base cycles"/>
    </bitfield>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REJECT" width="1" begin="4" end="4" resetval="0" description="Request rejection control" range="" rwaccess="RW">
      <bitenum value="0" token="REJECT_0" description="Normal operation"/>
      <bitenum value="1" token="REJECT_1" description="Block requests from the initiator."/>
    </bitfield>
    <bitfield id="Reserved" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_RESET" width="1" begin="0" end="0" resetval="0" description="Reset control for agent and reset control on core" range="" rwaccess="RW">
      <bitenum value="0" token="CORE_RESET_0" description="Core reset control inactive"/>
      <bitenum value="1" token="CORE_RESET_1" description="Core reset control active"/>
    </bitfield>
  </register>
  <register id="L3_IA_AGENT_STATUS" acronym="L3_IA_AGENT_STATUS" offset="0x28" width="64" description="Agent Status Register">
    <bitfield id="Reserved" width="34" begin="63" end="30" resetval="0x000000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INBAND_ERROR_SECONDARY" width="1" begin="29" end="29" resetval="0" description="Error Status for in-band errors indicating a debug error.Reserved for instances 3 to 12 Reserved R 0x0 ." range="" rwaccess="RW">
      <bitenum value="0" token="INBAND_ERROR_SECONDARY_0_r" description="No in-band error received"/>
      <bitenum value="0" token="INBAND_ERROR_SECONDARY_0_w" description="Ignored"/>
      <bitenum value="1" token="INBAND_ERROR_SECONDARY_1_r" description="In-band error received"/>
      <bitenum value="1" token="INBAND_ERROR_SECONDARY_1_w" description="Clear in-band error"/>
    </bitfield>
    <bitfield id="INBAND_ERROR_PRIMARY" width="1" begin="28" end="28" resetval="0" description="Error Status for in-band errors indicating application Error" range="" rwaccess="RW">
      <bitenum value="0" token="INBAND_ERROR_PRIMARY_0_r" description="No in-band error received"/>
      <bitenum value="0" token="INBAND_ERROR_PRIMARY_0_w" description="Ignored"/>
      <bitenum value="1" token="INBAND_ERROR_PRIMARY_1_r" description="In-band error received"/>
      <bitenum value="1" token="INBAND_ERROR_PRIMARY_1_w" description="Clear in-band error"/>
    </bitfield>
    <bitfield id="Reserved" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MERROR" width="1" begin="24" end="24" resetval="0" description="MErrorReserved for all instances except 14 (SGX) Reserved R 0x0000 ." range="" rwaccess="R">
      <bitenum value="0" token="MERROR_0" description="No Merror reported"/>
      <bitenum value="1" token="MERROR_1" description="Merror asserted"/>
    </bitfield>
    <bitfield id="Reserved" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BURST_TIMEOUT" width="1" begin="16" end="16" resetval="0" description="Status of open burst and" range="" rwaccess="R"/>
    <bitfield id="TIMEBASE" width="4" begin="15" end="12" resetval="0x0" description="Observation of timebase signals for internal verification" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESP_TIMEOUT" width="1" begin="8" end="8" resetval="0" description="Response timeout statusReserved for instances 3, 6 to 10 and 12 Reserved R 0 ." range="" rwaccess="R"/>
    <bitfield id="READEX" width="1" begin="7" end="7" resetval="0" description="Status of ReadEx/Write" range="" rwaccess="R"/>
    <bitfield id="BURST" width="1" begin="6" end="6" resetval="0" description="Status of open burst" range="" rwaccess="R"/>
    <bitfield id="RESP_WAITING" width="1" begin="5" end="5" resetval="0" description="Response WaitingReserved for instance 3,5,7 and 8 Reserved R 0 ." range="" rwaccess="R"/>
    <bitfield id="REQ_ACTIVE" width="1" begin="4" end="4" resetval="0" description="Requests outstanding" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_RESET" width="1" begin="0" end="0" resetval="0" description="Reset input from core interface" range="" rwaccess="R"/>
  </register>
  <register id="L3_IA_ERROR_LOG" acronym="L3_IA_ERROR_LOG" offset="0x58" width="64" description="Error log register of IA block">
    <bitfield id="Reserved" width="16" begin="63" end="48" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ_INFO" width="16" begin="47" end="32" resetval="0x0000" description="MReqInfo bits of command that caused the error" range="" rwaccess="R"/>
    <bitfield id="MULTI" width="1" begin="31" end="31" resetval="0" description="Multiple Errors" range="" rwaccess="RW">
      <bitenum value="0" token="MULTI_0_w" description="Ignored"/>
      <bitenum value="0" token="MULTI_0_r" description="Multiple error not seen"/>
      <bitenum value="1" token="MULTI_1_w" description="Clear MULTI flag"/>
      <bitenum value="1" token="MULTI_1_r" description="Multiple error seen"/>
    </bitfield>
    <bitfield id="SECONDARY" width="1" begin="30" end="30" resetval="0" description="Indicates whether error was primary or secondary" range="" rwaccess="RW">
      <bitenum value="0" token="SECONDARY_0_w" description="Ignored"/>
      <bitenum value="0" token="SECONDARY_0_r" description="Primary Error"/>
      <bitenum value="1" token="SECONDARY_1_w" description="Reset SECONDARY field"/>
      <bitenum value="1" token="SECONDARY_1_r" description="Secondary Error"/>
    </bitfield>
    <bitfield id="Reserved" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CODE" width="4" begin="27" end="24" resetval="0x0" description="Error code" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="8" begin="23" end="16" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INITID" width="8" begin="15" end="8" resetval="0x00" description="Initiator ID from which the command was launched. See." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="5" begin="7" end="3" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMD" width="3" begin="2" end="0" resetval="0x0" description="Command that caused the error" range="" rwaccess="R"/>
  </register>
  <register id="L3_IA_ERROR_LOG_ADDR" acronym="L3_IA_ERROR_LOG_ADDR" offset="0x60" width="64" description="Error log address register of IA block">
    <bitfield id="Reserved" width="32" begin="63" end="32" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000000000" description="Address of the command that caused the error" range="" rwaccess="R"/>
  </register>
</module>
