// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lenet_predict_lenet_predict,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvf1517-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.427200,HLS_SYN_LAT=1233047,HLS_SYN_TPT=none,HLS_SYN_MEM=68,HLS_SYN_DSP=0,HLS_SYN_FF=7218,HLS_SYN_LUT=11744,HLS_VERSION=2023_1}" *)

module lenet_predict (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_state4 = 44'd8;
parameter    ap_ST_fsm_state5 = 44'd16;
parameter    ap_ST_fsm_state6 = 44'd32;
parameter    ap_ST_fsm_state7 = 44'd64;
parameter    ap_ST_fsm_state8 = 44'd128;
parameter    ap_ST_fsm_state9 = 44'd256;
parameter    ap_ST_fsm_state10 = 44'd512;
parameter    ap_ST_fsm_state11 = 44'd1024;
parameter    ap_ST_fsm_state12 = 44'd2048;
parameter    ap_ST_fsm_state13 = 44'd4096;
parameter    ap_ST_fsm_state14 = 44'd8192;
parameter    ap_ST_fsm_state15 = 44'd16384;
parameter    ap_ST_fsm_state16 = 44'd32768;
parameter    ap_ST_fsm_state17 = 44'd65536;
parameter    ap_ST_fsm_state18 = 44'd131072;
parameter    ap_ST_fsm_state19 = 44'd262144;
parameter    ap_ST_fsm_state20 = 44'd524288;
parameter    ap_ST_fsm_state21 = 44'd1048576;
parameter    ap_ST_fsm_state22 = 44'd2097152;
parameter    ap_ST_fsm_state23 = 44'd4194304;
parameter    ap_ST_fsm_state24 = 44'd8388608;
parameter    ap_ST_fsm_state25 = 44'd16777216;
parameter    ap_ST_fsm_state26 = 44'd33554432;
parameter    ap_ST_fsm_state27 = 44'd67108864;
parameter    ap_ST_fsm_state28 = 44'd134217728;
parameter    ap_ST_fsm_state29 = 44'd268435456;
parameter    ap_ST_fsm_state30 = 44'd536870912;
parameter    ap_ST_fsm_state31 = 44'd1073741824;
parameter    ap_ST_fsm_state32 = 44'd2147483648;
parameter    ap_ST_fsm_state33 = 44'd4294967296;
parameter    ap_ST_fsm_state34 = 44'd8589934592;
parameter    ap_ST_fsm_state35 = 44'd17179869184;
parameter    ap_ST_fsm_state36 = 44'd34359738368;
parameter    ap_ST_fsm_state37 = 44'd68719476736;
parameter    ap_ST_fsm_state38 = 44'd137438953472;
parameter    ap_ST_fsm_state39 = 44'd274877906944;
parameter    ap_ST_fsm_state40 = 44'd549755813888;
parameter    ap_ST_fsm_state41 = 44'd1099511627776;
parameter    ap_ST_fsm_state42 = 44'd2199023255552;
parameter    ap_ST_fsm_state43 = 44'd4398046511104;
parameter    ap_ST_fsm_state44 = 44'd8796093022208;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 5;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r;
reg    predicted_class_ap_vld;
wire   [31:0] grp_fu_303_p2;
reg   [31:0] reg_313;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state30;
wire   [31:0] fc3_output_q0;
reg   [31:0] reg_318;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state41;
reg   [63:0] input_r_read_reg_595;
reg   [6:0] i_6_reg_636;
wire    ap_CS_fsm_state9;
reg   [6:0] i_8_reg_654;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln70_1_fu_416_p2;
reg   [3:0] i_9_reg_677;
wire    ap_CS_fsm_state25;
reg   [12:0] conv1_output_address0;
reg    conv1_output_ce0;
reg    conv1_output_we0;
wire   [31:0] conv1_output_q0;
reg    conv1_output_ce1;
wire   [31:0] conv1_output_q1;
reg    conv1_output_ce2;
wire   [31:0] conv1_output_q2;
reg    conv1_output_ce3;
wire   [31:0] conv1_output_q3;
reg   [10:0] pool1_output_address0;
reg    pool1_output_ce0;
reg    pool1_output_we0;
wire   [31:0] pool1_output_q0;
reg    pool1_output_ce1;
wire   [31:0] pool1_output_q1;
reg   [10:0] conv2_output_address0;
reg    conv2_output_ce0;
reg    conv2_output_we0;
wire   [31:0] conv2_output_q0;
reg    conv2_output_ce1;
wire   [31:0] conv2_output_q1;
reg    conv2_output_ce2;
wire   [31:0] conv2_output_q2;
reg    conv2_output_ce3;
wire   [31:0] conv2_output_q3;
reg   [8:0] pool2_output_address0;
reg    pool2_output_ce0;
reg    pool2_output_we0;
wire   [31:0] pool2_output_q0;
reg    pool2_output_ce1;
wire   [31:0] pool2_output_q1;
reg   [6:0] fc1_output_address0;
reg    fc1_output_ce0;
reg    fc1_output_we0;
wire   [31:0] fc1_output_d0;
wire   [31:0] fc1_output_q0;
reg    fc1_output_ce1;
wire   [31:0] fc1_output_q1;
reg   [6:0] fc2_output_address0;
reg    fc2_output_ce0;
reg    fc2_output_we0;
wire   [31:0] fc2_output_d0;
wire   [31:0] fc2_output_q0;
reg    fc2_output_ce1;
wire   [31:0] fc2_output_q1;
reg   [3:0] fc3_output_address0;
reg    fc3_output_ce0;
reg    fc3_output_we0;
reg   [31:0] fc3_output_d0;
reg    fc3_output_ce1;
wire   [31:0] fc3_output_q1;
wire    grp_conv2d_3_fu_230_ap_start;
wire    grp_conv2d_3_fu_230_ap_done;
wire    grp_conv2d_3_fu_230_ap_idle;
wire    grp_conv2d_3_fu_230_ap_ready;
wire    grp_conv2d_3_fu_230_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv2d_3_fu_230_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv2d_3_fu_230_m_axi_gmem_AWID;
wire   [31:0] grp_conv2d_3_fu_230_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv2d_3_fu_230_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv2d_3_fu_230_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv2d_3_fu_230_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv2d_3_fu_230_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv2d_3_fu_230_m_axi_gmem_AWUSER;
wire    grp_conv2d_3_fu_230_m_axi_gmem_WVALID;
wire   [31:0] grp_conv2d_3_fu_230_m_axi_gmem_WDATA;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_WSTRB;
wire    grp_conv2d_3_fu_230_m_axi_gmem_WLAST;
wire   [0:0] grp_conv2d_3_fu_230_m_axi_gmem_WID;
wire   [0:0] grp_conv2d_3_fu_230_m_axi_gmem_WUSER;
wire    grp_conv2d_3_fu_230_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv2d_3_fu_230_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv2d_3_fu_230_m_axi_gmem_ARID;
wire   [31:0] grp_conv2d_3_fu_230_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv2d_3_fu_230_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv2d_3_fu_230_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv2d_3_fu_230_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv2d_3_fu_230_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv2d_3_fu_230_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv2d_3_fu_230_m_axi_gmem_ARUSER;
wire    grp_conv2d_3_fu_230_m_axi_gmem_RREADY;
wire    grp_conv2d_3_fu_230_m_axi_gmem_BREADY;
wire   [12:0] grp_conv2d_3_fu_230_output_r_address0;
wire    grp_conv2d_3_fu_230_output_r_ce0;
wire    grp_conv2d_3_fu_230_output_r_we0;
wire   [31:0] grp_conv2d_3_fu_230_output_r_d0;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_694_p_din0;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_694_p_din1;
wire   [1:0] grp_conv2d_3_fu_230_grp_fu_694_p_opcode;
wire    grp_conv2d_3_fu_230_grp_fu_694_p_ce;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_308_p_din0;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_308_p_din1;
wire   [4:0] grp_conv2d_3_fu_230_grp_fu_308_p_opcode;
wire    grp_conv2d_3_fu_230_grp_fu_308_p_ce;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_303_p_din0;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_303_p_din1;
wire   [0:0] grp_conv2d_3_fu_230_grp_fu_303_p_opcode;
wire    grp_conv2d_3_fu_230_grp_fu_303_p_ce;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_698_p_din0;
wire   [31:0] grp_conv2d_3_fu_230_grp_fu_698_p_din1;
wire    grp_conv2d_3_fu_230_grp_fu_698_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_ready;
wire   [12:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce0;
wire   [12:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce1;
wire   [12:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address2;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce2;
wire   [12:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address3;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce3;
wire   [10:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_ce0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_we0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_d0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_ce;
wire    grp_conv2d_fu_246_ap_start;
wire    grp_conv2d_fu_246_ap_done;
wire    grp_conv2d_fu_246_ap_idle;
wire    grp_conv2d_fu_246_ap_ready;
wire   [10:0] grp_conv2d_fu_246_input_r_address0;
wire    grp_conv2d_fu_246_input_r_ce0;
wire   [10:0] grp_conv2d_fu_246_input_r_address1;
wire    grp_conv2d_fu_246_input_r_ce1;
wire   [10:0] grp_conv2d_fu_246_output_r_address0;
wire    grp_conv2d_fu_246_output_r_ce0;
wire    grp_conv2d_fu_246_output_r_we0;
wire   [31:0] grp_conv2d_fu_246_output_r_d0;
wire   [31:0] grp_conv2d_fu_246_grp_fu_694_p_din0;
wire   [31:0] grp_conv2d_fu_246_grp_fu_694_p_din1;
wire   [1:0] grp_conv2d_fu_246_grp_fu_694_p_opcode;
wire    grp_conv2d_fu_246_grp_fu_694_p_ce;
wire   [31:0] grp_conv2d_fu_246_grp_fu_308_p_din0;
wire   [31:0] grp_conv2d_fu_246_grp_fu_308_p_din1;
wire   [4:0] grp_conv2d_fu_246_grp_fu_308_p_opcode;
wire    grp_conv2d_fu_246_grp_fu_308_p_ce;
wire   [31:0] grp_conv2d_fu_246_grp_fu_303_p_din0;
wire   [31:0] grp_conv2d_fu_246_grp_fu_303_p_din1;
wire   [0:0] grp_conv2d_fu_246_grp_fu_303_p_opcode;
wire    grp_conv2d_fu_246_grp_fu_303_p_ce;
wire   [31:0] grp_conv2d_fu_246_grp_fu_698_p_din0;
wire   [31:0] grp_conv2d_fu_246_grp_fu_698_p_din1;
wire    grp_conv2d_fu_246_grp_fu_698_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_ready;
wire   [10:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce0;
wire   [10:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce1;
wire   [10:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address2;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce2;
wire   [10:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address3;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce3;
wire   [8:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_ce0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_we0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_d0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_ready;
wire   [8:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_ce0;
wire   [8:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_address1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_ce1;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_sum_2_out;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_sum_2_out_ap_vld;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_din1;
wire   [0:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_din1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_ready;
wire   [6:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_ce0;
wire   [6:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_address1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_ce1;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_sum_5_out;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_sum_5_out_ap_vld;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_din1;
wire   [0:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_din1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_ready;
wire   [6:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_ce0;
wire   [6:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_address1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_ce1;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_sum_8_out;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_sum_8_out_ap_vld;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_din1;
wire   [0:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_ce;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_din1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_ready;
wire   [3:0] grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_fc3_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_fc3_output_ce0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_max_1_out;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_max_1_out_ap_vld;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_ready;
wire   [3:0] grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_ce0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_we0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_d0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_sum_out;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_sum_out_ap_vld;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_din1;
wire   [1:0] grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_ce;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_ready;
wire   [3:0] grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_ce0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_we0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_d0;
wire   [3:0] grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_address1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_ce1;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_done;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_idle;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_ready;
wire   [3:0] grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_fc3_output_address0;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_fc3_output_ce0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_i_023_out;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_i_023_out_ap_vld;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_din0;
wire   [31:0] grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_din1;
wire   [4:0] grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_opcode;
wire    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_ce;
wire    gmem_AWREADY;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    grp_conv2d_3_fu_230_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_conv2d_fu_246_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start_reg;
wire   [0:0] icmp_ln70_fu_332_p2;
wire    ap_CS_fsm_state10;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start_reg;
wire   [0:0] icmp_ln70_2_fu_500_p2;
wire    ap_CS_fsm_state26;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start_reg;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start_reg;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
reg    grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln70_fu_358_p1;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln70_1_fu_442_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln70_2_fu_521_p1;
wire    ap_CS_fsm_state32;
reg   [6:0] i_fu_110;
wire   [6:0] add_ln70_fu_338_p2;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state11;
reg   [6:0] i_5_fu_166;
wire   [6:0] add_ln70_1_fu_422_p2;
reg   [3:0] i_7_fu_170;
wire   [3:0] add_ln70_2_fu_506_p2;
wire   [31:0] select_ln6_2_fu_567_p3;
wire    ap_CS_fsm_state40;
reg   [31:0] grp_fu_303_p0;
reg   [31:0] grp_fu_303_p1;
reg   [31:0] grp_fu_308_p0;
reg   [31:0] grp_fu_308_p1;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state31;
wire   [31:0] bitcast_ln6_fu_362_p1;
wire   [7:0] tmp_s_fu_366_p4;
wire   [22:0] trunc_ln6_fu_376_p1;
wire   [0:0] icmp_ln6_1_fu_386_p2;
wire   [0:0] icmp_ln6_fu_380_p2;
wire   [0:0] or_ln6_fu_392_p2;
wire   [0:0] grp_fu_308_p2;
wire   [0:0] and_ln6_fu_398_p2;
wire   [31:0] bitcast_ln6_1_fu_446_p1;
wire   [7:0] tmp_18_fu_450_p4;
wire   [22:0] trunc_ln6_1_fu_460_p1;
wire   [0:0] icmp_ln6_3_fu_470_p2;
wire   [0:0] icmp_ln6_2_fu_464_p2;
wire   [0:0] or_ln6_1_fu_476_p2;
wire   [0:0] and_ln6_1_fu_482_p2;
wire   [31:0] bitcast_ln6_2_fu_525_p1;
wire   [7:0] tmp_20_fu_529_p4;
wire   [22:0] trunc_ln6_2_fu_539_p1;
wire   [0:0] icmp_ln6_5_fu_549_p2;
wire   [0:0] icmp_ln6_4_fu_543_p2;
wire   [0:0] or_ln6_2_fu_555_p2;
wire   [0:0] and_ln6_2_fu_561_p2;
reg   [1:0] grp_fu_303_opcode;
reg    grp_fu_303_ce;
reg    grp_fu_308_ce;
reg   [4:0] grp_fu_308_opcode;
wire   [31:0] grp_fu_694_p2;
reg   [31:0] grp_fu_694_p0;
reg   [31:0] grp_fu_694_p1;
reg    grp_fu_694_ce;
wire   [31:0] grp_fu_698_p2;
reg   [31:0] grp_fu_698_p0;
reg   [31:0] grp_fu_698_p1;
reg    grp_fu_698_ce;
wire   [0:0] grp_fu_702_p2;
reg   [31:0] grp_fu_702_p0;
reg   [31:0] grp_fu_702_p1;
reg    grp_fu_702_ce;
reg   [4:0] grp_fu_702_opcode;
wire   [0:0] grp_fu_706_p2;
reg   [31:0] grp_fu_706_p0;
reg   [31:0] grp_fu_706_p1;
reg    grp_fu_706_ce;
reg   [4:0] grp_fu_706_opcode;
wire   [0:0] grp_fu_710_p2;
reg   [31:0] grp_fu_710_p0;
reg   [31:0] grp_fu_710_p1;
reg    grp_fu_710_ce;
reg   [4:0] grp_fu_710_opcode;
reg   [43:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 44'd1;
#0 grp_conv2d_3_fu_230_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start_reg = 1'b0;
#0 grp_conv2d_fu_246_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start_reg = 1'b0;
#0 grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start_reg = 1'b0;
end

lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4704 ),
    .AddressWidth( 13 ))
conv1_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv1_output_address0),
    .ce0(conv1_output_ce0),
    .we0(conv1_output_we0),
    .d0(grp_conv2d_3_fu_230_output_r_d0),
    .q0(conv1_output_q0),
    .address1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address1),
    .ce1(conv1_output_ce1),
    .q1(conv1_output_q1),
    .address2(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address2),
    .ce2(conv1_output_ce2),
    .q2(conv1_output_q2),
    .address3(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address3),
    .ce3(conv1_output_ce3),
    .q3(conv1_output_q3)
);

lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
pool1_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_output_address0),
    .ce0(pool1_output_ce0),
    .we0(pool1_output_we0),
    .d0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_d0),
    .q0(pool1_output_q0),
    .address1(grp_conv2d_fu_246_input_r_address1),
    .ce1(pool1_output_ce1),
    .q1(pool1_output_q1)
);

lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
conv2_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_output_address0),
    .ce0(conv2_output_ce0),
    .we0(conv2_output_we0),
    .d0(grp_conv2d_fu_246_output_r_d0),
    .q0(conv2_output_q0),
    .address1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address1),
    .ce1(conv2_output_ce1),
    .q1(conv2_output_q1),
    .address2(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address2),
    .ce2(conv2_output_ce2),
    .q2(conv2_output_q2),
    .address3(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address3),
    .ce3(conv2_output_ce3),
    .q3(conv2_output_q3)
);

lenet_predict_pool2_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
pool2_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool2_output_address0),
    .ce0(pool2_output_ce0),
    .we0(pool2_output_we0),
    .d0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_d0),
    .q0(pool2_output_q0),
    .address1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_address1),
    .ce1(pool2_output_ce1),
    .q1(pool2_output_q1)
);

lenet_predict_fc1_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
fc1_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(fc1_output_address0),
    .ce0(fc1_output_ce0),
    .we0(fc1_output_we0),
    .d0(fc1_output_d0),
    .q0(fc1_output_q0),
    .address1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_address1),
    .ce1(fc1_output_ce1),
    .q1(fc1_output_q1)
);

lenet_predict_fc2_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
fc2_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(fc2_output_address0),
    .ce0(fc2_output_ce0),
    .we0(fc2_output_we0),
    .d0(fc2_output_d0),
    .q0(fc2_output_q0),
    .address1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_address1),
    .ce1(fc2_output_ce1),
    .q1(fc2_output_q1)
);

lenet_predict_fc3_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
fc3_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(fc3_output_address0),
    .ce0(fc3_output_ce0),
    .we0(fc3_output_we0),
    .d0(fc3_output_d0),
    .q0(fc3_output_q0),
    .address1(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_address1),
    .ce1(fc3_output_ce1),
    .q1(fc3_output_q1)
);

lenet_predict_conv2d_3 grp_conv2d_3_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_3_fu_230_ap_start),
    .ap_done(grp_conv2d_3_fu_230_ap_done),
    .ap_idle(grp_conv2d_3_fu_230_ap_idle),
    .ap_ready(grp_conv2d_3_fu_230_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv2d_3_fu_230_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_conv2d_3_fu_230_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv2d_3_fu_230_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv2d_3_fu_230_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv2d_3_fu_230_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv2d_3_fu_230_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv2d_3_fu_230_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv2d_3_fu_230_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv2d_3_fu_230_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv2d_3_fu_230_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv2d_3_fu_230_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv2d_3_fu_230_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv2d_3_fu_230_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_conv2d_3_fu_230_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv2d_3_fu_230_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv2d_3_fu_230_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv2d_3_fu_230_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv2d_3_fu_230_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv2d_3_fu_230_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv2d_3_fu_230_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv2d_3_fu_230_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv2d_3_fu_230_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv2d_3_fu_230_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv2d_3_fu_230_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv2d_3_fu_230_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv2d_3_fu_230_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv2d_3_fu_230_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv2d_3_fu_230_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv2d_3_fu_230_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv2d_3_fu_230_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv2d_3_fu_230_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_conv2d_3_fu_230_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .input_r(input_r_read_reg_595),
    .output_r_address0(grp_conv2d_3_fu_230_output_r_address0),
    .output_r_ce0(grp_conv2d_3_fu_230_output_r_ce0),
    .output_r_we0(grp_conv2d_3_fu_230_output_r_we0),
    .output_r_d0(grp_conv2d_3_fu_230_output_r_d0),
    .grp_fu_694_p_din0(grp_conv2d_3_fu_230_grp_fu_694_p_din0),
    .grp_fu_694_p_din1(grp_conv2d_3_fu_230_grp_fu_694_p_din1),
    .grp_fu_694_p_opcode(grp_conv2d_3_fu_230_grp_fu_694_p_opcode),
    .grp_fu_694_p_dout0(grp_fu_694_p2),
    .grp_fu_694_p_ce(grp_conv2d_3_fu_230_grp_fu_694_p_ce),
    .grp_fu_308_p_din0(grp_conv2d_3_fu_230_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_conv2d_3_fu_230_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_conv2d_3_fu_230_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_conv2d_3_fu_230_grp_fu_308_p_ce),
    .grp_fu_303_p_din0(grp_conv2d_3_fu_230_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_conv2d_3_fu_230_grp_fu_303_p_din1),
    .grp_fu_303_p_opcode(grp_conv2d_3_fu_230_grp_fu_303_p_opcode),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_conv2d_3_fu_230_grp_fu_303_p_ce),
    .grp_fu_698_p_din0(grp_conv2d_3_fu_230_grp_fu_698_p_din0),
    .grp_fu_698_p_din1(grp_conv2d_3_fu_230_grp_fu_698_p_din1),
    .grp_fu_698_p_dout0(grp_fu_698_p2),
    .grp_fu_698_p_ce(grp_conv2d_3_fu_230_grp_fu_698_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_ready),
    .conv1_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address0),
    .conv1_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce0),
    .conv1_output_q0(conv1_output_q0),
    .conv1_output_address1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address1),
    .conv1_output_ce1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce1),
    .conv1_output_q1(conv1_output_q1),
    .conv1_output_address2(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address2),
    .conv1_output_ce2(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce2),
    .conv1_output_q2(conv1_output_q2),
    .conv1_output_address3(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address3),
    .conv1_output_ce3(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce3),
    .conv1_output_q3(conv1_output_q3),
    .pool1_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_address0),
    .pool1_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_ce0),
    .pool1_output_we0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_we0),
    .pool1_output_d0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_d0),
    .grp_fu_308_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_ce),
    .grp_fu_702_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_din0),
    .grp_fu_702_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_din1),
    .grp_fu_702_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_opcode),
    .grp_fu_702_p_dout0(grp_fu_702_p2),
    .grp_fu_702_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_ce),
    .grp_fu_706_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_din0),
    .grp_fu_706_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_din1),
    .grp_fu_706_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_opcode),
    .grp_fu_706_p_dout0(grp_fu_706_p2),
    .grp_fu_706_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_ce),
    .grp_fu_710_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_din0),
    .grp_fu_710_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_din1),
    .grp_fu_710_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_opcode),
    .grp_fu_710_p_dout0(grp_fu_710_p2),
    .grp_fu_710_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_ce)
);

lenet_predict_conv2d grp_conv2d_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fu_246_ap_start),
    .ap_done(grp_conv2d_fu_246_ap_done),
    .ap_idle(grp_conv2d_fu_246_ap_idle),
    .ap_ready(grp_conv2d_fu_246_ap_ready),
    .input_r_address0(grp_conv2d_fu_246_input_r_address0),
    .input_r_ce0(grp_conv2d_fu_246_input_r_ce0),
    .input_r_q0(pool1_output_q0),
    .input_r_address1(grp_conv2d_fu_246_input_r_address1),
    .input_r_ce1(grp_conv2d_fu_246_input_r_ce1),
    .input_r_q1(pool1_output_q1),
    .output_r_address0(grp_conv2d_fu_246_output_r_address0),
    .output_r_ce0(grp_conv2d_fu_246_output_r_ce0),
    .output_r_we0(grp_conv2d_fu_246_output_r_we0),
    .output_r_d0(grp_conv2d_fu_246_output_r_d0),
    .grp_fu_694_p_din0(grp_conv2d_fu_246_grp_fu_694_p_din0),
    .grp_fu_694_p_din1(grp_conv2d_fu_246_grp_fu_694_p_din1),
    .grp_fu_694_p_opcode(grp_conv2d_fu_246_grp_fu_694_p_opcode),
    .grp_fu_694_p_dout0(grp_fu_694_p2),
    .grp_fu_694_p_ce(grp_conv2d_fu_246_grp_fu_694_p_ce),
    .grp_fu_308_p_din0(grp_conv2d_fu_246_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_conv2d_fu_246_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_conv2d_fu_246_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_conv2d_fu_246_grp_fu_308_p_ce),
    .grp_fu_303_p_din0(grp_conv2d_fu_246_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_conv2d_fu_246_grp_fu_303_p_din1),
    .grp_fu_303_p_opcode(grp_conv2d_fu_246_grp_fu_303_p_opcode),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_conv2d_fu_246_grp_fu_303_p_ce),
    .grp_fu_698_p_din0(grp_conv2d_fu_246_grp_fu_698_p_din0),
    .grp_fu_698_p_din1(grp_conv2d_fu_246_grp_fu_698_p_din1),
    .grp_fu_698_p_dout0(grp_fu_698_p2),
    .grp_fu_698_p_ce(grp_conv2d_fu_246_grp_fu_698_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_ready),
    .conv2_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address0),
    .conv2_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce0),
    .conv2_output_q0(conv2_output_q0),
    .conv2_output_address1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address1),
    .conv2_output_ce1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce1),
    .conv2_output_q1(conv2_output_q1),
    .conv2_output_address2(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address2),
    .conv2_output_ce2(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce2),
    .conv2_output_q2(conv2_output_q2),
    .conv2_output_address3(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address3),
    .conv2_output_ce3(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce3),
    .conv2_output_q3(conv2_output_q3),
    .pool2_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_address0),
    .pool2_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_ce0),
    .pool2_output_we0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_we0),
    .pool2_output_d0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_d0),
    .grp_fu_308_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_ce),
    .grp_fu_702_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_din0),
    .grp_fu_702_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_din1),
    .grp_fu_702_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_opcode),
    .grp_fu_702_p_dout0(grp_fu_702_p2),
    .grp_fu_702_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_ce),
    .grp_fu_706_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_din0),
    .grp_fu_706_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_din1),
    .grp_fu_706_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_opcode),
    .grp_fu_706_p_dout0(grp_fu_706_p2),
    .grp_fu_706_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_ce),
    .grp_fu_710_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_din0),
    .grp_fu_710_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_din1),
    .grp_fu_710_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_opcode),
    .grp_fu_710_p_dout0(grp_fu_710_p2),
    .grp_fu_710_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_2 grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_ready),
    .pool2_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_address0),
    .pool2_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_ce0),
    .pool2_output_q0(pool2_output_q0),
    .pool2_output_address1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_address1),
    .pool2_output_ce1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_ce1),
    .pool2_output_q1(pool2_output_q1),
    .sum_2_out(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_sum_2_out),
    .sum_2_out_ap_vld(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_sum_2_out_ap_vld),
    .grp_fu_303_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_din1),
    .grp_fu_303_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_opcode),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_ce),
    .grp_fu_698_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_din0),
    .grp_fu_698_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_din1),
    .grp_fu_698_p_dout0(grp_fu_698_p2),
    .grp_fu_698_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_23 grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_ready),
    .fc1_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_address0),
    .fc1_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_ce0),
    .fc1_output_q0(fc1_output_q0),
    .fc1_output_address1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_address1),
    .fc1_output_ce1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_ce1),
    .fc1_output_q1(fc1_output_q1),
    .sum_5_out(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_sum_5_out),
    .sum_5_out_ap_vld(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_sum_5_out_ap_vld),
    .grp_fu_303_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_din1),
    .grp_fu_303_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_opcode),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_ce),
    .grp_fu_698_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_din0),
    .grp_fu_698_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_din1),
    .grp_fu_698_p_dout0(grp_fu_698_p2),
    .grp_fu_698_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_24 grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_ready),
    .fc2_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_address0),
    .fc2_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_ce0),
    .fc2_output_q0(fc2_output_q0),
    .fc2_output_address1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_address1),
    .fc2_output_ce1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_ce1),
    .fc2_output_q1(fc2_output_q1),
    .sum_8_out(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_sum_8_out),
    .sum_8_out_ap_vld(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_sum_8_out_ap_vld),
    .grp_fu_303_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_din1),
    .grp_fu_303_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_opcode),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_ce),
    .grp_fu_698_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_din0),
    .grp_fu_698_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_din1),
    .grp_fu_698_p_dout0(grp_fu_698_p2),
    .grp_fu_698_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_12_1 grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_ready),
    .max(reg_318),
    .fc3_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_fc3_output_address0),
    .fc3_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_fc3_output_ce0),
    .fc3_output_q0(fc3_output_q0),
    .max_1_out(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_max_1_out),
    .max_1_out_ap_vld(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_max_1_out_ap_vld),
    .grp_fu_308_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_16_2 grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_ready),
    .fc3_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_address0),
    .fc3_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_ce0),
    .fc3_output_we0(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_we0),
    .fc3_output_d0(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_d0),
    .fc3_output_q0(fc3_output_q0),
    .max_1_reload(grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_max_1_out),
    .sum_out(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_sum_out),
    .sum_out_ap_vld(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_sum_out_ap_vld),
    .grp_fu_303_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_din1),
    .grp_fu_303_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_opcode),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_ce)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_20_3 grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_ready),
    .fc3_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_address0),
    .fc3_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_ce0),
    .fc3_output_we0(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_we0),
    .fc3_output_d0(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_d0),
    .fc3_output_address1(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_address1),
    .fc3_output_ce1(grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_ce1),
    .fc3_output_q1(fc3_output_q1),
    .sum_reload(grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_sum_out)
);

lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_51_1 grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start),
    .ap_done(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_done),
    .ap_idle(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_idle),
    .ap_ready(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_ready),
    .max_prob(reg_318),
    .fc3_output_address0(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_fc3_output_address0),
    .fc3_output_ce0(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_fc3_output_ce0),
    .fc3_output_q0(fc3_output_q0),
    .i_023_out(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_i_023_out),
    .i_023_out_ap_vld(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_i_023_out_ap_vld),
    .grp_fu_308_p_din0(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_ce)
);

lenet_predict_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .predicted_class(grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_i_023_out),
    .predicted_class_ap_vld(predicted_class_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

lenet_predict_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r)
);

lenet_predict_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(grp_conv2d_3_fu_230_m_axi_gmem_ARADDR),
    .I_ARLEN(grp_conv2d_3_fu_230_m_axi_gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(1'b0)
);

lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_303_p0),
    .din1(grp_fu_303_p1),
    .opcode(grp_fu_303_opcode),
    .ce(grp_fu_303_ce),
    .dout(grp_fu_303_p2)
);

lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_308_p0),
    .din1(grp_fu_308_p1),
    .ce(grp_fu_308_ce),
    .opcode(grp_fu_308_opcode),
    .dout(grp_fu_308_p2)
);

lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U97(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_694_p0),
    .din1(grp_fu_694_p1),
    .ce(grp_fu_694_ce),
    .dout(grp_fu_694_p2)
);

lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U98(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_698_p0),
    .din1(grp_fu_698_p1),
    .ce(grp_fu_698_ce),
    .dout(grp_fu_698_p2)
);

lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U99(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_702_p0),
    .din1(grp_fu_702_p1),
    .ce(grp_fu_702_ce),
    .opcode(grp_fu_702_opcode),
    .dout(grp_fu_702_p2)
);

lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U100(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_706_p0),
    .din1(grp_fu_706_p1),
    .ce(grp_fu_706_ce),
    .opcode(grp_fu_706_opcode),
    .dout(grp_fu_706_p2)
);

lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U101(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_710_p0),
    .din1(grp_fu_710_p1),
    .ce(grp_fu_710_ce),
    .opcode(grp_fu_710_opcode),
    .dout(grp_fu_710_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_3_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_conv2d_3_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_3_fu_230_ap_ready == 1'b1)) begin
            grp_conv2d_3_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_conv2d_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fu_246_ap_ready == 1'b1)) begin
            grp_conv2d_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln70_1_fu_416_p2 == 1'd0))) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln70_2_fu_500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln70_fu_332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_ready == 1'b1)) begin
            grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_5_fu_166 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln70_1_fu_416_p2 == 1'd0))) begin
        i_5_fu_166 <= add_ln70_1_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln70_1_fu_416_p2 == 1'd1))) begin
        i_7_fu_170 <= 4'd0;
    end else if (((icmp_ln70_2_fu_500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        i_7_fu_170 <= add_ln70_2_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_110 <= 7'd0;
    end else if (((icmp_ln70_fu_332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i_fu_110 <= add_ln70_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_6_reg_636 <= i_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_8_reg_654 <= i_5_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_9_reg_677 <= i_7_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_r_read_reg_595 <= input_r;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_313 <= grp_fu_303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33))) begin
        reg_318 <= fc3_output_q0;
    end
end

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_3_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_fu_246_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_address0 = grp_conv2d_3_fu_230_output_r_address0;
    end else begin
        conv1_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_ce0 = grp_conv2d_3_fu_230_output_r_ce0;
    end else begin
        conv1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_ce1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce1;
    end else begin
        conv1_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_ce2 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce2;
    end else begin
        conv1_output_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_ce3 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_conv1_output_ce3;
    end else begin
        conv1_output_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_we0 = grp_conv2d_3_fu_230_output_r_we0;
    end else begin
        conv1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_output_address0 = grp_conv2d_fu_246_output_r_address0;
    end else begin
        conv2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_output_ce0 = grp_conv2d_fu_246_output_r_ce0;
    end else begin
        conv2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_output_ce1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce1;
    end else begin
        conv2_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_output_ce2 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce2;
    end else begin
        conv2_output_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_output_ce3 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_conv2_output_ce3;
    end else begin
        conv2_output_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_output_we0 = grp_conv2d_fu_246_output_r_we0;
    end else begin
        conv2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc1_output_address0 = zext_ln70_fu_358_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fc1_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_address0;
    end else begin
        fc1_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc1_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fc1_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_ce0;
    end else begin
        fc1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fc1_output_ce1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_fc1_output_ce1;
    end else begin
        fc1_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc1_output_we0 = 1'b1;
    end else begin
        fc1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        fc2_output_address0 = zext_ln70_1_fu_442_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fc2_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_address0;
    end else begin
        fc2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        fc2_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fc2_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_ce0;
    end else begin
        fc2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        fc2_output_ce1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_fc2_output_ce1;
    end else begin
        fc2_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        fc2_output_we0 = 1'b1;
    end else begin
        fc2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        fc3_output_address0 = zext_ln70_2_fu_521_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state40))) begin
        fc3_output_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        fc3_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_fc3_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        fc3_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fc3_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fc3_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_fc3_output_address0;
    end else begin
        fc3_output_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state40))) begin
        fc3_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        fc3_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_fc3_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        fc3_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fc3_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fc3_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_fc3_output_ce0;
    end else begin
        fc3_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        fc3_output_ce1 = grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_ce1;
    end else begin
        fc3_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        fc3_output_d0 = select_ln6_2_fu_567_p3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        fc3_output_d0 = grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fc3_output_d0 = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_d0;
    end else begin
        fc3_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        fc3_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        fc3_output_we0 = grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_fc3_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fc3_output_we0 = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_fc3_output_we0;
    end else begin
        fc3_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem_ARVALID = grp_conv2d_3_fu_230_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem_RREADY = grp_conv2d_3_fu_230_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_303_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_303_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_303_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_303_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_303_ce = grp_conv2d_fu_246_grp_fu_303_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_303_ce = grp_conv2d_3_fu_230_grp_fu_303_p_ce;
    end else begin
        grp_fu_303_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_303_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_303_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_303_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_303_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_303_opcode = grp_conv2d_fu_246_grp_fu_303_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_303_opcode = grp_conv2d_3_fu_230_grp_fu_303_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_303_opcode = 2'd0;
    end else begin
        grp_fu_303_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_303_p0 = grp_conv2d_fu_246_grp_fu_303_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_303_p0 = grp_conv2d_3_fu_230_grp_fu_303_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_sum_8_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_sum_5_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_303_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_sum_2_out;
    end else begin
        grp_fu_303_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_303_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_grp_fu_303_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_303_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_303_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_303_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_303_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_303_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_303_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_303_p1 = grp_conv2d_fu_246_grp_fu_303_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_303_p1 = grp_conv2d_3_fu_230_grp_fu_303_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_303_p1 = 32'd0;
    end else begin
        grp_fu_303_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_308_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_308_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_308_ce = grp_conv2d_fu_246_grp_fu_308_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_308_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_308_ce = grp_conv2d_3_fu_230_grp_fu_308_p_ce;
    end else begin
        grp_fu_308_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_308_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_308_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_308_opcode = grp_conv2d_fu_246_grp_fu_308_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_308_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_308_opcode = grp_conv2d_3_fu_230_grp_fu_308_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_308_opcode = 5'd2;
    end else begin
        grp_fu_308_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_308_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_308_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_308_p0 = grp_conv2d_fu_246_grp_fu_308_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_308_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_308_p0 = grp_conv2d_3_fu_230_grp_fu_308_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_308_p0 = reg_313;
    end else begin
        grp_fu_308_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_308_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_grp_fu_308_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_308_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_grp_fu_308_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_308_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_308_p1 = grp_conv2d_fu_246_grp_fu_308_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_308_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_308_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_308_p1 = grp_conv2d_3_fu_230_grp_fu_308_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_308_p1 = 32'd0;
    end else begin
        grp_fu_308_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_694_ce = grp_conv2d_fu_246_grp_fu_694_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_694_ce = grp_conv2d_3_fu_230_grp_fu_694_p_ce;
    end else begin
        grp_fu_694_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_694_p0 = grp_conv2d_fu_246_grp_fu_694_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_694_p0 = grp_conv2d_3_fu_230_grp_fu_694_p_din0;
    end else begin
        grp_fu_694_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_694_p1 = grp_conv2d_fu_246_grp_fu_694_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_694_p1 = grp_conv2d_3_fu_230_grp_fu_694_p_din1;
    end else begin
        grp_fu_694_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_698_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_698_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_698_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_698_ce = grp_conv2d_fu_246_grp_fu_698_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_698_ce = grp_conv2d_3_fu_230_grp_fu_698_p_ce;
    end else begin
        grp_fu_698_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_698_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_698_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_698_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_698_p0 = grp_conv2d_fu_246_grp_fu_698_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_698_p0 = grp_conv2d_3_fu_230_grp_fu_698_p_din0;
    end else begin
        grp_fu_698_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_698_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_grp_fu_698_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_698_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_grp_fu_698_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_698_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_grp_fu_698_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_698_p1 = grp_conv2d_fu_246_grp_fu_698_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_698_p1 = grp_conv2d_3_fu_230_grp_fu_698_p_din1;
    end else begin
        grp_fu_698_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_702_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_702_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_ce;
    end else begin
        grp_fu_702_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_702_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_702_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_opcode;
    end else begin
        grp_fu_702_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_702_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_702_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_din0;
    end else begin
        grp_fu_702_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_702_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_702_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_702_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_702_p_din1;
    end else begin
        grp_fu_702_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_706_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_706_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_ce;
    end else begin
        grp_fu_706_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_706_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_706_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_opcode;
    end else begin
        grp_fu_706_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_706_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_706_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_din0;
    end else begin
        grp_fu_706_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_706_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_706_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_706_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_706_p_din1;
    end else begin
        grp_fu_706_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_710_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_710_ce = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_ce;
    end else begin
        grp_fu_710_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_710_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_710_opcode = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_opcode;
    end else begin
        grp_fu_710_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_710_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_710_p0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_din0;
    end else begin
        grp_fu_710_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_710_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_grp_fu_710_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_710_p1 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_grp_fu_710_p_din1;
    end else begin
        grp_fu_710_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_address0 = grp_conv2d_fu_246_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_address0;
    end else begin
        pool1_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_ce0 = grp_conv2d_fu_246_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_ce0;
    end else begin
        pool1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_ce1 = grp_conv2d_fu_246_input_r_ce1;
    end else begin
        pool1_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_output_we0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_pool1_output_we0;
    end else begin
        pool1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pool2_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pool2_output_address0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_address0;
    end else begin
        pool2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pool2_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pool2_output_ce0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_ce0;
    end else begin
        pool2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pool2_output_ce1 = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_pool2_output_ce1;
    end else begin
        pool2_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pool2_output_we0 = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_pool2_output_we0;
    end else begin
        pool2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        predicted_class_ap_vld = 1'b1;
    end else begin
        predicted_class_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_conv2d_3_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_conv2d_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln70_fu_332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln70_1_fu_416_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln70_2_fu_500_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_1_fu_422_p2 = (i_5_fu_166 + 7'd1);

assign add_ln70_2_fu_506_p2 = (i_7_fu_170 + 4'd1);

assign add_ln70_fu_338_p2 = (i_fu_110 + 7'd1);

assign and_ln6_1_fu_482_p2 = (or_ln6_1_fu_476_p2 & grp_fu_308_p2);

assign and_ln6_2_fu_561_p2 = (or_ln6_2_fu_555_p2 & grp_fu_308_p2);

assign and_ln6_fu_398_p2 = (or_ln6_fu_392_p2 & grp_fu_308_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln6_1_fu_446_p1 = reg_313;

assign bitcast_ln6_2_fu_525_p1 = reg_313;

assign bitcast_ln6_fu_362_p1 = reg_313;

assign fc1_output_d0 = ((and_ln6_fu_398_p2[0:0] == 1'b1) ? reg_313 : 32'd0);

assign fc2_output_d0 = ((and_ln6_1_fu_482_p2[0:0] == 1'b1) ? reg_313 : 32'd0);

assign grp_conv2d_3_fu_230_ap_start = grp_conv2d_3_fu_230_ap_start_reg;

assign grp_conv2d_fu_246_ap_start = grp_conv2d_fu_246_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270_ap_start_reg;

assign grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start = grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258_ap_start_reg;

assign icmp_ln6_1_fu_386_p2 = ((trunc_ln6_fu_376_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln6_2_fu_464_p2 = ((tmp_18_fu_450_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln6_3_fu_470_p2 = ((trunc_ln6_1_fu_460_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln6_4_fu_543_p2 = ((tmp_20_fu_529_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln6_5_fu_549_p2 = ((trunc_ln6_2_fu_539_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln6_fu_380_p2 = ((tmp_s_fu_366_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln70_1_fu_416_p2 = ((i_5_fu_166 == 7'd84) ? 1'b1 : 1'b0);

assign icmp_ln70_2_fu_500_p2 = ((i_7_fu_170 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_332_p2 = ((i_fu_110 == 7'd120) ? 1'b1 : 1'b0);

assign or_ln6_1_fu_476_p2 = (icmp_ln6_3_fu_470_p2 | icmp_ln6_2_fu_464_p2);

assign or_ln6_2_fu_555_p2 = (icmp_ln6_5_fu_549_p2 | icmp_ln6_4_fu_543_p2);

assign or_ln6_fu_392_p2 = (icmp_ln6_fu_380_p2 | icmp_ln6_1_fu_386_p2);

assign select_ln6_2_fu_567_p3 = ((and_ln6_2_fu_561_p2[0:0] == 1'b1) ? reg_313 : 32'd0);

assign tmp_18_fu_450_p4 = {{bitcast_ln6_1_fu_446_p1[30:23]}};

assign tmp_20_fu_529_p4 = {{bitcast_ln6_2_fu_525_p1[30:23]}};

assign tmp_s_fu_366_p4 = {{bitcast_ln6_fu_362_p1[30:23]}};

assign trunc_ln6_1_fu_460_p1 = bitcast_ln6_1_fu_446_p1[22:0];

assign trunc_ln6_2_fu_539_p1 = bitcast_ln6_2_fu_525_p1[22:0];

assign trunc_ln6_fu_376_p1 = bitcast_ln6_fu_362_p1[22:0];

assign zext_ln70_1_fu_442_p1 = i_8_reg_654;

assign zext_ln70_2_fu_521_p1 = i_9_reg_677;

assign zext_ln70_fu_358_p1 = i_6_reg_636;

endmodule //lenet_predict
