
---------- Begin Simulation Statistics ----------
final_tick                                73688898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180475                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721308                       # Number of bytes of host memory used
host_op_rate                                   352392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   554.09                       # Real time elapsed on the host
host_tick_rate                              132989814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     195258400                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073689                       # Number of seconds simulated
sim_ticks                                 73688898000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22635968                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              84737                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            441915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          26383921                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8853688                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        22635968                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         13782280                       # Number of indirect misses.
system.cpu.branchPred.lookups                26383921                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1207620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       219483                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128077125                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 63975870                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            442400                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   24156905                       # Number of branches committed
system.cpu.commit.bw_lim_events              11481122                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        11377321                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              195258400                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     71544751                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.729179                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.886421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24191554     33.81%     33.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9199522     12.86%     46.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7387000     10.33%     57.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8306455     11.61%     68.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4331556      6.05%     74.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3542523      4.95%     79.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2257435      3.16%     82.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       847584      1.18%     83.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11481122     16.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     71544751                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1586646                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1026827                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397281                       # Number of committed integer instructions.
system.cpu.commit.loads                      20018840                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       605511      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        158388092     81.12%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          691748      0.35%     81.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           645011      0.33%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          94704      0.05%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          244710      0.13%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         907190      0.46%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19773880     10.13%     92.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13662158      7.00%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       244960      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         195258400                       # Class of committed instruction
system.cpu.commit.refs                       33681254                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     195258400                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.736889                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.736889                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     17592358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17592358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75394.541463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75394.541463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82274.920262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82274.920262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     17463459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17463459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9718281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9718281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       128899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        128899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4901117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4901117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59570                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94948.081440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94948.081440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92972.046303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92972.046303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13500297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13500297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16170512802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16170512802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012458                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012458                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       170309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       170309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15812127803                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15812127803                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       170074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       170074                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.144351                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              1434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        24585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     31262964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31262964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86524.403766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86524.403766                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90197.195672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90197.195672                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     30963756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30963756                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  25888793802                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25888793802                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009571                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       299208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         299208                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        69564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20713244803                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20713244803                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007346                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007346                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       229644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       229644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     31262964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31262964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86524.403766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86524.403766                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90197.195672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90197.195672                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     30963756                       # number of overall hits
system.cpu.dcache.overall_hits::total        30963756                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  25888793802                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25888793802                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009571                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       299208                       # number of overall misses
system.cpu.dcache.overall_misses::total        299208                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        69564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20713244803                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20713244803                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007346                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007346                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       229644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       229644                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 228620                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          597                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            135.833725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         62755572                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.865417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            229644                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          62755572                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.865417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31193400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       217969                       # number of writebacks
system.cpu.dcache.writebacks::total            217969                       # number of writebacks
system.cpu.decode.BlockedCycles              14737011                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              212087518                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 23975381                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  32705100                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 443337                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1361669                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20708586                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         46839                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14006297                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         74748                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    26383921                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16747179                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47156741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                138116                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      110006885                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  537                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4102                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  886674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        165                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.358045                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           25617591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10061308                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.492856                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           73222498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.941308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.514620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37633531     51.40%     51.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3103154      4.24%     55.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3034280      4.14%     59.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2041653      2.79%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1441453      1.97%     64.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2796996      3.82%     68.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2056932      2.81%     71.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   935112      1.28%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 20179387     27.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             73222498                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2472626                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1381762                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     16747179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16747179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26801.204136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26801.204136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25164.927772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25164.927772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     16324137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16324137                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11338035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11338035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       423042                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        423042                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        13299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10311153000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10311153000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       409743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       409743                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     16747179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16747179                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26801.204136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26801.204136                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25164.927772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25164.927772                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     16324137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16324137                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  11338035000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11338035000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025260                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       423042                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         423042                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        13299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10311153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10311153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       409743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       409743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     16747179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16747179                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26801.204136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26801.204136                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25164.927772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25164.927772                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     16324137                       # number of overall hits
system.cpu.icache.overall_hits::total        16324137                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  11338035000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11338035000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025260                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       423042                       # number of overall misses
system.cpu.icache.overall_misses::total        423042                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        13299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10311153000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10311153000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       409743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       409743                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 409487                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             40.839941                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         33904101                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.940906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            409743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          33904101                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.940906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16733880                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       409487                       # number of writebacks
system.cpu.icache.writebacks::total            409487                       # number of writebacks
system.cpu.idleCycles                          466401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               524413                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24623983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.735594                       # Inst execution rate
system.cpu.iew.exec_refs                     34689445                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13995295                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2388340                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              21383325                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              39909                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            186074                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14450528                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           206634532                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20694150                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            886625                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             201582887                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  40291                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2079839                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 443337                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2138538                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3098335                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4839                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1240                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1236                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1364480                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       788113                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1240                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       365029                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         159384                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229408393                       # num instructions consuming a value
system.cpu.iew.wb_count                     201217598                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.626798                       # average fanout of values written-back
system.cpu.iew.wb_producers                 143792717                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.730637                       # insts written-back per cycle
system.cpu.iew.wb_sent                      201377537                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297644210                       # number of integer regfile reads
system.cpu.int_regfile_writes               162563740                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.357057                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.357057                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            737932      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             164206172     81.10%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               715869      0.35%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                646039      0.32%     82.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               94891      0.05%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               263489      0.13%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              922585      0.46%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20532714     10.14%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14063068      6.95%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          282120      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4434      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              202469512                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1664654                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3329149                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1642038                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1845022                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3920848                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019365                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3649758     93.09%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    834      0.02%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 211082      5.38%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 57725      1.47%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                51      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1389      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              203987774                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          478840682                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    199575560                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         216166733                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  206515913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 202469512                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              118619                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11376099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             87461                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         118413                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     16744885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      73222498                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.765127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.486118                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22003472     30.05%     30.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6750826      9.22%     39.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9060311     12.37%     51.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6750194      9.22%     60.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8375380     11.44%     72.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6499484      8.88%     81.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6899769      9.42%     90.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5114568      6.98%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1768494      2.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        73222498                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.747626                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    16747839                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           793                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            683779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           250847                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             21383325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14450528                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83831261                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                         73688899                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     73688898000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 5331842                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             221079796                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 568070                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 24731587                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1870                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 61845                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             536238437                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              209924841                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           237348483                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  33249223                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8636160                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 443337                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               9461240                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 16268639                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2582632                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        312276792                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5269                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                293                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6892391                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            261                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    266699350                       # The number of ROB reads
system.cpu.rob.rob_writes                   414956954                       # The number of ROB writes
system.cpu.timesIdled                           95784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   134                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           64                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            64                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       409743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         409743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107472.025723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107472.025723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87472.025723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87472.025723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         408188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             408188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    167119000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167119000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136019000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136019000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1555                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        170108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            170108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117757.705685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117757.705685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97757.705685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97757.705685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             49061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49061                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  14254217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14254217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.711589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.711589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          121047                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              121047                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11833277000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11833277000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.711589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.711589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       121047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         121047                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        59536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         59536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115144.669565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115144.669565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95144.669565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95144.669565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4211186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4211186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.614301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.614301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        36573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           36573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3479726000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3479726000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.614301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.614301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        36573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        36573                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       409474                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       409474                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       409474                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           409474                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       217969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       217969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       217969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           217969                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           409743                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           229644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               639387                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107472.025723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117151.395762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117056.836815                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87472.025723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 97151.395762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97056.836815                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               408188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                72024                       # number of demand (read+write) hits
system.l2.demand_hits::total                   480212                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    167119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18465403000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18632522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.003795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.686367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248949                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             157620                       # number of demand (read+write) misses
system.l2.demand_misses::total                 159175                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136019000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15313003000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15449022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.686367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        157620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            159175                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          409743                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          229644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              639387                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 107472.025723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117151.395762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117056.836815                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87472.025723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 97151.395762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97056.836815                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              408188                       # number of overall hits
system.l2.overall_hits::.cpu.data               72024                       # number of overall hits
system.l2.overall_hits::total                  480212                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    167119000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18465403000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18632522000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.003795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.686367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248949                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1555                       # number of overall misses
system.l2.overall_misses::.cpu.data            157620                       # number of overall misses
system.l2.overall_misses::total                159175                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    136019000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15313003000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15449022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.686367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       157620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159175                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         155689                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.994561                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10379585                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      25.680005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.040593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4019.963395                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    159785                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10379585                       # Number of tag accesses
system.l2.tags.tagsinuse                  4083.683992                       # Cycle average of tags in use
system.l2.tags.total_refs                     1277411                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              149079                       # number of writebacks
system.l2.writebacks::total                    149079                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     239050.58                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45549.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    149079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    157607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26799.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       138.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    138.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       129.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1350543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1350543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1350543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136895520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             138246063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129477523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1350543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136895520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            267723586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129477523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129477523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       195572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.862864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.864867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    84.631216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140475     71.83%     71.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41984     21.47%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8098      4.14%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3449      1.76%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          913      0.47%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          331      0.17%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          142      0.07%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      0.03%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          126      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       195572                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10186368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                10187200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9540096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              9541056                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        99520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          99520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10087680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10187200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9541056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9541056                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       157620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36075.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45639.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        99520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10086848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1350542.655692856060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 136884229.154844999313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56097250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7193665250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       149079                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  11724967.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      9540096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 129464495.452218592167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1747946393750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         8760                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              474117                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140579                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         8760                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          157620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149079                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149079                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    36.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             10038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9304                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000364776500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         8760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.169178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.432915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.330748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8750     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  130111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    159175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159175                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      159175                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 30.00                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    47741                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  795810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   73688297000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              7249762500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4265475000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         8760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.016438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.974822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.204780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4898     55.91%     55.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      0.49%     56.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2756     31.46%     87.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              908     10.37%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              150      1.71%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   149079                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149079                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     149079                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                43.54                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   64906                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5977208670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                704610900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23544422280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            553.911308                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     60186000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2459340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     29782250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   8587366250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10918109250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51634114250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            126865920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                374494395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3297846240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               576019500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5813879760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         14369220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            40817113905                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          60251262750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              387318780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5976377610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                691823160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23415678090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            553.130366                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     68626750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2457780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     76538500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8816711500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10921514000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  51347727250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            129955200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                367701345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3385805760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               560397180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5810191920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         30631380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            40759567155                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          60240977250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              390795300                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       473167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       473167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19728256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19728256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19728256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           910308000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          867129250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159175                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              38128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149079                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5738                       # Transaction distribution
system.membus.trans_dist::ReadExReq            121047                       # Transaction distribution
system.membus.trans_dist::ReadExResp           121047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1228973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       687908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1916881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     52430720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28647232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               81077952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73688898000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2532406000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1229243985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         689074857                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   9541056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           795076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 794121     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    955      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             795076                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       638107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1277494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            936                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          155689                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            469279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       367048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       409487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170108                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        409743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        59536                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
