# MIPSinVerilog
MIPS CPU wirtten in Verilog
5-stage pipline
in-order ex
Big Endian

Finally it will be a MIPS SoC equipped with SDRAM Controller, UART, GPIO, etc.
I will also try to move uC/OS on it
