Version 3.2 HI-TECH Software Intermediate Code
"920 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f4331.h
[v _PTCON0 `Vuc ~T0 @X0 0 e@3967 ]
"894
[v _PTCON1 `Vuc ~T0 @X0 0 e@3966 ]
"741
[v _PWMCON0 `Vuc ~T0 @X0 0 e@3951 ]
"676
[v _PWMCON1 `Vuc ~T0 @X0 0 e@3950 ]
"876
[v _PTPERL `Vuc ~T0 @X0 0 e@3963 ]
"870
[v _PTPERH `Vuc ~T0 @X0 0 e@3962 ]
"852
[v _PDC1L `Vuc ~T0 @X0 0 e@3959 ]
"846
[v _PDC1H `Vuc ~T0 @X0 0 e@3958 ]
"864
[v _PDC0L `Vuc ~T0 @X0 0 e@3961 ]
"858
[v _PDC0H `Vuc ~T0 @X0 0 e@3960 ]
"1978
[s S96 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S96 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"1988
[s S97 :1 `uc 1 ]
[n S97 . LB0 ]
"1991
[s S98 :1 `uc 1 :1 `uc 1 ]
[n S98 . . LB1 ]
"1995
[s S99 :2 `uc 1 :1 `uc 1 ]
[n S99 . . LB2 ]
"1999
[s S100 :3 `uc 1 :1 `uc 1 ]
[n S100 . . LB3 ]
"2003
[s S101 :4 `uc 1 :1 `uc 1 ]
[n S101 . . LB4 ]
"2007
[s S102 :5 `uc 1 :1 `uc 1 ]
[n S102 . . LB5 ]
"2011
[s S103 :6 `uc 1 :1 `uc 1 ]
[n S103 . . LB6 ]
"2015
[s S104 :7 `uc 1 :1 `uc 1 ]
[n S104 . . LB7 ]
"1977
[u S95 `S96 1 `S97 1 `S98 1 `S99 1 `S100 1 `S101 1 `S102 1 `S103 1 `S104 1 ]
[n S95 . . . . . . . . . . ]
"2020
[v _LATBbits `VS95 ~T0 @X0 0 e@3978 ]
[p mainexit ]
"6964
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"6970
[s S377 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S377 . SCS IOFS OSTS IRCF IDLEN ]
"6977
[s S378 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S378 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
"6985
[s S379 :2 `uc 1 :1 `uc 1 ]
[n S379 . . FLTS ]
"6969
[u S376 `S377 1 `S378 1 `S379 1 ]
[n S376 . . . . ]
"6990
[v _OSCCONbits `VS376 ~T0 @X0 0 e@4051 ]
"1972
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"2720
[s S142 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S142 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"2730
[s S143 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S143 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2719
[u S141 `S142 1 `S143 1 ]
[n S141 . . . ]
"2741
[v _TRISBbits `VS141 ~T0 @X0 0 e@3987 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4331.h: 49: extern volatile unsigned char DFLTCON @ 0xF60;
"51 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f4331.h
[; ;pic18f4331.h: 51: asm("DFLTCON equ 0F60h");
[; <" DFLTCON equ 0F60h ;# ">
[; ;pic18f4331.h: 54: typedef union {
[; ;pic18f4331.h: 55: struct {
[; ;pic18f4331.h: 56: unsigned FLTCK :3;
[; ;pic18f4331.h: 57: unsigned FLT1EN :1;
[; ;pic18f4331.h: 58: unsigned FLT2EN :1;
[; ;pic18f4331.h: 59: unsigned FLT3EN :1;
[; ;pic18f4331.h: 60: unsigned FLT4EN :1;
[; ;pic18f4331.h: 61: };
[; ;pic18f4331.h: 62: struct {
[; ;pic18f4331.h: 63: unsigned FLTCK0 :1;
[; ;pic18f4331.h: 64: unsigned FLTCK1 :1;
[; ;pic18f4331.h: 65: unsigned FLTCK2 :1;
[; ;pic18f4331.h: 66: };
[; ;pic18f4331.h: 67: } DFLTCONbits_t;
[; ;pic18f4331.h: 68: extern volatile DFLTCONbits_t DFLTCONbits @ 0xF60;
[; ;pic18f4331.h: 112: extern volatile unsigned char CAP3CON @ 0xF61;
"114
[; ;pic18f4331.h: 114: asm("CAP3CON equ 0F61h");
[; <" CAP3CON equ 0F61h ;# ">
[; ;pic18f4331.h: 117: typedef union {
[; ;pic18f4331.h: 118: struct {
[; ;pic18f4331.h: 119: unsigned CAP3M :4;
[; ;pic18f4331.h: 120: unsigned :1;
[; ;pic18f4331.h: 121: unsigned CAP3TMR :1;
[; ;pic18f4331.h: 122: unsigned CAP3REN :1;
[; ;pic18f4331.h: 123: };
[; ;pic18f4331.h: 124: struct {
[; ;pic18f4331.h: 125: unsigned CAP3M0 :1;
[; ;pic18f4331.h: 126: unsigned CAP3M1 :1;
[; ;pic18f4331.h: 127: unsigned CAP3M2 :1;
[; ;pic18f4331.h: 128: unsigned CAP3M3 :1;
[; ;pic18f4331.h: 129: };
[; ;pic18f4331.h: 130: } CAP3CONbits_t;
[; ;pic18f4331.h: 131: extern volatile CAP3CONbits_t CAP3CONbits @ 0xF61;
[; ;pic18f4331.h: 170: extern volatile unsigned char CAP2CON @ 0xF62;
"172
[; ;pic18f4331.h: 172: asm("CAP2CON equ 0F62h");
[; <" CAP2CON equ 0F62h ;# ">
[; ;pic18f4331.h: 175: typedef union {
[; ;pic18f4331.h: 176: struct {
[; ;pic18f4331.h: 177: unsigned CAP2M :4;
[; ;pic18f4331.h: 178: unsigned :1;
[; ;pic18f4331.h: 179: unsigned CAP2TMR :1;
[; ;pic18f4331.h: 180: unsigned CAP2REN :1;
[; ;pic18f4331.h: 181: };
[; ;pic18f4331.h: 182: struct {
[; ;pic18f4331.h: 183: unsigned CAP2M0 :1;
[; ;pic18f4331.h: 184: unsigned CAP2M1 :1;
[; ;pic18f4331.h: 185: unsigned CAP2M2 :1;
[; ;pic18f4331.h: 186: unsigned CAP2M3 :1;
[; ;pic18f4331.h: 187: };
[; ;pic18f4331.h: 188: } CAP2CONbits_t;
[; ;pic18f4331.h: 189: extern volatile CAP2CONbits_t CAP2CONbits @ 0xF62;
[; ;pic18f4331.h: 228: extern volatile unsigned char CAP1CON @ 0xF63;
"230
[; ;pic18f4331.h: 230: asm("CAP1CON equ 0F63h");
[; <" CAP1CON equ 0F63h ;# ">
[; ;pic18f4331.h: 233: typedef union {
[; ;pic18f4331.h: 234: struct {
[; ;pic18f4331.h: 235: unsigned CAP1M :4;
[; ;pic18f4331.h: 236: unsigned :1;
[; ;pic18f4331.h: 237: unsigned CAP1TMR :1;
[; ;pic18f4331.h: 238: unsigned CAP1REN :1;
[; ;pic18f4331.h: 239: };
[; ;pic18f4331.h: 240: struct {
[; ;pic18f4331.h: 241: unsigned CAP1M0 :1;
[; ;pic18f4331.h: 242: unsigned CAP1M1 :1;
[; ;pic18f4331.h: 243: unsigned CAP1M2 :1;
[; ;pic18f4331.h: 244: unsigned CAP1M3 :1;
[; ;pic18f4331.h: 245: };
[; ;pic18f4331.h: 246: } CAP1CONbits_t;
[; ;pic18f4331.h: 247: extern volatile CAP1CONbits_t CAP1CONbits @ 0xF63;
[; ;pic18f4331.h: 286: extern volatile unsigned char CAP3BUFL @ 0xF64;
"288
[; ;pic18f4331.h: 288: asm("CAP3BUFL equ 0F64h");
[; <" CAP3BUFL equ 0F64h ;# ">
[; ;pic18f4331.h: 291: extern volatile unsigned char MAXCNTL @ 0xF64;
"293
[; ;pic18f4331.h: 293: asm("MAXCNTL equ 0F64h");
[; <" MAXCNTL equ 0F64h ;# ">
[; ;pic18f4331.h: 297: extern volatile unsigned char CAP3BUFH @ 0xF65;
"299
[; ;pic18f4331.h: 299: asm("CAP3BUFH equ 0F65h");
[; <" CAP3BUFH equ 0F65h ;# ">
[; ;pic18f4331.h: 302: extern volatile unsigned char MAXCNTH @ 0xF65;
"304
[; ;pic18f4331.h: 304: asm("MAXCNTH equ 0F65h");
[; <" MAXCNTH equ 0F65h ;# ">
[; ;pic18f4331.h: 308: extern volatile unsigned char CAP2BUFL @ 0xF66;
"310
[; ;pic18f4331.h: 310: asm("CAP2BUFL equ 0F66h");
[; <" CAP2BUFL equ 0F66h ;# ">
[; ;pic18f4331.h: 313: extern volatile unsigned char POSCNTL @ 0xF66;
"315
[; ;pic18f4331.h: 315: asm("POSCNTL equ 0F66h");
[; <" POSCNTL equ 0F66h ;# ">
[; ;pic18f4331.h: 319: extern volatile unsigned char CAP2BUFH @ 0xF67;
"321
[; ;pic18f4331.h: 321: asm("CAP2BUFH equ 0F67h");
[; <" CAP2BUFH equ 0F67h ;# ">
[; ;pic18f4331.h: 324: extern volatile unsigned char POSCNTH @ 0xF67;
"326
[; ;pic18f4331.h: 326: asm("POSCNTH equ 0F67h");
[; <" POSCNTH equ 0F67h ;# ">
[; ;pic18f4331.h: 330: extern volatile unsigned char CAP1BUFL @ 0xF68;
"332
[; ;pic18f4331.h: 332: asm("CAP1BUFL equ 0F68h");
[; <" CAP1BUFL equ 0F68h ;# ">
[; ;pic18f4331.h: 335: extern volatile unsigned char VELRL @ 0xF68;
"337
[; ;pic18f4331.h: 337: asm("VELRL equ 0F68h");
[; <" VELRL equ 0F68h ;# ">
[; ;pic18f4331.h: 341: extern volatile unsigned char CAP1BUFH @ 0xF69;
"343
[; ;pic18f4331.h: 343: asm("CAP1BUFH equ 0F69h");
[; <" CAP1BUFH equ 0F69h ;# ">
[; ;pic18f4331.h: 346: extern volatile unsigned char VELRH @ 0xF69;
"348
[; ;pic18f4331.h: 348: asm("VELRH equ 0F69h");
[; <" VELRH equ 0F69h ;# ">
[; ;pic18f4331.h: 352: extern volatile unsigned char OVDCONS @ 0xF6A;
"354
[; ;pic18f4331.h: 354: asm("OVDCONS equ 0F6Ah");
[; <" OVDCONS equ 0F6Ah ;# ">
[; ;pic18f4331.h: 357: typedef union {
[; ;pic18f4331.h: 358: struct {
[; ;pic18f4331.h: 359: unsigned POUT :8;
[; ;pic18f4331.h: 360: };
[; ;pic18f4331.h: 361: struct {
[; ;pic18f4331.h: 362: unsigned POUT0 :1;
[; ;pic18f4331.h: 363: unsigned POUT1 :1;
[; ;pic18f4331.h: 364: unsigned POUT2 :1;
[; ;pic18f4331.h: 365: unsigned POUT3 :1;
[; ;pic18f4331.h: 366: unsigned POUT4 :1;
[; ;pic18f4331.h: 367: unsigned POUT5 :1;
[; ;pic18f4331.h: 368: unsigned POUT6 :1;
[; ;pic18f4331.h: 369: unsigned POUT7 :1;
[; ;pic18f4331.h: 370: };
[; ;pic18f4331.h: 371: } OVDCONSbits_t;
[; ;pic18f4331.h: 372: extern volatile OVDCONSbits_t OVDCONSbits @ 0xF6A;
[; ;pic18f4331.h: 421: extern volatile unsigned char OVDCOND @ 0xF6B;
"423
[; ;pic18f4331.h: 423: asm("OVDCOND equ 0F6Bh");
[; <" OVDCOND equ 0F6Bh ;# ">
[; ;pic18f4331.h: 426: typedef union {
[; ;pic18f4331.h: 427: struct {
[; ;pic18f4331.h: 428: unsigned POVD :8;
[; ;pic18f4331.h: 429: };
[; ;pic18f4331.h: 430: struct {
[; ;pic18f4331.h: 431: unsigned POVD0 :1;
[; ;pic18f4331.h: 432: unsigned POVD1 :1;
[; ;pic18f4331.h: 433: unsigned POVD2 :1;
[; ;pic18f4331.h: 434: unsigned POVD3 :1;
[; ;pic18f4331.h: 435: unsigned POVD4 :1;
[; ;pic18f4331.h: 436: unsigned POVD5 :1;
[; ;pic18f4331.h: 437: unsigned POVD6 :1;
[; ;pic18f4331.h: 438: unsigned POVD7 :1;
[; ;pic18f4331.h: 439: };
[; ;pic18f4331.h: 440: } OVDCONDbits_t;
[; ;pic18f4331.h: 441: extern volatile OVDCONDbits_t OVDCONDbits @ 0xF6B;
[; ;pic18f4331.h: 490: extern volatile unsigned char FLTCONFIG @ 0xF6C;
"492
[; ;pic18f4331.h: 492: asm("FLTCONFIG equ 0F6Ch");
[; <" FLTCONFIG equ 0F6Ch ;# ">
[; ;pic18f4331.h: 495: typedef union {
[; ;pic18f4331.h: 496: struct {
[; ;pic18f4331.h: 497: unsigned FLTAEN :1;
[; ;pic18f4331.h: 498: unsigned FLTAMOD :1;
[; ;pic18f4331.h: 499: unsigned FLTAS :1;
[; ;pic18f4331.h: 500: unsigned FLTCON :1;
[; ;pic18f4331.h: 501: unsigned FLTBEN :1;
[; ;pic18f4331.h: 502: unsigned FLTBMOD :1;
[; ;pic18f4331.h: 503: unsigned FLTBS :1;
[; ;pic18f4331.h: 504: unsigned BRFEN :1;
[; ;pic18f4331.h: 505: };
[; ;pic18f4331.h: 506: } FLTCONFIGbits_t;
[; ;pic18f4331.h: 507: extern volatile FLTCONFIGbits_t FLTCONFIGbits @ 0xF6C;
[; ;pic18f4331.h: 551: extern volatile unsigned char DTCON @ 0xF6D;
"553
[; ;pic18f4331.h: 553: asm("DTCON equ 0F6Dh");
[; <" DTCON equ 0F6Dh ;# ">
[; ;pic18f4331.h: 556: typedef union {
[; ;pic18f4331.h: 557: struct {
[; ;pic18f4331.h: 558: unsigned DTA :6;
[; ;pic18f4331.h: 559: unsigned DTAPS :2;
[; ;pic18f4331.h: 560: };
[; ;pic18f4331.h: 561: struct {
[; ;pic18f4331.h: 562: unsigned DT0 :1;
[; ;pic18f4331.h: 563: unsigned DT1 :1;
[; ;pic18f4331.h: 564: unsigned DT2 :1;
[; ;pic18f4331.h: 565: unsigned DT3 :1;
[; ;pic18f4331.h: 566: unsigned DT4 :1;
[; ;pic18f4331.h: 567: unsigned DT5 :1;
[; ;pic18f4331.h: 568: unsigned DTPS0 :1;
[; ;pic18f4331.h: 569: unsigned DTPS1 :1;
[; ;pic18f4331.h: 570: };
[; ;pic18f4331.h: 571: struct {
[; ;pic18f4331.h: 572: unsigned DTA0 :1;
[; ;pic18f4331.h: 573: unsigned DTA1 :1;
[; ;pic18f4331.h: 574: unsigned DTA2 :1;
[; ;pic18f4331.h: 575: unsigned DTA3 :1;
[; ;pic18f4331.h: 576: unsigned DTA4 :1;
[; ;pic18f4331.h: 577: unsigned DTA5 :1;
[; ;pic18f4331.h: 578: unsigned DTAPS0 :1;
[; ;pic18f4331.h: 579: unsigned DTAPS1 :1;
[; ;pic18f4331.h: 580: };
[; ;pic18f4331.h: 581: } DTCONbits_t;
[; ;pic18f4331.h: 582: extern volatile DTCONbits_t DTCONbits @ 0xF6D;
[; ;pic18f4331.h: 676: extern volatile unsigned char PWMCON1 @ 0xF6E;
"678
[; ;pic18f4331.h: 678: asm("PWMCON1 equ 0F6Eh");
[; <" PWMCON1 equ 0F6Eh ;# ">
[; ;pic18f4331.h: 681: typedef union {
[; ;pic18f4331.h: 682: struct {
[; ;pic18f4331.h: 683: unsigned OSYNC :1;
[; ;pic18f4331.h: 684: unsigned UDIS :1;
[; ;pic18f4331.h: 685: unsigned :1;
[; ;pic18f4331.h: 686: unsigned SEVTDIR :1;
[; ;pic18f4331.h: 687: unsigned SEVOPS :4;
[; ;pic18f4331.h: 688: };
[; ;pic18f4331.h: 689: struct {
[; ;pic18f4331.h: 690: unsigned :4;
[; ;pic18f4331.h: 691: unsigned SEVOPS0 :1;
[; ;pic18f4331.h: 692: unsigned SEVOPS1 :1;
[; ;pic18f4331.h: 693: unsigned SEVOPS2 :1;
[; ;pic18f4331.h: 694: unsigned SEVOPS3 :1;
[; ;pic18f4331.h: 695: };
[; ;pic18f4331.h: 696: } PWMCON1bits_t;
[; ;pic18f4331.h: 697: extern volatile PWMCON1bits_t PWMCON1bits @ 0xF6E;
[; ;pic18f4331.h: 741: extern volatile unsigned char PWMCON0 @ 0xF6F;
"743
[; ;pic18f4331.h: 743: asm("PWMCON0 equ 0F6Fh");
[; <" PWMCON0 equ 0F6Fh ;# ">
[; ;pic18f4331.h: 746: typedef union {
[; ;pic18f4331.h: 747: struct {
[; ;pic18f4331.h: 748: unsigned PMOD :4;
[; ;pic18f4331.h: 749: unsigned PWMEN :3;
[; ;pic18f4331.h: 750: };
[; ;pic18f4331.h: 751: struct {
[; ;pic18f4331.h: 752: unsigned PMOD0 :1;
[; ;pic18f4331.h: 753: unsigned PMOD1 :1;
[; ;pic18f4331.h: 754: unsigned PMOD2 :1;
[; ;pic18f4331.h: 755: unsigned PMOD3 :1;
[; ;pic18f4331.h: 756: unsigned PWMEN0 :1;
[; ;pic18f4331.h: 757: unsigned PWMEN1 :1;
[; ;pic18f4331.h: 758: unsigned PWMEN2 :1;
[; ;pic18f4331.h: 759: };
[; ;pic18f4331.h: 760: } PWMCON0bits_t;
[; ;pic18f4331.h: 761: extern volatile PWMCON0bits_t PWMCON0bits @ 0xF6F;
[; ;pic18f4331.h: 810: extern volatile unsigned char SEVTCMPH @ 0xF70;
"812
[; ;pic18f4331.h: 812: asm("SEVTCMPH equ 0F70h");
[; <" SEVTCMPH equ 0F70h ;# ">
[; ;pic18f4331.h: 816: extern volatile unsigned char SEVTCMPL @ 0xF71;
"818
[; ;pic18f4331.h: 818: asm("SEVTCMPL equ 0F71h");
[; <" SEVTCMPL equ 0F71h ;# ">
[; ;pic18f4331.h: 822: extern volatile unsigned char PDC3H @ 0xF72;
"824
[; ;pic18f4331.h: 824: asm("PDC3H equ 0F72h");
[; <" PDC3H equ 0F72h ;# ">
[; ;pic18f4331.h: 828: extern volatile unsigned char PDC3L @ 0xF73;
"830
[; ;pic18f4331.h: 830: asm("PDC3L equ 0F73h");
[; <" PDC3L equ 0F73h ;# ">
[; ;pic18f4331.h: 834: extern volatile unsigned char PDC2H @ 0xF74;
"836
[; ;pic18f4331.h: 836: asm("PDC2H equ 0F74h");
[; <" PDC2H equ 0F74h ;# ">
[; ;pic18f4331.h: 840: extern volatile unsigned char PDC2L @ 0xF75;
"842
[; ;pic18f4331.h: 842: asm("PDC2L equ 0F75h");
[; <" PDC2L equ 0F75h ;# ">
[; ;pic18f4331.h: 846: extern volatile unsigned char PDC1H @ 0xF76;
"848
[; ;pic18f4331.h: 848: asm("PDC1H equ 0F76h");
[; <" PDC1H equ 0F76h ;# ">
[; ;pic18f4331.h: 852: extern volatile unsigned char PDC1L @ 0xF77;
"854
[; ;pic18f4331.h: 854: asm("PDC1L equ 0F77h");
[; <" PDC1L equ 0F77h ;# ">
[; ;pic18f4331.h: 858: extern volatile unsigned char PDC0H @ 0xF78;
"860
[; ;pic18f4331.h: 860: asm("PDC0H equ 0F78h");
[; <" PDC0H equ 0F78h ;# ">
[; ;pic18f4331.h: 864: extern volatile unsigned char PDC0L @ 0xF79;
"866
[; ;pic18f4331.h: 866: asm("PDC0L equ 0F79h");
[; <" PDC0L equ 0F79h ;# ">
[; ;pic18f4331.h: 870: extern volatile unsigned char PTPERH @ 0xF7A;
"872
[; ;pic18f4331.h: 872: asm("PTPERH equ 0F7Ah");
[; <" PTPERH equ 0F7Ah ;# ">
[; ;pic18f4331.h: 876: extern volatile unsigned char PTPERL @ 0xF7B;
"878
[; ;pic18f4331.h: 878: asm("PTPERL equ 0F7Bh");
[; <" PTPERL equ 0F7Bh ;# ">
[; ;pic18f4331.h: 882: extern volatile unsigned char PTMRH @ 0xF7C;
"884
[; ;pic18f4331.h: 884: asm("PTMRH equ 0F7Ch");
[; <" PTMRH equ 0F7Ch ;# ">
[; ;pic18f4331.h: 888: extern volatile unsigned char PTMRL @ 0xF7D;
"890
[; ;pic18f4331.h: 890: asm("PTMRL equ 0F7Dh");
[; <" PTMRL equ 0F7Dh ;# ">
[; ;pic18f4331.h: 894: extern volatile unsigned char PTCON1 @ 0xF7E;
"896
[; ;pic18f4331.h: 896: asm("PTCON1 equ 0F7Eh");
[; <" PTCON1 equ 0F7Eh ;# ">
[; ;pic18f4331.h: 899: typedef union {
[; ;pic18f4331.h: 900: struct {
[; ;pic18f4331.h: 901: unsigned :6;
[; ;pic18f4331.h: 902: unsigned PTDIR :1;
[; ;pic18f4331.h: 903: unsigned PTEN :1;
[; ;pic18f4331.h: 904: };
[; ;pic18f4331.h: 905: } PTCON1bits_t;
[; ;pic18f4331.h: 906: extern volatile PTCON1bits_t PTCON1bits @ 0xF7E;
[; ;pic18f4331.h: 920: extern volatile unsigned char PTCON0 @ 0xF7F;
"922
[; ;pic18f4331.h: 922: asm("PTCON0 equ 0F7Fh");
[; <" PTCON0 equ 0F7Fh ;# ">
[; ;pic18f4331.h: 925: typedef union {
[; ;pic18f4331.h: 926: struct {
[; ;pic18f4331.h: 927: unsigned PTMOD :2;
[; ;pic18f4331.h: 928: unsigned PTCKPS :2;
[; ;pic18f4331.h: 929: unsigned PTOPS :4;
[; ;pic18f4331.h: 930: };
[; ;pic18f4331.h: 931: struct {
[; ;pic18f4331.h: 932: unsigned PTMOD0 :1;
[; ;pic18f4331.h: 933: unsigned PTMOD1 :1;
[; ;pic18f4331.h: 934: unsigned PTCKPS0 :1;
[; ;pic18f4331.h: 935: unsigned PTCKPS1 :1;
[; ;pic18f4331.h: 936: unsigned PTOPS0 :1;
[; ;pic18f4331.h: 937: unsigned PTOPS1 :1;
[; ;pic18f4331.h: 938: unsigned PTOPS2 :1;
[; ;pic18f4331.h: 939: unsigned PTOPS3 :1;
[; ;pic18f4331.h: 940: };
[; ;pic18f4331.h: 941: } PTCON0bits_t;
[; ;pic18f4331.h: 942: extern volatile PTCON0bits_t PTCON0bits @ 0xF7F;
[; ;pic18f4331.h: 1001: extern volatile unsigned char PORTA @ 0xF80;
"1003
[; ;pic18f4331.h: 1003: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4331.h: 1006: typedef union {
[; ;pic18f4331.h: 1007: struct {
[; ;pic18f4331.h: 1008: unsigned RA0 :1;
[; ;pic18f4331.h: 1009: unsigned RA1 :1;
[; ;pic18f4331.h: 1010: unsigned RA2 :1;
[; ;pic18f4331.h: 1011: unsigned RA3 :1;
[; ;pic18f4331.h: 1012: unsigned RA4 :1;
[; ;pic18f4331.h: 1013: unsigned RA5 :1;
[; ;pic18f4331.h: 1014: unsigned RA6 :1;
[; ;pic18f4331.h: 1015: unsigned RA7 :1;
[; ;pic18f4331.h: 1016: };
[; ;pic18f4331.h: 1017: struct {
[; ;pic18f4331.h: 1018: unsigned AN0 :1;
[; ;pic18f4331.h: 1019: unsigned AN1 :1;
[; ;pic18f4331.h: 1020: unsigned AN2 :1;
[; ;pic18f4331.h: 1021: unsigned AN3 :1;
[; ;pic18f4331.h: 1022: unsigned AN4 :1;
[; ;pic18f4331.h: 1023: unsigned AN5 :1;
[; ;pic18f4331.h: 1024: unsigned OSC2 :1;
[; ;pic18f4331.h: 1025: unsigned OSC1 :1;
[; ;pic18f4331.h: 1026: };
[; ;pic18f4331.h: 1027: struct {
[; ;pic18f4331.h: 1028: unsigned :2;
[; ;pic18f4331.h: 1029: unsigned VREFM :1;
[; ;pic18f4331.h: 1030: unsigned VREFP :1;
[; ;pic18f4331.h: 1031: unsigned :1;
[; ;pic18f4331.h: 1032: unsigned LVDIN :1;
[; ;pic18f4331.h: 1033: unsigned CLKO :1;
[; ;pic18f4331.h: 1034: unsigned CLKI :1;
[; ;pic18f4331.h: 1035: };
[; ;pic18f4331.h: 1036: struct {
[; ;pic18f4331.h: 1037: unsigned :7;
[; ;pic18f4331.h: 1038: unsigned RJPU :1;
[; ;pic18f4331.h: 1039: };
[; ;pic18f4331.h: 1040: struct {
[; ;pic18f4331.h: 1041: unsigned ULPWUIN :1;
[; ;pic18f4331.h: 1042: };
[; ;pic18f4331.h: 1043: } PORTAbits_t;
[; ;pic18f4331.h: 1044: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4331.h: 1163: extern volatile unsigned char PORTB @ 0xF81;
"1165
[; ;pic18f4331.h: 1165: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4331.h: 1168: typedef union {
[; ;pic18f4331.h: 1169: struct {
[; ;pic18f4331.h: 1170: unsigned RB0 :1;
[; ;pic18f4331.h: 1171: unsigned RB1 :1;
[; ;pic18f4331.h: 1172: unsigned RB2 :1;
[; ;pic18f4331.h: 1173: unsigned RB3 :1;
[; ;pic18f4331.h: 1174: unsigned RB4 :1;
[; ;pic18f4331.h: 1175: unsigned RB5 :1;
[; ;pic18f4331.h: 1176: unsigned RB6 :1;
[; ;pic18f4331.h: 1177: unsigned RB7 :1;
[; ;pic18f4331.h: 1178: };
[; ;pic18f4331.h: 1179: struct {
[; ;pic18f4331.h: 1180: unsigned :3;
[; ;pic18f4331.h: 1181: unsigned CCP2_PA2 :1;
[; ;pic18f4331.h: 1182: };
[; ;pic18f4331.h: 1183: } PORTBbits_t;
[; ;pic18f4331.h: 1184: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4331.h: 1233: extern volatile unsigned char PORTC @ 0xF82;
"1235
[; ;pic18f4331.h: 1235: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4331.h: 1238: typedef union {
[; ;pic18f4331.h: 1239: struct {
[; ;pic18f4331.h: 1240: unsigned RC0 :1;
[; ;pic18f4331.h: 1241: unsigned RC1 :1;
[; ;pic18f4331.h: 1242: unsigned RC2 :1;
[; ;pic18f4331.h: 1243: unsigned RC3 :1;
[; ;pic18f4331.h: 1244: unsigned RC4 :1;
[; ;pic18f4331.h: 1245: unsigned RC5 :1;
[; ;pic18f4331.h: 1246: unsigned RC6 :1;
[; ;pic18f4331.h: 1247: unsigned RC7 :1;
[; ;pic18f4331.h: 1248: };
[; ;pic18f4331.h: 1249: struct {
[; ;pic18f4331.h: 1250: unsigned T1OSO :1;
[; ;pic18f4331.h: 1251: unsigned T1OSI :1;
[; ;pic18f4331.h: 1252: unsigned CCP1 :1;
[; ;pic18f4331.h: 1253: unsigned INT0 :1;
[; ;pic18f4331.h: 1254: unsigned INT1 :1;
[; ;pic18f4331.h: 1255: unsigned INT2 :1;
[; ;pic18f4331.h: 1256: unsigned TX :1;
[; ;pic18f4331.h: 1257: unsigned RX :1;
[; ;pic18f4331.h: 1258: };
[; ;pic18f4331.h: 1259: struct {
[; ;pic18f4331.h: 1260: unsigned T13CKI :1;
[; ;pic18f4331.h: 1261: unsigned CCP2 :1;
[; ;pic18f4331.h: 1262: unsigned :1;
[; ;pic18f4331.h: 1263: unsigned T0CKI :1;
[; ;pic18f4331.h: 1264: unsigned SDA :1;
[; ;pic18f4331.h: 1265: unsigned SCK :1;
[; ;pic18f4331.h: 1266: unsigned CK :1;
[; ;pic18f4331.h: 1267: unsigned DT :1;
[; ;pic18f4331.h: 1268: };
[; ;pic18f4331.h: 1269: struct {
[; ;pic18f4331.h: 1270: unsigned :1;
[; ;pic18f4331.h: 1271: unsigned NOT_FLTA :1;
[; ;pic18f4331.h: 1272: };
[; ;pic18f4331.h: 1273: struct {
[; ;pic18f4331.h: 1274: unsigned :2;
[; ;pic18f4331.h: 1275: unsigned NOT_FLTB :1;
[; ;pic18f4331.h: 1276: };
[; ;pic18f4331.h: 1277: struct {
[; ;pic18f4331.h: 1278: unsigned :6;
[; ;pic18f4331.h: 1279: unsigned NOT_SS :1;
[; ;pic18f4331.h: 1280: };
[; ;pic18f4331.h: 1281: struct {
[; ;pic18f4331.h: 1282: unsigned :1;
[; ;pic18f4331.h: 1283: unsigned nFLTA :1;
[; ;pic18f4331.h: 1284: unsigned nFLTB :1;
[; ;pic18f4331.h: 1285: unsigned T5CKI :1;
[; ;pic18f4331.h: 1286: unsigned SDI :1;
[; ;pic18f4331.h: 1287: unsigned SCL :1;
[; ;pic18f4331.h: 1288: unsigned nSS :1;
[; ;pic18f4331.h: 1289: unsigned SDO :1;
[; ;pic18f4331.h: 1290: };
[; ;pic18f4331.h: 1291: struct {
[; ;pic18f4331.h: 1292: unsigned :1;
[; ;pic18f4331.h: 1293: unsigned FLTA :1;
[; ;pic18f4331.h: 1294: unsigned FLTB :1;
[; ;pic18f4331.h: 1295: unsigned :3;
[; ;pic18f4331.h: 1296: unsigned SS :1;
[; ;pic18f4331.h: 1297: };
[; ;pic18f4331.h: 1298: struct {
[; ;pic18f4331.h: 1299: unsigned :2;
[; ;pic18f4331.h: 1300: unsigned PA1 :1;
[; ;pic18f4331.h: 1301: };
[; ;pic18f4331.h: 1302: struct {
[; ;pic18f4331.h: 1303: unsigned :1;
[; ;pic18f4331.h: 1304: unsigned PA2 :1;
[; ;pic18f4331.h: 1305: };
[; ;pic18f4331.h: 1306: } PORTCbits_t;
[; ;pic18f4331.h: 1307: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4331.h: 1501: extern volatile unsigned char PORTD @ 0xF83;
"1503
[; ;pic18f4331.h: 1503: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4331.h: 1506: typedef union {
[; ;pic18f4331.h: 1507: struct {
[; ;pic18f4331.h: 1508: unsigned RD0 :1;
[; ;pic18f4331.h: 1509: unsigned RD1 :1;
[; ;pic18f4331.h: 1510: unsigned RD2 :1;
[; ;pic18f4331.h: 1511: unsigned RD3 :1;
[; ;pic18f4331.h: 1512: unsigned RD4 :1;
[; ;pic18f4331.h: 1513: unsigned RD5 :1;
[; ;pic18f4331.h: 1514: unsigned RD6 :1;
[; ;pic18f4331.h: 1515: unsigned RD7 :1;
[; ;pic18f4331.h: 1516: };
[; ;pic18f4331.h: 1517: struct {
[; ;pic18f4331.h: 1518: unsigned :7;
[; ;pic18f4331.h: 1519: unsigned SS2 :1;
[; ;pic18f4331.h: 1520: };
[; ;pic18f4331.h: 1521: } PORTDbits_t;
[; ;pic18f4331.h: 1522: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4331.h: 1571: extern volatile unsigned char PORTE @ 0xF84;
"1573
[; ;pic18f4331.h: 1573: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4331.h: 1576: typedef union {
[; ;pic18f4331.h: 1577: struct {
[; ;pic18f4331.h: 1578: unsigned RE0 :1;
[; ;pic18f4331.h: 1579: unsigned RE1 :1;
[; ;pic18f4331.h: 1580: unsigned RE2 :1;
[; ;pic18f4331.h: 1581: unsigned RE3 :1;
[; ;pic18f4331.h: 1582: };
[; ;pic18f4331.h: 1583: struct {
[; ;pic18f4331.h: 1584: unsigned :3;
[; ;pic18f4331.h: 1585: unsigned NOT_MCLR :1;
[; ;pic18f4331.h: 1586: };
[; ;pic18f4331.h: 1587: struct {
[; ;pic18f4331.h: 1588: unsigned :3;
[; ;pic18f4331.h: 1589: unsigned nMCLR :1;
[; ;pic18f4331.h: 1590: };
[; ;pic18f4331.h: 1591: struct {
[; ;pic18f4331.h: 1592: unsigned :3;
[; ;pic18f4331.h: 1593: unsigned MCLR :1;
[; ;pic18f4331.h: 1594: };
[; ;pic18f4331.h: 1595: struct {
[; ;pic18f4331.h: 1596: unsigned :2;
[; ;pic18f4331.h: 1597: unsigned CCP10 :1;
[; ;pic18f4331.h: 1598: };
[; ;pic18f4331.h: 1599: struct {
[; ;pic18f4331.h: 1600: unsigned :7;
[; ;pic18f4331.h: 1601: unsigned CCP2E :1;
[; ;pic18f4331.h: 1602: };
[; ;pic18f4331.h: 1603: struct {
[; ;pic18f4331.h: 1604: unsigned :6;
[; ;pic18f4331.h: 1605: unsigned CCP6E :1;
[; ;pic18f4331.h: 1606: };
[; ;pic18f4331.h: 1607: struct {
[; ;pic18f4331.h: 1608: unsigned :5;
[; ;pic18f4331.h: 1609: unsigned CCP7E :1;
[; ;pic18f4331.h: 1610: };
[; ;pic18f4331.h: 1611: struct {
[; ;pic18f4331.h: 1612: unsigned :4;
[; ;pic18f4331.h: 1613: unsigned CCP8E :1;
[; ;pic18f4331.h: 1614: };
[; ;pic18f4331.h: 1615: struct {
[; ;pic18f4331.h: 1616: unsigned :3;
[; ;pic18f4331.h: 1617: unsigned CCP9E :1;
[; ;pic18f4331.h: 1618: };
[; ;pic18f4331.h: 1619: struct {
[; ;pic18f4331.h: 1620: unsigned :2;
[; ;pic18f4331.h: 1621: unsigned CS :1;
[; ;pic18f4331.h: 1622: };
[; ;pic18f4331.h: 1623: struct {
[; ;pic18f4331.h: 1624: unsigned :7;
[; ;pic18f4331.h: 1625: unsigned PA2E :1;
[; ;pic18f4331.h: 1626: };
[; ;pic18f4331.h: 1627: struct {
[; ;pic18f4331.h: 1628: unsigned :6;
[; ;pic18f4331.h: 1629: unsigned PB1E :1;
[; ;pic18f4331.h: 1630: };
[; ;pic18f4331.h: 1631: struct {
[; ;pic18f4331.h: 1632: unsigned :2;
[; ;pic18f4331.h: 1633: unsigned PB2 :1;
[; ;pic18f4331.h: 1634: };
[; ;pic18f4331.h: 1635: struct {
[; ;pic18f4331.h: 1636: unsigned :4;
[; ;pic18f4331.h: 1637: unsigned PB3E :1;
[; ;pic18f4331.h: 1638: };
[; ;pic18f4331.h: 1639: struct {
[; ;pic18f4331.h: 1640: unsigned :5;
[; ;pic18f4331.h: 1641: unsigned PC1E :1;
[; ;pic18f4331.h: 1642: };
[; ;pic18f4331.h: 1643: struct {
[; ;pic18f4331.h: 1644: unsigned :1;
[; ;pic18f4331.h: 1645: unsigned PC2 :1;
[; ;pic18f4331.h: 1646: };
[; ;pic18f4331.h: 1647: struct {
[; ;pic18f4331.h: 1648: unsigned :3;
[; ;pic18f4331.h: 1649: unsigned PC3E :1;
[; ;pic18f4331.h: 1650: };
[; ;pic18f4331.h: 1651: struct {
[; ;pic18f4331.h: 1652: unsigned PD2 :1;
[; ;pic18f4331.h: 1653: };
[; ;pic18f4331.h: 1654: struct {
[; ;pic18f4331.h: 1655: unsigned RDE :1;
[; ;pic18f4331.h: 1656: };
[; ;pic18f4331.h: 1657: struct {
[; ;pic18f4331.h: 1658: unsigned :4;
[; ;pic18f4331.h: 1659: unsigned RE4 :1;
[; ;pic18f4331.h: 1660: };
[; ;pic18f4331.h: 1661: struct {
[; ;pic18f4331.h: 1662: unsigned :5;
[; ;pic18f4331.h: 1663: unsigned RE5 :1;
[; ;pic18f4331.h: 1664: };
[; ;pic18f4331.h: 1665: struct {
[; ;pic18f4331.h: 1666: unsigned :6;
[; ;pic18f4331.h: 1667: unsigned RE6 :1;
[; ;pic18f4331.h: 1668: };
[; ;pic18f4331.h: 1669: struct {
[; ;pic18f4331.h: 1670: unsigned :7;
[; ;pic18f4331.h: 1671: unsigned RE7 :1;
[; ;pic18f4331.h: 1672: };
[; ;pic18f4331.h: 1673: struct {
[; ;pic18f4331.h: 1674: unsigned :1;
[; ;pic18f4331.h: 1675: unsigned WRE :1;
[; ;pic18f4331.h: 1676: };
[; ;pic18f4331.h: 1677: } PORTEbits_t;
[; ;pic18f4331.h: 1678: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4331.h: 1822: extern volatile unsigned short TMR5 @ 0xF87;
"1824
[; ;pic18f4331.h: 1824: asm("TMR5 equ 0F87h");
[; <" TMR5 equ 0F87h ;# ">
[; ;pic18f4331.h: 1828: extern volatile unsigned char TMR5L @ 0xF87;
"1830
[; ;pic18f4331.h: 1830: asm("TMR5L equ 0F87h");
[; <" TMR5L equ 0F87h ;# ">
[; ;pic18f4331.h: 1834: extern volatile unsigned char TMR5H @ 0xF88;
"1836
[; ;pic18f4331.h: 1836: asm("TMR5H equ 0F88h");
[; <" TMR5H equ 0F88h ;# ">
[; ;pic18f4331.h: 1840: extern volatile unsigned char LATA @ 0xF89;
"1842
[; ;pic18f4331.h: 1842: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4331.h: 1845: typedef union {
[; ;pic18f4331.h: 1846: struct {
[; ;pic18f4331.h: 1847: unsigned LATA0 :1;
[; ;pic18f4331.h: 1848: unsigned LATA1 :1;
[; ;pic18f4331.h: 1849: unsigned LATA2 :1;
[; ;pic18f4331.h: 1850: unsigned LATA3 :1;
[; ;pic18f4331.h: 1851: unsigned LATA4 :1;
[; ;pic18f4331.h: 1852: unsigned LATA5 :1;
[; ;pic18f4331.h: 1853: unsigned LATA6 :1;
[; ;pic18f4331.h: 1854: unsigned LATA7 :1;
[; ;pic18f4331.h: 1855: };
[; ;pic18f4331.h: 1856: struct {
[; ;pic18f4331.h: 1857: unsigned LA0 :1;
[; ;pic18f4331.h: 1858: };
[; ;pic18f4331.h: 1859: struct {
[; ;pic18f4331.h: 1860: unsigned :1;
[; ;pic18f4331.h: 1861: unsigned LA1 :1;
[; ;pic18f4331.h: 1862: };
[; ;pic18f4331.h: 1863: struct {
[; ;pic18f4331.h: 1864: unsigned :2;
[; ;pic18f4331.h: 1865: unsigned LA2 :1;
[; ;pic18f4331.h: 1866: };
[; ;pic18f4331.h: 1867: struct {
[; ;pic18f4331.h: 1868: unsigned :3;
[; ;pic18f4331.h: 1869: unsigned LA3 :1;
[; ;pic18f4331.h: 1870: };
[; ;pic18f4331.h: 1871: struct {
[; ;pic18f4331.h: 1872: unsigned :4;
[; ;pic18f4331.h: 1873: unsigned LA4 :1;
[; ;pic18f4331.h: 1874: };
[; ;pic18f4331.h: 1875: struct {
[; ;pic18f4331.h: 1876: unsigned :5;
[; ;pic18f4331.h: 1877: unsigned LA5 :1;
[; ;pic18f4331.h: 1878: };
[; ;pic18f4331.h: 1879: struct {
[; ;pic18f4331.h: 1880: unsigned :6;
[; ;pic18f4331.h: 1881: unsigned LA6 :1;
[; ;pic18f4331.h: 1882: };
[; ;pic18f4331.h: 1883: struct {
[; ;pic18f4331.h: 1884: unsigned :7;
[; ;pic18f4331.h: 1885: unsigned LA7 :1;
[; ;pic18f4331.h: 1886: };
[; ;pic18f4331.h: 1887: } LATAbits_t;
[; ;pic18f4331.h: 1888: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4331.h: 1972: extern volatile unsigned char LATB @ 0xF8A;
"1974
[; ;pic18f4331.h: 1974: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4331.h: 1977: typedef union {
[; ;pic18f4331.h: 1978: struct {
[; ;pic18f4331.h: 1979: unsigned LATB0 :1;
[; ;pic18f4331.h: 1980: unsigned LATB1 :1;
[; ;pic18f4331.h: 1981: unsigned LATB2 :1;
[; ;pic18f4331.h: 1982: unsigned LATB3 :1;
[; ;pic18f4331.h: 1983: unsigned LATB4 :1;
[; ;pic18f4331.h: 1984: unsigned LATB5 :1;
[; ;pic18f4331.h: 1985: unsigned LATB6 :1;
[; ;pic18f4331.h: 1986: unsigned LATB7 :1;
[; ;pic18f4331.h: 1987: };
[; ;pic18f4331.h: 1988: struct {
[; ;pic18f4331.h: 1989: unsigned LB0 :1;
[; ;pic18f4331.h: 1990: };
[; ;pic18f4331.h: 1991: struct {
[; ;pic18f4331.h: 1992: unsigned :1;
[; ;pic18f4331.h: 1993: unsigned LB1 :1;
[; ;pic18f4331.h: 1994: };
[; ;pic18f4331.h: 1995: struct {
[; ;pic18f4331.h: 1996: unsigned :2;
[; ;pic18f4331.h: 1997: unsigned LB2 :1;
[; ;pic18f4331.h: 1998: };
[; ;pic18f4331.h: 1999: struct {
[; ;pic18f4331.h: 2000: unsigned :3;
[; ;pic18f4331.h: 2001: unsigned LB3 :1;
[; ;pic18f4331.h: 2002: };
[; ;pic18f4331.h: 2003: struct {
[; ;pic18f4331.h: 2004: unsigned :4;
[; ;pic18f4331.h: 2005: unsigned LB4 :1;
[; ;pic18f4331.h: 2006: };
[; ;pic18f4331.h: 2007: struct {
[; ;pic18f4331.h: 2008: unsigned :5;
[; ;pic18f4331.h: 2009: unsigned LB5 :1;
[; ;pic18f4331.h: 2010: };
[; ;pic18f4331.h: 2011: struct {
[; ;pic18f4331.h: 2012: unsigned :6;
[; ;pic18f4331.h: 2013: unsigned LB6 :1;
[; ;pic18f4331.h: 2014: };
[; ;pic18f4331.h: 2015: struct {
[; ;pic18f4331.h: 2016: unsigned :7;
[; ;pic18f4331.h: 2017: unsigned LB7 :1;
[; ;pic18f4331.h: 2018: };
[; ;pic18f4331.h: 2019: } LATBbits_t;
[; ;pic18f4331.h: 2020: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4331.h: 2104: extern volatile unsigned char LATC @ 0xF8B;
"2106
[; ;pic18f4331.h: 2106: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4331.h: 2109: typedef union {
[; ;pic18f4331.h: 2110: struct {
[; ;pic18f4331.h: 2111: unsigned LATC0 :1;
[; ;pic18f4331.h: 2112: unsigned LATC1 :1;
[; ;pic18f4331.h: 2113: unsigned LATC2 :1;
[; ;pic18f4331.h: 2114: unsigned LATC3 :1;
[; ;pic18f4331.h: 2115: unsigned LATC4 :1;
[; ;pic18f4331.h: 2116: unsigned LATC5 :1;
[; ;pic18f4331.h: 2117: unsigned LATC6 :1;
[; ;pic18f4331.h: 2118: unsigned LATC7 :1;
[; ;pic18f4331.h: 2119: };
[; ;pic18f4331.h: 2120: struct {
[; ;pic18f4331.h: 2121: unsigned LC0 :1;
[; ;pic18f4331.h: 2122: };
[; ;pic18f4331.h: 2123: struct {
[; ;pic18f4331.h: 2124: unsigned :1;
[; ;pic18f4331.h: 2125: unsigned LC1 :1;
[; ;pic18f4331.h: 2126: };
[; ;pic18f4331.h: 2127: struct {
[; ;pic18f4331.h: 2128: unsigned :2;
[; ;pic18f4331.h: 2129: unsigned LC2 :1;
[; ;pic18f4331.h: 2130: };
[; ;pic18f4331.h: 2131: struct {
[; ;pic18f4331.h: 2132: unsigned :3;
[; ;pic18f4331.h: 2133: unsigned LC3 :1;
[; ;pic18f4331.h: 2134: };
[; ;pic18f4331.h: 2135: struct {
[; ;pic18f4331.h: 2136: unsigned :4;
[; ;pic18f4331.h: 2137: unsigned LC4 :1;
[; ;pic18f4331.h: 2138: };
[; ;pic18f4331.h: 2139: struct {
[; ;pic18f4331.h: 2140: unsigned :5;
[; ;pic18f4331.h: 2141: unsigned LC5 :1;
[; ;pic18f4331.h: 2142: };
[; ;pic18f4331.h: 2143: struct {
[; ;pic18f4331.h: 2144: unsigned :6;
[; ;pic18f4331.h: 2145: unsigned LC6 :1;
[; ;pic18f4331.h: 2146: };
[; ;pic18f4331.h: 2147: struct {
[; ;pic18f4331.h: 2148: unsigned :7;
[; ;pic18f4331.h: 2149: unsigned LC7 :1;
[; ;pic18f4331.h: 2150: };
[; ;pic18f4331.h: 2151: } LATCbits_t;
[; ;pic18f4331.h: 2152: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4331.h: 2236: extern volatile unsigned char LATD @ 0xF8C;
"2238
[; ;pic18f4331.h: 2238: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4331.h: 2241: typedef union {
[; ;pic18f4331.h: 2242: struct {
[; ;pic18f4331.h: 2243: unsigned LATD0 :1;
[; ;pic18f4331.h: 2244: unsigned LATD1 :1;
[; ;pic18f4331.h: 2245: unsigned LATD2 :1;
[; ;pic18f4331.h: 2246: unsigned LATD3 :1;
[; ;pic18f4331.h: 2247: unsigned LATD4 :1;
[; ;pic18f4331.h: 2248: unsigned LATD5 :1;
[; ;pic18f4331.h: 2249: unsigned LATD6 :1;
[; ;pic18f4331.h: 2250: unsigned LATD7 :1;
[; ;pic18f4331.h: 2251: };
[; ;pic18f4331.h: 2252: struct {
[; ;pic18f4331.h: 2253: unsigned LD0 :1;
[; ;pic18f4331.h: 2254: };
[; ;pic18f4331.h: 2255: struct {
[; ;pic18f4331.h: 2256: unsigned :1;
[; ;pic18f4331.h: 2257: unsigned LD1 :1;
[; ;pic18f4331.h: 2258: };
[; ;pic18f4331.h: 2259: struct {
[; ;pic18f4331.h: 2260: unsigned :2;
[; ;pic18f4331.h: 2261: unsigned LD2 :1;
[; ;pic18f4331.h: 2262: };
[; ;pic18f4331.h: 2263: struct {
[; ;pic18f4331.h: 2264: unsigned :3;
[; ;pic18f4331.h: 2265: unsigned LD3 :1;
[; ;pic18f4331.h: 2266: };
[; ;pic18f4331.h: 2267: struct {
[; ;pic18f4331.h: 2268: unsigned :4;
[; ;pic18f4331.h: 2269: unsigned LD4 :1;
[; ;pic18f4331.h: 2270: };
[; ;pic18f4331.h: 2271: struct {
[; ;pic18f4331.h: 2272: unsigned :5;
[; ;pic18f4331.h: 2273: unsigned LD5 :1;
[; ;pic18f4331.h: 2274: };
[; ;pic18f4331.h: 2275: struct {
[; ;pic18f4331.h: 2276: unsigned :6;
[; ;pic18f4331.h: 2277: unsigned LD6 :1;
[; ;pic18f4331.h: 2278: };
[; ;pic18f4331.h: 2279: struct {
[; ;pic18f4331.h: 2280: unsigned :7;
[; ;pic18f4331.h: 2281: unsigned LD7 :1;
[; ;pic18f4331.h: 2282: };
[; ;pic18f4331.h: 2283: } LATDbits_t;
[; ;pic18f4331.h: 2284: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4331.h: 2368: extern volatile unsigned char LATE @ 0xF8D;
"2370
[; ;pic18f4331.h: 2370: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4331.h: 2373: typedef union {
[; ;pic18f4331.h: 2374: struct {
[; ;pic18f4331.h: 2375: unsigned LATE0 :1;
[; ;pic18f4331.h: 2376: unsigned LATE1 :1;
[; ;pic18f4331.h: 2377: unsigned LATE2 :1;
[; ;pic18f4331.h: 2378: };
[; ;pic18f4331.h: 2379: struct {
[; ;pic18f4331.h: 2380: unsigned LE0 :1;
[; ;pic18f4331.h: 2381: };
[; ;pic18f4331.h: 2382: struct {
[; ;pic18f4331.h: 2383: unsigned :1;
[; ;pic18f4331.h: 2384: unsigned LE1 :1;
[; ;pic18f4331.h: 2385: };
[; ;pic18f4331.h: 2386: struct {
[; ;pic18f4331.h: 2387: unsigned :2;
[; ;pic18f4331.h: 2388: unsigned LE2 :1;
[; ;pic18f4331.h: 2389: };
[; ;pic18f4331.h: 2390: struct {
[; ;pic18f4331.h: 2391: unsigned :3;
[; ;pic18f4331.h: 2392: unsigned LE3 :1;
[; ;pic18f4331.h: 2393: };
[; ;pic18f4331.h: 2394: struct {
[; ;pic18f4331.h: 2395: unsigned :4;
[; ;pic18f4331.h: 2396: unsigned LE4 :1;
[; ;pic18f4331.h: 2397: };
[; ;pic18f4331.h: 2398: struct {
[; ;pic18f4331.h: 2399: unsigned :5;
[; ;pic18f4331.h: 2400: unsigned LE5 :1;
[; ;pic18f4331.h: 2401: };
[; ;pic18f4331.h: 2402: struct {
[; ;pic18f4331.h: 2403: unsigned :6;
[; ;pic18f4331.h: 2404: unsigned LE6 :1;
[; ;pic18f4331.h: 2405: };
[; ;pic18f4331.h: 2406: struct {
[; ;pic18f4331.h: 2407: unsigned :7;
[; ;pic18f4331.h: 2408: unsigned LE7 :1;
[; ;pic18f4331.h: 2409: };
[; ;pic18f4331.h: 2410: } LATEbits_t;
[; ;pic18f4331.h: 2411: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4331.h: 2470: extern volatile unsigned short PR5 @ 0xF90;
"2472
[; ;pic18f4331.h: 2472: asm("PR5 equ 0F90h");
[; <" PR5 equ 0F90h ;# ">
[; ;pic18f4331.h: 2476: extern volatile unsigned char PR5L @ 0xF90;
"2478
[; ;pic18f4331.h: 2478: asm("PR5L equ 0F90h");
[; <" PR5L equ 0F90h ;# ">
[; ;pic18f4331.h: 2482: extern volatile unsigned char PR5H @ 0xF91;
"2484
[; ;pic18f4331.h: 2484: asm("PR5H equ 0F91h");
[; <" PR5H equ 0F91h ;# ">
[; ;pic18f4331.h: 2488: extern volatile unsigned char TRISA @ 0xF92;
"2490
[; ;pic18f4331.h: 2490: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4331.h: 2493: extern volatile unsigned char DDRA @ 0xF92;
"2495
[; ;pic18f4331.h: 2495: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4331.h: 2498: typedef union {
[; ;pic18f4331.h: 2499: struct {
[; ;pic18f4331.h: 2500: unsigned TRISA0 :1;
[; ;pic18f4331.h: 2501: unsigned TRISA1 :1;
[; ;pic18f4331.h: 2502: unsigned TRISA2 :1;
[; ;pic18f4331.h: 2503: unsigned TRISA3 :1;
[; ;pic18f4331.h: 2504: unsigned TRISA4 :1;
[; ;pic18f4331.h: 2505: unsigned TRISA5 :1;
[; ;pic18f4331.h: 2506: unsigned TRISA6 :1;
[; ;pic18f4331.h: 2507: unsigned TRISA7 :1;
[; ;pic18f4331.h: 2508: };
[; ;pic18f4331.h: 2509: struct {
[; ;pic18f4331.h: 2510: unsigned RA0 :1;
[; ;pic18f4331.h: 2511: unsigned RA1 :1;
[; ;pic18f4331.h: 2512: unsigned RA2 :1;
[; ;pic18f4331.h: 2513: unsigned RA3 :1;
[; ;pic18f4331.h: 2514: unsigned RA4 :1;
[; ;pic18f4331.h: 2515: unsigned RA5 :1;
[; ;pic18f4331.h: 2516: unsigned RA6 :1;
[; ;pic18f4331.h: 2517: unsigned RA7 :1;
[; ;pic18f4331.h: 2518: };
[; ;pic18f4331.h: 2519: } TRISAbits_t;
[; ;pic18f4331.h: 2520: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4331.h: 2603: typedef union {
[; ;pic18f4331.h: 2604: struct {
[; ;pic18f4331.h: 2605: unsigned TRISA0 :1;
[; ;pic18f4331.h: 2606: unsigned TRISA1 :1;
[; ;pic18f4331.h: 2607: unsigned TRISA2 :1;
[; ;pic18f4331.h: 2608: unsigned TRISA3 :1;
[; ;pic18f4331.h: 2609: unsigned TRISA4 :1;
[; ;pic18f4331.h: 2610: unsigned TRISA5 :1;
[; ;pic18f4331.h: 2611: unsigned TRISA6 :1;
[; ;pic18f4331.h: 2612: unsigned TRISA7 :1;
[; ;pic18f4331.h: 2613: };
[; ;pic18f4331.h: 2614: struct {
[; ;pic18f4331.h: 2615: unsigned RA0 :1;
[; ;pic18f4331.h: 2616: unsigned RA1 :1;
[; ;pic18f4331.h: 2617: unsigned RA2 :1;
[; ;pic18f4331.h: 2618: unsigned RA3 :1;
[; ;pic18f4331.h: 2619: unsigned RA4 :1;
[; ;pic18f4331.h: 2620: unsigned RA5 :1;
[; ;pic18f4331.h: 2621: unsigned RA6 :1;
[; ;pic18f4331.h: 2622: unsigned RA7 :1;
[; ;pic18f4331.h: 2623: };
[; ;pic18f4331.h: 2624: } DDRAbits_t;
[; ;pic18f4331.h: 2625: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4331.h: 2709: extern volatile unsigned char TRISB @ 0xF93;
"2711
[; ;pic18f4331.h: 2711: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4331.h: 2714: extern volatile unsigned char DDRB @ 0xF93;
"2716
[; ;pic18f4331.h: 2716: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4331.h: 2719: typedef union {
[; ;pic18f4331.h: 2720: struct {
[; ;pic18f4331.h: 2721: unsigned TRISB0 :1;
[; ;pic18f4331.h: 2722: unsigned TRISB1 :1;
[; ;pic18f4331.h: 2723: unsigned TRISB2 :1;
[; ;pic18f4331.h: 2724: unsigned TRISB3 :1;
[; ;pic18f4331.h: 2725: unsigned TRISB4 :1;
[; ;pic18f4331.h: 2726: unsigned TRISB5 :1;
[; ;pic18f4331.h: 2727: unsigned TRISB6 :1;
[; ;pic18f4331.h: 2728: unsigned TRISB7 :1;
[; ;pic18f4331.h: 2729: };
[; ;pic18f4331.h: 2730: struct {
[; ;pic18f4331.h: 2731: unsigned RB0 :1;
[; ;pic18f4331.h: 2732: unsigned RB1 :1;
[; ;pic18f4331.h: 2733: unsigned RB2 :1;
[; ;pic18f4331.h: 2734: unsigned RB3 :1;
[; ;pic18f4331.h: 2735: unsigned RB4 :1;
[; ;pic18f4331.h: 2736: unsigned RB5 :1;
[; ;pic18f4331.h: 2737: unsigned RB6 :1;
[; ;pic18f4331.h: 2738: unsigned RB7 :1;
[; ;pic18f4331.h: 2739: };
[; ;pic18f4331.h: 2740: } TRISBbits_t;
[; ;pic18f4331.h: 2741: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4331.h: 2824: typedef union {
[; ;pic18f4331.h: 2825: struct {
[; ;pic18f4331.h: 2826: unsigned TRISB0 :1;
[; ;pic18f4331.h: 2827: unsigned TRISB1 :1;
[; ;pic18f4331.h: 2828: unsigned TRISB2 :1;
[; ;pic18f4331.h: 2829: unsigned TRISB3 :1;
[; ;pic18f4331.h: 2830: unsigned TRISB4 :1;
[; ;pic18f4331.h: 2831: unsigned TRISB5 :1;
[; ;pic18f4331.h: 2832: unsigned TRISB6 :1;
[; ;pic18f4331.h: 2833: unsigned TRISB7 :1;
[; ;pic18f4331.h: 2834: };
[; ;pic18f4331.h: 2835: struct {
[; ;pic18f4331.h: 2836: unsigned RB0 :1;
[; ;pic18f4331.h: 2837: unsigned RB1 :1;
[; ;pic18f4331.h: 2838: unsigned RB2 :1;
[; ;pic18f4331.h: 2839: unsigned RB3 :1;
[; ;pic18f4331.h: 2840: unsigned RB4 :1;
[; ;pic18f4331.h: 2841: unsigned RB5 :1;
[; ;pic18f4331.h: 2842: unsigned RB6 :1;
[; ;pic18f4331.h: 2843: unsigned RB7 :1;
[; ;pic18f4331.h: 2844: };
[; ;pic18f4331.h: 2845: } DDRBbits_t;
[; ;pic18f4331.h: 2846: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4331.h: 2930: extern volatile unsigned char TRISC @ 0xF94;
"2932
[; ;pic18f4331.h: 2932: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4331.h: 2935: extern volatile unsigned char DDRC @ 0xF94;
"2937
[; ;pic18f4331.h: 2937: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4331.h: 2940: typedef union {
[; ;pic18f4331.h: 2941: struct {
[; ;pic18f4331.h: 2942: unsigned TRISC0 :1;
[; ;pic18f4331.h: 2943: unsigned TRISC1 :1;
[; ;pic18f4331.h: 2944: unsigned TRISC2 :1;
[; ;pic18f4331.h: 2945: unsigned TRISC3 :1;
[; ;pic18f4331.h: 2946: unsigned TRISC4 :1;
[; ;pic18f4331.h: 2947: unsigned TRISC5 :1;
[; ;pic18f4331.h: 2948: unsigned TRISC6 :1;
[; ;pic18f4331.h: 2949: unsigned TRISC7 :1;
[; ;pic18f4331.h: 2950: };
[; ;pic18f4331.h: 2951: struct {
[; ;pic18f4331.h: 2952: unsigned RC0 :1;
[; ;pic18f4331.h: 2953: unsigned RC1 :1;
[; ;pic18f4331.h: 2954: unsigned RC2 :1;
[; ;pic18f4331.h: 2955: unsigned RC3 :1;
[; ;pic18f4331.h: 2956: unsigned RC4 :1;
[; ;pic18f4331.h: 2957: unsigned RC5 :1;
[; ;pic18f4331.h: 2958: unsigned RC6 :1;
[; ;pic18f4331.h: 2959: unsigned RC7 :1;
[; ;pic18f4331.h: 2960: };
[; ;pic18f4331.h: 2961: } TRISCbits_t;
[; ;pic18f4331.h: 2962: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4331.h: 3045: typedef union {
[; ;pic18f4331.h: 3046: struct {
[; ;pic18f4331.h: 3047: unsigned TRISC0 :1;
[; ;pic18f4331.h: 3048: unsigned TRISC1 :1;
[; ;pic18f4331.h: 3049: unsigned TRISC2 :1;
[; ;pic18f4331.h: 3050: unsigned TRISC3 :1;
[; ;pic18f4331.h: 3051: unsigned TRISC4 :1;
[; ;pic18f4331.h: 3052: unsigned TRISC5 :1;
[; ;pic18f4331.h: 3053: unsigned TRISC6 :1;
[; ;pic18f4331.h: 3054: unsigned TRISC7 :1;
[; ;pic18f4331.h: 3055: };
[; ;pic18f4331.h: 3056: struct {
[; ;pic18f4331.h: 3057: unsigned RC0 :1;
[; ;pic18f4331.h: 3058: unsigned RC1 :1;
[; ;pic18f4331.h: 3059: unsigned RC2 :1;
[; ;pic18f4331.h: 3060: unsigned RC3 :1;
[; ;pic18f4331.h: 3061: unsigned RC4 :1;
[; ;pic18f4331.h: 3062: unsigned RC5 :1;
[; ;pic18f4331.h: 3063: unsigned RC6 :1;
[; ;pic18f4331.h: 3064: unsigned RC7 :1;
[; ;pic18f4331.h: 3065: };
[; ;pic18f4331.h: 3066: } DDRCbits_t;
[; ;pic18f4331.h: 3067: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4331.h: 3151: extern volatile unsigned char TRISD @ 0xF95;
"3153
[; ;pic18f4331.h: 3153: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4331.h: 3156: extern volatile unsigned char DDRD @ 0xF95;
"3158
[; ;pic18f4331.h: 3158: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4331.h: 3161: typedef union {
[; ;pic18f4331.h: 3162: struct {
[; ;pic18f4331.h: 3163: unsigned TRISD0 :1;
[; ;pic18f4331.h: 3164: unsigned TRISD1 :1;
[; ;pic18f4331.h: 3165: unsigned TRISD2 :1;
[; ;pic18f4331.h: 3166: unsigned TRISD3 :1;
[; ;pic18f4331.h: 3167: unsigned TRISD4 :1;
[; ;pic18f4331.h: 3168: unsigned TRISD5 :1;
[; ;pic18f4331.h: 3169: unsigned TRISD6 :1;
[; ;pic18f4331.h: 3170: unsigned TRISD7 :1;
[; ;pic18f4331.h: 3171: };
[; ;pic18f4331.h: 3172: struct {
[; ;pic18f4331.h: 3173: unsigned RD0 :1;
[; ;pic18f4331.h: 3174: unsigned RD1 :1;
[; ;pic18f4331.h: 3175: unsigned RD2 :1;
[; ;pic18f4331.h: 3176: unsigned RD3 :1;
[; ;pic18f4331.h: 3177: unsigned RD4 :1;
[; ;pic18f4331.h: 3178: unsigned RD5 :1;
[; ;pic18f4331.h: 3179: unsigned RD6 :1;
[; ;pic18f4331.h: 3180: unsigned RD7 :1;
[; ;pic18f4331.h: 3181: };
[; ;pic18f4331.h: 3182: } TRISDbits_t;
[; ;pic18f4331.h: 3183: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4331.h: 3266: typedef union {
[; ;pic18f4331.h: 3267: struct {
[; ;pic18f4331.h: 3268: unsigned TRISD0 :1;
[; ;pic18f4331.h: 3269: unsigned TRISD1 :1;
[; ;pic18f4331.h: 3270: unsigned TRISD2 :1;
[; ;pic18f4331.h: 3271: unsigned TRISD3 :1;
[; ;pic18f4331.h: 3272: unsigned TRISD4 :1;
[; ;pic18f4331.h: 3273: unsigned TRISD5 :1;
[; ;pic18f4331.h: 3274: unsigned TRISD6 :1;
[; ;pic18f4331.h: 3275: unsigned TRISD7 :1;
[; ;pic18f4331.h: 3276: };
[; ;pic18f4331.h: 3277: struct {
[; ;pic18f4331.h: 3278: unsigned RD0 :1;
[; ;pic18f4331.h: 3279: unsigned RD1 :1;
[; ;pic18f4331.h: 3280: unsigned RD2 :1;
[; ;pic18f4331.h: 3281: unsigned RD3 :1;
[; ;pic18f4331.h: 3282: unsigned RD4 :1;
[; ;pic18f4331.h: 3283: unsigned RD5 :1;
[; ;pic18f4331.h: 3284: unsigned RD6 :1;
[; ;pic18f4331.h: 3285: unsigned RD7 :1;
[; ;pic18f4331.h: 3286: };
[; ;pic18f4331.h: 3287: } DDRDbits_t;
[; ;pic18f4331.h: 3288: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4331.h: 3372: extern volatile unsigned char TRISE @ 0xF96;
"3374
[; ;pic18f4331.h: 3374: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4331.h: 3377: extern volatile unsigned char DDRE @ 0xF96;
"3379
[; ;pic18f4331.h: 3379: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4331.h: 3382: typedef union {
[; ;pic18f4331.h: 3383: struct {
[; ;pic18f4331.h: 3384: unsigned TRISE0 :1;
[; ;pic18f4331.h: 3385: unsigned TRISE1 :1;
[; ;pic18f4331.h: 3386: unsigned TRISE2 :1;
[; ;pic18f4331.h: 3387: };
[; ;pic18f4331.h: 3388: struct {
[; ;pic18f4331.h: 3389: unsigned RE0 :1;
[; ;pic18f4331.h: 3390: unsigned RE1 :1;
[; ;pic18f4331.h: 3391: unsigned RE2 :1;
[; ;pic18f4331.h: 3392: };
[; ;pic18f4331.h: 3393: } TRISEbits_t;
[; ;pic18f4331.h: 3394: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4331.h: 3427: typedef union {
[; ;pic18f4331.h: 3428: struct {
[; ;pic18f4331.h: 3429: unsigned TRISE0 :1;
[; ;pic18f4331.h: 3430: unsigned TRISE1 :1;
[; ;pic18f4331.h: 3431: unsigned TRISE2 :1;
[; ;pic18f4331.h: 3432: };
[; ;pic18f4331.h: 3433: struct {
[; ;pic18f4331.h: 3434: unsigned RE0 :1;
[; ;pic18f4331.h: 3435: unsigned RE1 :1;
[; ;pic18f4331.h: 3436: unsigned RE2 :1;
[; ;pic18f4331.h: 3437: };
[; ;pic18f4331.h: 3438: } DDREbits_t;
[; ;pic18f4331.h: 3439: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4331.h: 3473: extern volatile unsigned char ADCHS @ 0xF99;
"3475
[; ;pic18f4331.h: 3475: asm("ADCHS equ 0F99h");
[; <" ADCHS equ 0F99h ;# ">
[; ;pic18f4331.h: 3478: typedef union {
[; ;pic18f4331.h: 3479: struct {
[; ;pic18f4331.h: 3480: unsigned SASEL :2;
[; ;pic18f4331.h: 3481: unsigned SCSEL :2;
[; ;pic18f4331.h: 3482: unsigned SBSEL :2;
[; ;pic18f4331.h: 3483: unsigned SDSEL :2;
[; ;pic18f4331.h: 3484: };
[; ;pic18f4331.h: 3485: struct {
[; ;pic18f4331.h: 3486: unsigned GASEL0 :1;
[; ;pic18f4331.h: 3487: unsigned GASEL1 :1;
[; ;pic18f4331.h: 3488: unsigned GCSEL0 :1;
[; ;pic18f4331.h: 3489: unsigned GCSEL1 :1;
[; ;pic18f4331.h: 3490: unsigned GBSEL0 :1;
[; ;pic18f4331.h: 3491: unsigned GBSEL1 :1;
[; ;pic18f4331.h: 3492: unsigned GDSEL0 :1;
[; ;pic18f4331.h: 3493: unsigned GDSEL1 :1;
[; ;pic18f4331.h: 3494: };
[; ;pic18f4331.h: 3495: struct {
[; ;pic18f4331.h: 3496: unsigned SASEL0 :1;
[; ;pic18f4331.h: 3497: unsigned SASEL1 :1;
[; ;pic18f4331.h: 3498: unsigned SCSEL0 :1;
[; ;pic18f4331.h: 3499: unsigned SCSEL1 :1;
[; ;pic18f4331.h: 3500: unsigned SBSEL0 :1;
[; ;pic18f4331.h: 3501: unsigned SBSEL1 :1;
[; ;pic18f4331.h: 3502: unsigned SDSEL0 :1;
[; ;pic18f4331.h: 3503: unsigned SDSEL1 :1;
[; ;pic18f4331.h: 3504: };
[; ;pic18f4331.h: 3505: } ADCHSbits_t;
[; ;pic18f4331.h: 3506: extern volatile ADCHSbits_t ADCHSbits @ 0xF99;
[; ;pic18f4331.h: 3610: extern volatile unsigned char ADCON3 @ 0xF9A;
"3612
[; ;pic18f4331.h: 3612: asm("ADCON3 equ 0F9Ah");
[; <" ADCON3 equ 0F9Ah ;# ">
[; ;pic18f4331.h: 3615: typedef union {
[; ;pic18f4331.h: 3616: struct {
[; ;pic18f4331.h: 3617: unsigned SSRC :5;
[; ;pic18f4331.h: 3618: unsigned :1;
[; ;pic18f4331.h: 3619: unsigned ADRS :2;
[; ;pic18f4331.h: 3620: };
[; ;pic18f4331.h: 3621: struct {
[; ;pic18f4331.h: 3622: unsigned SSRC0 :1;
[; ;pic18f4331.h: 3623: unsigned SSRC1 :1;
[; ;pic18f4331.h: 3624: unsigned SSRC2 :1;
[; ;pic18f4331.h: 3625: unsigned SSRC3 :1;
[; ;pic18f4331.h: 3626: unsigned SSRC4 :1;
[; ;pic18f4331.h: 3627: unsigned :1;
[; ;pic18f4331.h: 3628: unsigned ADRS0 :1;
[; ;pic18f4331.h: 3629: unsigned ADRS1 :1;
[; ;pic18f4331.h: 3630: };
[; ;pic18f4331.h: 3631: } ADCON3bits_t;
[; ;pic18f4331.h: 3632: extern volatile ADCON3bits_t ADCON3bits @ 0xF9A;
[; ;pic18f4331.h: 3681: extern volatile unsigned char OSCTUNE @ 0xF9B;
"3683
[; ;pic18f4331.h: 3683: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4331.h: 3686: typedef union {
[; ;pic18f4331.h: 3687: struct {
[; ;pic18f4331.h: 3688: unsigned TUN :6;
[; ;pic18f4331.h: 3689: };
[; ;pic18f4331.h: 3690: struct {
[; ;pic18f4331.h: 3691: unsigned TUN0 :1;
[; ;pic18f4331.h: 3692: unsigned TUN1 :1;
[; ;pic18f4331.h: 3693: unsigned TUN2 :1;
[; ;pic18f4331.h: 3694: unsigned TUN3 :1;
[; ;pic18f4331.h: 3695: unsigned TUN4 :1;
[; ;pic18f4331.h: 3696: unsigned TUN5 :1;
[; ;pic18f4331.h: 3697: };
[; ;pic18f4331.h: 3698: } OSCTUNEbits_t;
[; ;pic18f4331.h: 3699: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4331.h: 3738: extern volatile unsigned char PIE1 @ 0xF9D;
"3740
[; ;pic18f4331.h: 3740: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4331.h: 3743: typedef union {
[; ;pic18f4331.h: 3744: struct {
[; ;pic18f4331.h: 3745: unsigned TMR1IE :1;
[; ;pic18f4331.h: 3746: unsigned TMR2IE :1;
[; ;pic18f4331.h: 3747: unsigned CCP1IE :1;
[; ;pic18f4331.h: 3748: unsigned SSPIE :1;
[; ;pic18f4331.h: 3749: unsigned TXIE :1;
[; ;pic18f4331.h: 3750: unsigned RCIE :1;
[; ;pic18f4331.h: 3751: unsigned ADIE :1;
[; ;pic18f4331.h: 3752: };
[; ;pic18f4331.h: 3753: struct {
[; ;pic18f4331.h: 3754: unsigned :4;
[; ;pic18f4331.h: 3755: unsigned TBIE :1;
[; ;pic18f4331.h: 3756: };
[; ;pic18f4331.h: 3757: struct {
[; ;pic18f4331.h: 3758: unsigned :5;
[; ;pic18f4331.h: 3759: unsigned RC1IE :1;
[; ;pic18f4331.h: 3760: };
[; ;pic18f4331.h: 3761: struct {
[; ;pic18f4331.h: 3762: unsigned :4;
[; ;pic18f4331.h: 3763: unsigned TX1IE :1;
[; ;pic18f4331.h: 3764: };
[; ;pic18f4331.h: 3765: } PIE1bits_t;
[; ;pic18f4331.h: 3766: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4331.h: 3820: extern volatile unsigned char PIR1 @ 0xF9E;
"3822
[; ;pic18f4331.h: 3822: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4331.h: 3825: typedef union {
[; ;pic18f4331.h: 3826: struct {
[; ;pic18f4331.h: 3827: unsigned TMR1IF :1;
[; ;pic18f4331.h: 3828: unsigned TMR2IF :1;
[; ;pic18f4331.h: 3829: unsigned CCP1IF :1;
[; ;pic18f4331.h: 3830: unsigned SSPIF :1;
[; ;pic18f4331.h: 3831: unsigned TXIF :1;
[; ;pic18f4331.h: 3832: unsigned RCIF :1;
[; ;pic18f4331.h: 3833: unsigned ADIF :1;
[; ;pic18f4331.h: 3834: };
[; ;pic18f4331.h: 3835: struct {
[; ;pic18f4331.h: 3836: unsigned :4;
[; ;pic18f4331.h: 3837: unsigned TBIF :1;
[; ;pic18f4331.h: 3838: };
[; ;pic18f4331.h: 3839: struct {
[; ;pic18f4331.h: 3840: unsigned :5;
[; ;pic18f4331.h: 3841: unsigned RC1IF :1;
[; ;pic18f4331.h: 3842: };
[; ;pic18f4331.h: 3843: struct {
[; ;pic18f4331.h: 3844: unsigned :4;
[; ;pic18f4331.h: 3845: unsigned TX1IF :1;
[; ;pic18f4331.h: 3846: };
[; ;pic18f4331.h: 3847: } PIR1bits_t;
[; ;pic18f4331.h: 3848: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4331.h: 3902: extern volatile unsigned char IPR1 @ 0xF9F;
"3904
[; ;pic18f4331.h: 3904: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4331.h: 3907: typedef union {
[; ;pic18f4331.h: 3908: struct {
[; ;pic18f4331.h: 3909: unsigned TMR1IP :1;
[; ;pic18f4331.h: 3910: unsigned TMR2IP :1;
[; ;pic18f4331.h: 3911: unsigned CCP1IP :1;
[; ;pic18f4331.h: 3912: unsigned SSPIP :1;
[; ;pic18f4331.h: 3913: unsigned TXIP :1;
[; ;pic18f4331.h: 3914: unsigned RCIP :1;
[; ;pic18f4331.h: 3915: unsigned ADIP :1;
[; ;pic18f4331.h: 3916: };
[; ;pic18f4331.h: 3917: struct {
[; ;pic18f4331.h: 3918: unsigned :4;
[; ;pic18f4331.h: 3919: unsigned TBIP :1;
[; ;pic18f4331.h: 3920: };
[; ;pic18f4331.h: 3921: struct {
[; ;pic18f4331.h: 3922: unsigned :5;
[; ;pic18f4331.h: 3923: unsigned RC1IP :1;
[; ;pic18f4331.h: 3924: };
[; ;pic18f4331.h: 3925: struct {
[; ;pic18f4331.h: 3926: unsigned :4;
[; ;pic18f4331.h: 3927: unsigned TX1IP :1;
[; ;pic18f4331.h: 3928: };
[; ;pic18f4331.h: 3929: } IPR1bits_t;
[; ;pic18f4331.h: 3930: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4331.h: 3984: extern volatile unsigned char PIE2 @ 0xFA0;
"3986
[; ;pic18f4331.h: 3986: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4331.h: 3989: typedef union {
[; ;pic18f4331.h: 3990: struct {
[; ;pic18f4331.h: 3991: unsigned CCP2IE :1;
[; ;pic18f4331.h: 3992: unsigned :1;
[; ;pic18f4331.h: 3993: unsigned LVDIE :1;
[; ;pic18f4331.h: 3994: unsigned :1;
[; ;pic18f4331.h: 3995: unsigned EEIE :1;
[; ;pic18f4331.h: 3996: unsigned :2;
[; ;pic18f4331.h: 3997: unsigned OSFIE :1;
[; ;pic18f4331.h: 3998: };
[; ;pic18f4331.h: 3999: } PIE2bits_t;
[; ;pic18f4331.h: 4000: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4331.h: 4024: extern volatile unsigned char PIR2 @ 0xFA1;
"4026
[; ;pic18f4331.h: 4026: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4331.h: 4029: typedef union {
[; ;pic18f4331.h: 4030: struct {
[; ;pic18f4331.h: 4031: unsigned CCP2IF :1;
[; ;pic18f4331.h: 4032: unsigned :1;
[; ;pic18f4331.h: 4033: unsigned LVDIF :1;
[; ;pic18f4331.h: 4034: unsigned :1;
[; ;pic18f4331.h: 4035: unsigned EEIF :1;
[; ;pic18f4331.h: 4036: unsigned :2;
[; ;pic18f4331.h: 4037: unsigned OSFIF :1;
[; ;pic18f4331.h: 4038: };
[; ;pic18f4331.h: 4039: } PIR2bits_t;
[; ;pic18f4331.h: 4040: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4331.h: 4064: extern volatile unsigned char IPR2 @ 0xFA2;
"4066
[; ;pic18f4331.h: 4066: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4331.h: 4069: typedef union {
[; ;pic18f4331.h: 4070: struct {
[; ;pic18f4331.h: 4071: unsigned CCP2IP :1;
[; ;pic18f4331.h: 4072: unsigned :1;
[; ;pic18f4331.h: 4073: unsigned LVDIP :1;
[; ;pic18f4331.h: 4074: unsigned :1;
[; ;pic18f4331.h: 4075: unsigned EEIP :1;
[; ;pic18f4331.h: 4076: unsigned :2;
[; ;pic18f4331.h: 4077: unsigned OSFIP :1;
[; ;pic18f4331.h: 4078: };
[; ;pic18f4331.h: 4079: } IPR2bits_t;
[; ;pic18f4331.h: 4080: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4331.h: 4104: extern volatile unsigned char PIE3 @ 0xFA3;
"4106
[; ;pic18f4331.h: 4106: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f4331.h: 4109: typedef union {
[; ;pic18f4331.h: 4110: struct {
[; ;pic18f4331.h: 4111: unsigned TMR5IE :1;
[; ;pic18f4331.h: 4112: unsigned IC1IE :1;
[; ;pic18f4331.h: 4113: unsigned IC2QEIE :1;
[; ;pic18f4331.h: 4114: unsigned IC3DRIE :1;
[; ;pic18f4331.h: 4115: unsigned PTIE :1;
[; ;pic18f4331.h: 4116: };
[; ;pic18f4331.h: 4117: struct {
[; ;pic18f4331.h: 4118: unsigned RXB0IE :1;
[; ;pic18f4331.h: 4119: };
[; ;pic18f4331.h: 4120: struct {
[; ;pic18f4331.h: 4121: unsigned :1;
[; ;pic18f4331.h: 4122: unsigned RXB1IE :1;
[; ;pic18f4331.h: 4123: };
[; ;pic18f4331.h: 4124: struct {
[; ;pic18f4331.h: 4125: unsigned :1;
[; ;pic18f4331.h: 4126: unsigned RXBNIE :1;
[; ;pic18f4331.h: 4127: };
[; ;pic18f4331.h: 4128: struct {
[; ;pic18f4331.h: 4129: unsigned :2;
[; ;pic18f4331.h: 4130: unsigned TXB0IE :1;
[; ;pic18f4331.h: 4131: };
[; ;pic18f4331.h: 4132: struct {
[; ;pic18f4331.h: 4133: unsigned :3;
[; ;pic18f4331.h: 4134: unsigned TXB1IE :1;
[; ;pic18f4331.h: 4135: };
[; ;pic18f4331.h: 4136: struct {
[; ;pic18f4331.h: 4137: unsigned :4;
[; ;pic18f4331.h: 4138: unsigned TXB2IE :1;
[; ;pic18f4331.h: 4139: };
[; ;pic18f4331.h: 4140: struct {
[; ;pic18f4331.h: 4141: unsigned :4;
[; ;pic18f4331.h: 4142: unsigned TXBNIE :1;
[; ;pic18f4331.h: 4143: };
[; ;pic18f4331.h: 4144: } PIE3bits_t;
[; ;pic18f4331.h: 4145: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f4331.h: 4209: extern volatile unsigned char PIR3 @ 0xFA4;
"4211
[; ;pic18f4331.h: 4211: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f4331.h: 4214: typedef union {
[; ;pic18f4331.h: 4215: struct {
[; ;pic18f4331.h: 4216: unsigned TMR5IF :1;
[; ;pic18f4331.h: 4217: unsigned IC1IF :1;
[; ;pic18f4331.h: 4218: unsigned IC2QEIF :1;
[; ;pic18f4331.h: 4219: unsigned IC3DRIF :1;
[; ;pic18f4331.h: 4220: unsigned PTIF :1;
[; ;pic18f4331.h: 4221: };
[; ;pic18f4331.h: 4222: struct {
[; ;pic18f4331.h: 4223: unsigned :1;
[; ;pic18f4331.h: 4224: unsigned RXBNIF :1;
[; ;pic18f4331.h: 4225: };
[; ;pic18f4331.h: 4226: struct {
[; ;pic18f4331.h: 4227: unsigned :4;
[; ;pic18f4331.h: 4228: unsigned TXBNIF :1;
[; ;pic18f4331.h: 4229: };
[; ;pic18f4331.h: 4230: } PIR3bits_t;
[; ;pic18f4331.h: 4231: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f4331.h: 4270: extern volatile unsigned char IPR3 @ 0xFA5;
"4272
[; ;pic18f4331.h: 4272: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f4331.h: 4275: typedef union {
[; ;pic18f4331.h: 4276: struct {
[; ;pic18f4331.h: 4277: unsigned TMR5IP :1;
[; ;pic18f4331.h: 4278: unsigned IC1IP :1;
[; ;pic18f4331.h: 4279: unsigned IC2QEIP :1;
[; ;pic18f4331.h: 4280: unsigned IC3DRIP :1;
[; ;pic18f4331.h: 4281: unsigned PTIP :1;
[; ;pic18f4331.h: 4282: };
[; ;pic18f4331.h: 4283: struct {
[; ;pic18f4331.h: 4284: unsigned :1;
[; ;pic18f4331.h: 4285: unsigned RXBNIP :1;
[; ;pic18f4331.h: 4286: };
[; ;pic18f4331.h: 4287: struct {
[; ;pic18f4331.h: 4288: unsigned :4;
[; ;pic18f4331.h: 4289: unsigned TXBNIP :1;
[; ;pic18f4331.h: 4290: };
[; ;pic18f4331.h: 4291: } IPR3bits_t;
[; ;pic18f4331.h: 4292: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f4331.h: 4331: extern volatile unsigned char EECON1 @ 0xFA6;
"4333
[; ;pic18f4331.h: 4333: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4331.h: 4336: typedef union {
[; ;pic18f4331.h: 4337: struct {
[; ;pic18f4331.h: 4338: unsigned RD :1;
[; ;pic18f4331.h: 4339: unsigned WR :1;
[; ;pic18f4331.h: 4340: unsigned WREN :1;
[; ;pic18f4331.h: 4341: unsigned WRERR :1;
[; ;pic18f4331.h: 4342: unsigned FREE :1;
[; ;pic18f4331.h: 4343: unsigned :1;
[; ;pic18f4331.h: 4344: unsigned CFGS :1;
[; ;pic18f4331.h: 4345: unsigned EEPGD :1;
[; ;pic18f4331.h: 4346: };
[; ;pic18f4331.h: 4347: struct {
[; ;pic18f4331.h: 4348: unsigned :6;
[; ;pic18f4331.h: 4349: unsigned EEFS :1;
[; ;pic18f4331.h: 4350: };
[; ;pic18f4331.h: 4351: } EECON1bits_t;
[; ;pic18f4331.h: 4352: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4331.h: 4396: extern volatile unsigned char EECON2 @ 0xFA7;
"4398
[; ;pic18f4331.h: 4398: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4331.h: 4402: extern volatile unsigned char EEDATA @ 0xFA8;
"4404
[; ;pic18f4331.h: 4404: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4331.h: 4408: extern volatile unsigned char EEADR @ 0xFA9;
"4410
[; ;pic18f4331.h: 4410: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4331.h: 4414: extern volatile unsigned char BAUDCON @ 0xFAA;
"4416
[; ;pic18f4331.h: 4416: asm("BAUDCON equ 0FAAh");
[; <" BAUDCON equ 0FAAh ;# ">
[; ;pic18f4331.h: 4419: extern volatile unsigned char BAUDCTL @ 0xFAA;
"4421
[; ;pic18f4331.h: 4421: asm("BAUDCTL equ 0FAAh");
[; <" BAUDCTL equ 0FAAh ;# ">
[; ;pic18f4331.h: 4424: typedef union {
[; ;pic18f4331.h: 4425: struct {
[; ;pic18f4331.h: 4426: unsigned ABDEN :1;
[; ;pic18f4331.h: 4427: unsigned WUE :1;
[; ;pic18f4331.h: 4428: unsigned :1;
[; ;pic18f4331.h: 4429: unsigned BRG16 :1;
[; ;pic18f4331.h: 4430: unsigned TXCKP :1;
[; ;pic18f4331.h: 4431: unsigned RXDTP :1;
[; ;pic18f4331.h: 4432: unsigned RCIDL :1;
[; ;pic18f4331.h: 4433: unsigned ABDOVF :1;
[; ;pic18f4331.h: 4434: };
[; ;pic18f4331.h: 4435: struct {
[; ;pic18f4331.h: 4436: unsigned :4;
[; ;pic18f4331.h: 4437: unsigned SCKP :1;
[; ;pic18f4331.h: 4438: unsigned :1;
[; ;pic18f4331.h: 4439: unsigned RCMT :1;
[; ;pic18f4331.h: 4440: };
[; ;pic18f4331.h: 4441: struct {
[; ;pic18f4331.h: 4442: unsigned :5;
[; ;pic18f4331.h: 4443: unsigned RXCKP :1;
[; ;pic18f4331.h: 4444: };
[; ;pic18f4331.h: 4445: struct {
[; ;pic18f4331.h: 4446: unsigned :1;
[; ;pic18f4331.h: 4447: unsigned W4E :1;
[; ;pic18f4331.h: 4448: };
[; ;pic18f4331.h: 4449: } BAUDCONbits_t;
[; ;pic18f4331.h: 4450: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFAA;
[; ;pic18f4331.h: 4508: typedef union {
[; ;pic18f4331.h: 4509: struct {
[; ;pic18f4331.h: 4510: unsigned ABDEN :1;
[; ;pic18f4331.h: 4511: unsigned WUE :1;
[; ;pic18f4331.h: 4512: unsigned :1;
[; ;pic18f4331.h: 4513: unsigned BRG16 :1;
[; ;pic18f4331.h: 4514: unsigned TXCKP :1;
[; ;pic18f4331.h: 4515: unsigned RXDTP :1;
[; ;pic18f4331.h: 4516: unsigned RCIDL :1;
[; ;pic18f4331.h: 4517: unsigned ABDOVF :1;
[; ;pic18f4331.h: 4518: };
[; ;pic18f4331.h: 4519: struct {
[; ;pic18f4331.h: 4520: unsigned :4;
[; ;pic18f4331.h: 4521: unsigned SCKP :1;
[; ;pic18f4331.h: 4522: unsigned :1;
[; ;pic18f4331.h: 4523: unsigned RCMT :1;
[; ;pic18f4331.h: 4524: };
[; ;pic18f4331.h: 4525: struct {
[; ;pic18f4331.h: 4526: unsigned :5;
[; ;pic18f4331.h: 4527: unsigned RXCKP :1;
[; ;pic18f4331.h: 4528: };
[; ;pic18f4331.h: 4529: struct {
[; ;pic18f4331.h: 4530: unsigned :1;
[; ;pic18f4331.h: 4531: unsigned W4E :1;
[; ;pic18f4331.h: 4532: };
[; ;pic18f4331.h: 4533: } BAUDCTLbits_t;
[; ;pic18f4331.h: 4534: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFAA;
[; ;pic18f4331.h: 4593: extern volatile unsigned char RCSTA @ 0xFAB;
"4595
[; ;pic18f4331.h: 4595: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4331.h: 4598: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4600
[; ;pic18f4331.h: 4600: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4331.h: 4603: typedef union {
[; ;pic18f4331.h: 4604: struct {
[; ;pic18f4331.h: 4605: unsigned RX9D :1;
[; ;pic18f4331.h: 4606: unsigned OERR :1;
[; ;pic18f4331.h: 4607: unsigned FERR :1;
[; ;pic18f4331.h: 4608: unsigned ADDEN :1;
[; ;pic18f4331.h: 4609: unsigned CREN :1;
[; ;pic18f4331.h: 4610: unsigned SREN :1;
[; ;pic18f4331.h: 4611: unsigned RX9 :1;
[; ;pic18f4331.h: 4612: unsigned SPEN :1;
[; ;pic18f4331.h: 4613: };
[; ;pic18f4331.h: 4614: struct {
[; ;pic18f4331.h: 4615: unsigned :3;
[; ;pic18f4331.h: 4616: unsigned ADEN :1;
[; ;pic18f4331.h: 4617: };
[; ;pic18f4331.h: 4618: struct {
[; ;pic18f4331.h: 4619: unsigned :5;
[; ;pic18f4331.h: 4620: unsigned SRENA :1;
[; ;pic18f4331.h: 4621: };
[; ;pic18f4331.h: 4622: struct {
[; ;pic18f4331.h: 4623: unsigned :6;
[; ;pic18f4331.h: 4624: unsigned RC8_9 :1;
[; ;pic18f4331.h: 4625: };
[; ;pic18f4331.h: 4626: struct {
[; ;pic18f4331.h: 4627: unsigned :6;
[; ;pic18f4331.h: 4628: unsigned RC9 :1;
[; ;pic18f4331.h: 4629: };
[; ;pic18f4331.h: 4630: struct {
[; ;pic18f4331.h: 4631: unsigned RCD8 :1;
[; ;pic18f4331.h: 4632: };
[; ;pic18f4331.h: 4633: } RCSTAbits_t;
[; ;pic18f4331.h: 4634: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4331.h: 4702: typedef union {
[; ;pic18f4331.h: 4703: struct {
[; ;pic18f4331.h: 4704: unsigned RX9D :1;
[; ;pic18f4331.h: 4705: unsigned OERR :1;
[; ;pic18f4331.h: 4706: unsigned FERR :1;
[; ;pic18f4331.h: 4707: unsigned ADDEN :1;
[; ;pic18f4331.h: 4708: unsigned CREN :1;
[; ;pic18f4331.h: 4709: unsigned SREN :1;
[; ;pic18f4331.h: 4710: unsigned RX9 :1;
[; ;pic18f4331.h: 4711: unsigned SPEN :1;
[; ;pic18f4331.h: 4712: };
[; ;pic18f4331.h: 4713: struct {
[; ;pic18f4331.h: 4714: unsigned :3;
[; ;pic18f4331.h: 4715: unsigned ADEN :1;
[; ;pic18f4331.h: 4716: };
[; ;pic18f4331.h: 4717: struct {
[; ;pic18f4331.h: 4718: unsigned :5;
[; ;pic18f4331.h: 4719: unsigned SRENA :1;
[; ;pic18f4331.h: 4720: };
[; ;pic18f4331.h: 4721: struct {
[; ;pic18f4331.h: 4722: unsigned :6;
[; ;pic18f4331.h: 4723: unsigned RC8_9 :1;
[; ;pic18f4331.h: 4724: };
[; ;pic18f4331.h: 4725: struct {
[; ;pic18f4331.h: 4726: unsigned :6;
[; ;pic18f4331.h: 4727: unsigned RC9 :1;
[; ;pic18f4331.h: 4728: };
[; ;pic18f4331.h: 4729: struct {
[; ;pic18f4331.h: 4730: unsigned RCD8 :1;
[; ;pic18f4331.h: 4731: };
[; ;pic18f4331.h: 4732: } RCSTA1bits_t;
[; ;pic18f4331.h: 4733: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4331.h: 4802: extern volatile unsigned char TXSTA @ 0xFAC;
"4804
[; ;pic18f4331.h: 4804: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4331.h: 4807: extern volatile unsigned char TXSTA1 @ 0xFAC;
"4809
[; ;pic18f4331.h: 4809: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4331.h: 4812: typedef union {
[; ;pic18f4331.h: 4813: struct {
[; ;pic18f4331.h: 4814: unsigned TX9D :1;
[; ;pic18f4331.h: 4815: unsigned TRMT :1;
[; ;pic18f4331.h: 4816: unsigned BRGH :1;
[; ;pic18f4331.h: 4817: unsigned SENDB :1;
[; ;pic18f4331.h: 4818: unsigned SYNC :1;
[; ;pic18f4331.h: 4819: unsigned TXEN :1;
[; ;pic18f4331.h: 4820: unsigned TX9 :1;
[; ;pic18f4331.h: 4821: unsigned CSRC :1;
[; ;pic18f4331.h: 4822: };
[; ;pic18f4331.h: 4823: struct {
[; ;pic18f4331.h: 4824: unsigned :2;
[; ;pic18f4331.h: 4825: unsigned BRGH1 :1;
[; ;pic18f4331.h: 4826: };
[; ;pic18f4331.h: 4827: struct {
[; ;pic18f4331.h: 4828: unsigned :7;
[; ;pic18f4331.h: 4829: unsigned CSRC1 :1;
[; ;pic18f4331.h: 4830: };
[; ;pic18f4331.h: 4831: struct {
[; ;pic18f4331.h: 4832: unsigned :3;
[; ;pic18f4331.h: 4833: unsigned SENDB1 :1;
[; ;pic18f4331.h: 4834: };
[; ;pic18f4331.h: 4835: struct {
[; ;pic18f4331.h: 4836: unsigned :4;
[; ;pic18f4331.h: 4837: unsigned SYNC1 :1;
[; ;pic18f4331.h: 4838: };
[; ;pic18f4331.h: 4839: struct {
[; ;pic18f4331.h: 4840: unsigned :1;
[; ;pic18f4331.h: 4841: unsigned TRMT1 :1;
[; ;pic18f4331.h: 4842: };
[; ;pic18f4331.h: 4843: struct {
[; ;pic18f4331.h: 4844: unsigned :6;
[; ;pic18f4331.h: 4845: unsigned TX91 :1;
[; ;pic18f4331.h: 4846: };
[; ;pic18f4331.h: 4847: struct {
[; ;pic18f4331.h: 4848: unsigned TX9D1 :1;
[; ;pic18f4331.h: 4849: };
[; ;pic18f4331.h: 4850: struct {
[; ;pic18f4331.h: 4851: unsigned :5;
[; ;pic18f4331.h: 4852: unsigned TXEN1 :1;
[; ;pic18f4331.h: 4853: };
[; ;pic18f4331.h: 4854: struct {
[; ;pic18f4331.h: 4855: unsigned :6;
[; ;pic18f4331.h: 4856: unsigned TX8_9 :1;
[; ;pic18f4331.h: 4857: };
[; ;pic18f4331.h: 4858: struct {
[; ;pic18f4331.h: 4859: unsigned TXD8 :1;
[; ;pic18f4331.h: 4860: };
[; ;pic18f4331.h: 4861: } TXSTAbits_t;
[; ;pic18f4331.h: 4862: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4331.h: 4955: typedef union {
[; ;pic18f4331.h: 4956: struct {
[; ;pic18f4331.h: 4957: unsigned TX9D :1;
[; ;pic18f4331.h: 4958: unsigned TRMT :1;
[; ;pic18f4331.h: 4959: unsigned BRGH :1;
[; ;pic18f4331.h: 4960: unsigned SENDB :1;
[; ;pic18f4331.h: 4961: unsigned SYNC :1;
[; ;pic18f4331.h: 4962: unsigned TXEN :1;
[; ;pic18f4331.h: 4963: unsigned TX9 :1;
[; ;pic18f4331.h: 4964: unsigned CSRC :1;
[; ;pic18f4331.h: 4965: };
[; ;pic18f4331.h: 4966: struct {
[; ;pic18f4331.h: 4967: unsigned :2;
[; ;pic18f4331.h: 4968: unsigned BRGH1 :1;
[; ;pic18f4331.h: 4969: };
[; ;pic18f4331.h: 4970: struct {
[; ;pic18f4331.h: 4971: unsigned :7;
[; ;pic18f4331.h: 4972: unsigned CSRC1 :1;
[; ;pic18f4331.h: 4973: };
[; ;pic18f4331.h: 4974: struct {
[; ;pic18f4331.h: 4975: unsigned :3;
[; ;pic18f4331.h: 4976: unsigned SENDB1 :1;
[; ;pic18f4331.h: 4977: };
[; ;pic18f4331.h: 4978: struct {
[; ;pic18f4331.h: 4979: unsigned :4;
[; ;pic18f4331.h: 4980: unsigned SYNC1 :1;
[; ;pic18f4331.h: 4981: };
[; ;pic18f4331.h: 4982: struct {
[; ;pic18f4331.h: 4983: unsigned :1;
[; ;pic18f4331.h: 4984: unsigned TRMT1 :1;
[; ;pic18f4331.h: 4985: };
[; ;pic18f4331.h: 4986: struct {
[; ;pic18f4331.h: 4987: unsigned :6;
[; ;pic18f4331.h: 4988: unsigned TX91 :1;
[; ;pic18f4331.h: 4989: };
[; ;pic18f4331.h: 4990: struct {
[; ;pic18f4331.h: 4991: unsigned TX9D1 :1;
[; ;pic18f4331.h: 4992: };
[; ;pic18f4331.h: 4993: struct {
[; ;pic18f4331.h: 4994: unsigned :5;
[; ;pic18f4331.h: 4995: unsigned TXEN1 :1;
[; ;pic18f4331.h: 4996: };
[; ;pic18f4331.h: 4997: struct {
[; ;pic18f4331.h: 4998: unsigned :6;
[; ;pic18f4331.h: 4999: unsigned TX8_9 :1;
[; ;pic18f4331.h: 5000: };
[; ;pic18f4331.h: 5001: struct {
[; ;pic18f4331.h: 5002: unsigned TXD8 :1;
[; ;pic18f4331.h: 5003: };
[; ;pic18f4331.h: 5004: } TXSTA1bits_t;
[; ;pic18f4331.h: 5005: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4331.h: 5099: extern volatile unsigned char TXREG @ 0xFAD;
"5101
[; ;pic18f4331.h: 5101: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4331.h: 5104: extern volatile unsigned char TXREG1 @ 0xFAD;
"5106
[; ;pic18f4331.h: 5106: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4331.h: 5110: extern volatile unsigned char RCREG @ 0xFAE;
"5112
[; ;pic18f4331.h: 5112: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4331.h: 5115: extern volatile unsigned char RCREG1 @ 0xFAE;
"5117
[; ;pic18f4331.h: 5117: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4331.h: 5121: extern volatile unsigned char SPBRG @ 0xFAF;
"5123
[; ;pic18f4331.h: 5123: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4331.h: 5126: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5128
[; ;pic18f4331.h: 5128: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4331.h: 5132: extern volatile unsigned char SPBRGH @ 0xFB0;
"5134
[; ;pic18f4331.h: 5134: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4331.h: 5138: extern volatile unsigned char QEICON @ 0xFB6;
"5140
[; ;pic18f4331.h: 5140: asm("QEICON equ 0FB6h");
[; <" QEICON equ 0FB6h ;# ">
[; ;pic18f4331.h: 5143: typedef union {
[; ;pic18f4331.h: 5144: struct {
[; ;pic18f4331.h: 5145: unsigned :5;
[; ;pic18f4331.h: 5146: unsigned UP_NOT_DOWN :1;
[; ;pic18f4331.h: 5147: };
[; ;pic18f4331.h: 5148: struct {
[; ;pic18f4331.h: 5149: unsigned :7;
[; ;pic18f4331.h: 5150: unsigned NOT_VELM :1;
[; ;pic18f4331.h: 5151: };
[; ;pic18f4331.h: 5152: struct {
[; ;pic18f4331.h: 5153: unsigned PDEC :2;
[; ;pic18f4331.h: 5154: unsigned QEIM :3;
[; ;pic18f4331.h: 5155: unsigned UP_nDOWN :1;
[; ;pic18f4331.h: 5156: unsigned ERROR :1;
[; ;pic18f4331.h: 5157: unsigned nVELM :1;
[; ;pic18f4331.h: 5158: };
[; ;pic18f4331.h: 5159: struct {
[; ;pic18f4331.h: 5160: unsigned :5;
[; ;pic18f4331.h: 5161: unsigned UP_NOT_DOWN :1;
[; ;pic18f4331.h: 5162: };
[; ;pic18f4331.h: 5163: struct {
[; ;pic18f4331.h: 5164: unsigned :7;
[; ;pic18f4331.h: 5165: unsigned NOT_VELM :1;
[; ;pic18f4331.h: 5166: };
[; ;pic18f4331.h: 5167: struct {
[; ;pic18f4331.h: 5168: unsigned PDEC0 :1;
[; ;pic18f4331.h: 5169: unsigned PDEC1 :1;
[; ;pic18f4331.h: 5170: unsigned QEIM0 :1;
[; ;pic18f4331.h: 5171: unsigned QEIM1 :1;
[; ;pic18f4331.h: 5172: unsigned QEIM2 :1;
[; ;pic18f4331.h: 5173: unsigned UP_DOWN :1;
[; ;pic18f4331.h: 5174: unsigned :1;
[; ;pic18f4331.h: 5175: unsigned VELM :1;
[; ;pic18f4331.h: 5176: };
[; ;pic18f4331.h: 5177: struct {
[; ;pic18f4331.h: 5178: unsigned :5;
[; ;pic18f4331.h: 5179: unsigned UP :1;
[; ;pic18f4331.h: 5180: };
[; ;pic18f4331.h: 5181: struct {
[; ;pic18f4331.h: 5182: unsigned :5;
[; ;pic18f4331.h: 5183: unsigned DOWN :1;
[; ;pic18f4331.h: 5184: };
[; ;pic18f4331.h: 5185: struct {
[; ;pic18f4331.h: 5186: unsigned :5;
[; ;pic18f4331.h: 5187: unsigned NOT_DOWN :1;
[; ;pic18f4331.h: 5188: };
[; ;pic18f4331.h: 5189: struct {
[; ;pic18f4331.h: 5190: unsigned :5;
[; ;pic18f4331.h: 5191: unsigned nDOWN :1;
[; ;pic18f4331.h: 5192: };
[; ;pic18f4331.h: 5193: struct {
[; ;pic18f4331.h: 5194: unsigned :5;
[; ;pic18f4331.h: 5195: unsigned UPDOWN :1;
[; ;pic18f4331.h: 5196: };
[; ;pic18f4331.h: 5197: } QEICONbits_t;
[; ;pic18f4331.h: 5198: extern volatile QEICONbits_t QEICONbits @ 0xFB6;
[; ;pic18f4331.h: 5297: extern volatile unsigned char T5CON @ 0xFB7;
"5299
[; ;pic18f4331.h: 5299: asm("T5CON equ 0FB7h");
[; <" T5CON equ 0FB7h ;# ">
[; ;pic18f4331.h: 5302: typedef union {
[; ;pic18f4331.h: 5303: struct {
[; ;pic18f4331.h: 5304: unsigned :2;
[; ;pic18f4331.h: 5305: unsigned NOT_T5SYNC :1;
[; ;pic18f4331.h: 5306: };
[; ;pic18f4331.h: 5307: struct {
[; ;pic18f4331.h: 5308: unsigned :6;
[; ;pic18f4331.h: 5309: unsigned NOT_RESEN :1;
[; ;pic18f4331.h: 5310: };
[; ;pic18f4331.h: 5311: struct {
[; ;pic18f4331.h: 5312: unsigned TMR5ON :1;
[; ;pic18f4331.h: 5313: unsigned TMR5CS :1;
[; ;pic18f4331.h: 5314: unsigned nT5SYNC :1;
[; ;pic18f4331.h: 5315: unsigned T5PS :2;
[; ;pic18f4331.h: 5316: unsigned T5MOD :1;
[; ;pic18f4331.h: 5317: unsigned nRESEN :1;
[; ;pic18f4331.h: 5318: unsigned T5SEN :1;
[; ;pic18f4331.h: 5319: };
[; ;pic18f4331.h: 5320: struct {
[; ;pic18f4331.h: 5321: unsigned :2;
[; ;pic18f4331.h: 5322: unsigned T5SYNC :1;
[; ;pic18f4331.h: 5323: unsigned T5PS0 :1;
[; ;pic18f4331.h: 5324: unsigned T5PS1 :1;
[; ;pic18f4331.h: 5325: unsigned :1;
[; ;pic18f4331.h: 5326: unsigned RESEN :1;
[; ;pic18f4331.h: 5327: };
[; ;pic18f4331.h: 5328: struct {
[; ;pic18f4331.h: 5329: unsigned :1;
[; ;pic18f4331.h: 5330: unsigned RD165 :1;
[; ;pic18f4331.h: 5331: };
[; ;pic18f4331.h: 5332: struct {
[; ;pic18f4331.h: 5333: unsigned :3;
[; ;pic18f4331.h: 5334: unsigned SOSCEN5 :1;
[; ;pic18f4331.h: 5335: };
[; ;pic18f4331.h: 5336: } T5CONbits_t;
[; ;pic18f4331.h: 5337: extern volatile T5CONbits_t T5CONbits @ 0xFB7;
[; ;pic18f4331.h: 5416: extern volatile unsigned char ANSEL0 @ 0xFB8;
"5418
[; ;pic18f4331.h: 5418: asm("ANSEL0 equ 0FB8h");
[; <" ANSEL0 equ 0FB8h ;# ">
[; ;pic18f4331.h: 5421: typedef union {
[; ;pic18f4331.h: 5422: struct {
[; ;pic18f4331.h: 5423: unsigned ANS0 :1;
[; ;pic18f4331.h: 5424: unsigned ANS1 :1;
[; ;pic18f4331.h: 5425: unsigned ANS2 :1;
[; ;pic18f4331.h: 5426: unsigned ANS3 :1;
[; ;pic18f4331.h: 5427: unsigned ANS4 :1;
[; ;pic18f4331.h: 5428: unsigned ANS5 :1;
[; ;pic18f4331.h: 5429: unsigned ANS6 :1;
[; ;pic18f4331.h: 5430: unsigned ANS7 :1;
[; ;pic18f4331.h: 5431: };
[; ;pic18f4331.h: 5432: } ANSEL0bits_t;
[; ;pic18f4331.h: 5433: extern volatile ANSEL0bits_t ANSEL0bits @ 0xFB8;
[; ;pic18f4331.h: 5477: extern volatile unsigned char ANSEL1 @ 0xFB9;
"5479
[; ;pic18f4331.h: 5479: asm("ANSEL1 equ 0FB9h");
[; <" ANSEL1 equ 0FB9h ;# ">
[; ;pic18f4331.h: 5482: typedef union {
[; ;pic18f4331.h: 5483: struct {
[; ;pic18f4331.h: 5484: unsigned ANS8 :1;
[; ;pic18f4331.h: 5485: };
[; ;pic18f4331.h: 5486: } ANSEL1bits_t;
[; ;pic18f4331.h: 5487: extern volatile ANSEL1bits_t ANSEL1bits @ 0xFB9;
[; ;pic18f4331.h: 5496: extern volatile unsigned char CCP2CON @ 0xFBA;
"5498
[; ;pic18f4331.h: 5498: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4331.h: 5501: typedef union {
[; ;pic18f4331.h: 5502: struct {
[; ;pic18f4331.h: 5503: unsigned CCP2M :4;
[; ;pic18f4331.h: 5504: unsigned DC2B :2;
[; ;pic18f4331.h: 5505: };
[; ;pic18f4331.h: 5506: struct {
[; ;pic18f4331.h: 5507: unsigned CCP2M0 :1;
[; ;pic18f4331.h: 5508: unsigned CCP2M1 :1;
[; ;pic18f4331.h: 5509: unsigned CCP2M2 :1;
[; ;pic18f4331.h: 5510: unsigned CCP2M3 :1;
[; ;pic18f4331.h: 5511: unsigned CCP2Y :1;
[; ;pic18f4331.h: 5512: unsigned CCP2X :1;
[; ;pic18f4331.h: 5513: };
[; ;pic18f4331.h: 5514: struct {
[; ;pic18f4331.h: 5515: unsigned :4;
[; ;pic18f4331.h: 5516: unsigned DC2B0 :1;
[; ;pic18f4331.h: 5517: unsigned DC2B1 :1;
[; ;pic18f4331.h: 5518: };
[; ;pic18f4331.h: 5519: } CCP2CONbits_t;
[; ;pic18f4331.h: 5520: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4331.h: 5574: extern volatile unsigned short CCPR2 @ 0xFBB;
"5576
[; ;pic18f4331.h: 5576: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4331.h: 5580: extern volatile unsigned char CCPR2L @ 0xFBB;
"5582
[; ;pic18f4331.h: 5582: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4331.h: 5586: extern volatile unsigned char CCPR2H @ 0xFBC;
"5588
[; ;pic18f4331.h: 5588: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4331.h: 5592: extern volatile unsigned char CCP1CON @ 0xFBD;
"5594
[; ;pic18f4331.h: 5594: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4331.h: 5597: typedef union {
[; ;pic18f4331.h: 5598: struct {
[; ;pic18f4331.h: 5599: unsigned CCP1M :4;
[; ;pic18f4331.h: 5600: unsigned DC1B :2;
[; ;pic18f4331.h: 5601: };
[; ;pic18f4331.h: 5602: struct {
[; ;pic18f4331.h: 5603: unsigned CCP1M0 :1;
[; ;pic18f4331.h: 5604: unsigned CCP1M1 :1;
[; ;pic18f4331.h: 5605: unsigned CCP1M2 :1;
[; ;pic18f4331.h: 5606: unsigned CCP1M3 :1;
[; ;pic18f4331.h: 5607: unsigned CCP1Y :1;
[; ;pic18f4331.h: 5608: unsigned CCP1X :1;
[; ;pic18f4331.h: 5609: };
[; ;pic18f4331.h: 5610: struct {
[; ;pic18f4331.h: 5611: unsigned :4;
[; ;pic18f4331.h: 5612: unsigned DC1B0 :1;
[; ;pic18f4331.h: 5613: unsigned DC1B1 :1;
[; ;pic18f4331.h: 5614: };
[; ;pic18f4331.h: 5615: } CCP1CONbits_t;
[; ;pic18f4331.h: 5616: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4331.h: 5670: extern volatile unsigned short CCPR1 @ 0xFBE;
"5672
[; ;pic18f4331.h: 5672: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4331.h: 5676: extern volatile unsigned char CCPR1L @ 0xFBE;
"5678
[; ;pic18f4331.h: 5678: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4331.h: 5682: extern volatile unsigned char CCPR1H @ 0xFBF;
"5684
[; ;pic18f4331.h: 5684: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4331.h: 5688: extern volatile unsigned char ADCON2 @ 0xFC0;
"5690
[; ;pic18f4331.h: 5690: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4331.h: 5693: typedef union {
[; ;pic18f4331.h: 5694: struct {
[; ;pic18f4331.h: 5695: unsigned ADCS :3;
[; ;pic18f4331.h: 5696: unsigned ACQT :4;
[; ;pic18f4331.h: 5697: unsigned ADFM :1;
[; ;pic18f4331.h: 5698: };
[; ;pic18f4331.h: 5699: struct {
[; ;pic18f4331.h: 5700: unsigned ADCS0 :1;
[; ;pic18f4331.h: 5701: unsigned ADCS1 :1;
[; ;pic18f4331.h: 5702: unsigned ADCS2 :1;
[; ;pic18f4331.h: 5703: unsigned ACQT0 :1;
[; ;pic18f4331.h: 5704: unsigned ACQT1 :1;
[; ;pic18f4331.h: 5705: unsigned ACQT2 :1;
[; ;pic18f4331.h: 5706: unsigned ACQT3 :1;
[; ;pic18f4331.h: 5707: };
[; ;pic18f4331.h: 5708: } ADCON2bits_t;
[; ;pic18f4331.h: 5709: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4331.h: 5763: extern volatile unsigned char ADCON1 @ 0xFC1;
"5765
[; ;pic18f4331.h: 5765: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4331.h: 5768: typedef union {
[; ;pic18f4331.h: 5769: struct {
[; ;pic18f4331.h: 5770: unsigned ADPNT :2;
[; ;pic18f4331.h: 5771: unsigned BFOVFL :1;
[; ;pic18f4331.h: 5772: unsigned BFEMT :1;
[; ;pic18f4331.h: 5773: unsigned FIFOEN :1;
[; ;pic18f4331.h: 5774: unsigned :1;
[; ;pic18f4331.h: 5775: unsigned VCFG :2;
[; ;pic18f4331.h: 5776: };
[; ;pic18f4331.h: 5777: struct {
[; ;pic18f4331.h: 5778: unsigned ADPNT0 :1;
[; ;pic18f4331.h: 5779: unsigned ADPNT1 :1;
[; ;pic18f4331.h: 5780: unsigned :4;
[; ;pic18f4331.h: 5781: unsigned VCFG0 :1;
[; ;pic18f4331.h: 5782: unsigned VCFG1 :1;
[; ;pic18f4331.h: 5783: };
[; ;pic18f4331.h: 5784: struct {
[; ;pic18f4331.h: 5785: unsigned :2;
[; ;pic18f4331.h: 5786: unsigned FFOVFL :1;
[; ;pic18f4331.h: 5787: };
[; ;pic18f4331.h: 5788: struct {
[; ;pic18f4331.h: 5789: unsigned :3;
[; ;pic18f4331.h: 5790: unsigned CHSN3 :1;
[; ;pic18f4331.h: 5791: };
[; ;pic18f4331.h: 5792: struct {
[; ;pic18f4331.h: 5793: unsigned :4;
[; ;pic18f4331.h: 5794: unsigned VCFG01 :1;
[; ;pic18f4331.h: 5795: };
[; ;pic18f4331.h: 5796: } ADCON1bits_t;
[; ;pic18f4331.h: 5797: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4331.h: 5861: extern volatile unsigned char ADCON0 @ 0xFC2;
"5863
[; ;pic18f4331.h: 5863: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4331.h: 5866: typedef union {
[; ;pic18f4331.h: 5867: struct {
[; ;pic18f4331.h: 5868: unsigned :1;
[; ;pic18f4331.h: 5869: unsigned GO_NOT_DONE :1;
[; ;pic18f4331.h: 5870: };
[; ;pic18f4331.h: 5871: struct {
[; ;pic18f4331.h: 5872: unsigned ADON :1;
[; ;pic18f4331.h: 5873: unsigned GO_nDONE :1;
[; ;pic18f4331.h: 5874: unsigned ACMOD :2;
[; ;pic18f4331.h: 5875: unsigned ACSCH :1;
[; ;pic18f4331.h: 5876: unsigned ACONV :1;
[; ;pic18f4331.h: 5877: };
[; ;pic18f4331.h: 5878: struct {
[; ;pic18f4331.h: 5879: unsigned :1;
[; ;pic18f4331.h: 5880: unsigned GO_NOT_DONE :1;
[; ;pic18f4331.h: 5881: };
[; ;pic18f4331.h: 5882: struct {
[; ;pic18f4331.h: 5883: unsigned :1;
[; ;pic18f4331.h: 5884: unsigned GO_DONE :1;
[; ;pic18f4331.h: 5885: unsigned ACMOD0 :1;
[; ;pic18f4331.h: 5886: unsigned ACMOD1 :1;
[; ;pic18f4331.h: 5887: };
[; ;pic18f4331.h: 5888: struct {
[; ;pic18f4331.h: 5889: unsigned :1;
[; ;pic18f4331.h: 5890: unsigned DONE :1;
[; ;pic18f4331.h: 5891: };
[; ;pic18f4331.h: 5892: struct {
[; ;pic18f4331.h: 5893: unsigned :1;
[; ;pic18f4331.h: 5894: unsigned GO :1;
[; ;pic18f4331.h: 5895: };
[; ;pic18f4331.h: 5896: struct {
[; ;pic18f4331.h: 5897: unsigned :1;
[; ;pic18f4331.h: 5898: unsigned NOT_DONE :1;
[; ;pic18f4331.h: 5899: };
[; ;pic18f4331.h: 5900: struct {
[; ;pic18f4331.h: 5901: unsigned :1;
[; ;pic18f4331.h: 5902: unsigned nDONE :1;
[; ;pic18f4331.h: 5903: };
[; ;pic18f4331.h: 5904: struct {
[; ;pic18f4331.h: 5905: unsigned :1;
[; ;pic18f4331.h: 5906: unsigned GODONE :1;
[; ;pic18f4331.h: 5907: };
[; ;pic18f4331.h: 5908: } ADCON0bits_t;
[; ;pic18f4331.h: 5909: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4331.h: 5983: extern volatile unsigned short ADRES @ 0xFC3;
"5985
[; ;pic18f4331.h: 5985: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4331.h: 5989: extern volatile unsigned char ADRESL @ 0xFC3;
"5991
[; ;pic18f4331.h: 5991: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4331.h: 5995: extern volatile unsigned char ADRESH @ 0xFC4;
"5997
[; ;pic18f4331.h: 5997: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4331.h: 6001: extern volatile unsigned char SSPCON @ 0xFC6;
"6003
[; ;pic18f4331.h: 6003: asm("SSPCON equ 0FC6h");
[; <" SSPCON equ 0FC6h ;# ">
[; ;pic18f4331.h: 6006: extern volatile unsigned char SSPCON1 @ 0xFC6;
"6008
[; ;pic18f4331.h: 6008: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4331.h: 6011: typedef union {
[; ;pic18f4331.h: 6012: struct {
[; ;pic18f4331.h: 6013: unsigned SSPM :4;
[; ;pic18f4331.h: 6014: unsigned CKP :1;
[; ;pic18f4331.h: 6015: unsigned SSPEN :1;
[; ;pic18f4331.h: 6016: unsigned SSPOV :1;
[; ;pic18f4331.h: 6017: unsigned WCOL :1;
[; ;pic18f4331.h: 6018: };
[; ;pic18f4331.h: 6019: struct {
[; ;pic18f4331.h: 6020: unsigned SSPM0 :1;
[; ;pic18f4331.h: 6021: unsigned SSPM1 :1;
[; ;pic18f4331.h: 6022: unsigned SSPM2 :1;
[; ;pic18f4331.h: 6023: unsigned SSPM3 :1;
[; ;pic18f4331.h: 6024: };
[; ;pic18f4331.h: 6025: } SSPCONbits_t;
[; ;pic18f4331.h: 6026: extern volatile SSPCONbits_t SSPCONbits @ 0xFC6;
[; ;pic18f4331.h: 6074: typedef union {
[; ;pic18f4331.h: 6075: struct {
[; ;pic18f4331.h: 6076: unsigned SSPM :4;
[; ;pic18f4331.h: 6077: unsigned CKP :1;
[; ;pic18f4331.h: 6078: unsigned SSPEN :1;
[; ;pic18f4331.h: 6079: unsigned SSPOV :1;
[; ;pic18f4331.h: 6080: unsigned WCOL :1;
[; ;pic18f4331.h: 6081: };
[; ;pic18f4331.h: 6082: struct {
[; ;pic18f4331.h: 6083: unsigned SSPM0 :1;
[; ;pic18f4331.h: 6084: unsigned SSPM1 :1;
[; ;pic18f4331.h: 6085: unsigned SSPM2 :1;
[; ;pic18f4331.h: 6086: unsigned SSPM3 :1;
[; ;pic18f4331.h: 6087: };
[; ;pic18f4331.h: 6088: } SSPCON1bits_t;
[; ;pic18f4331.h: 6089: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4331.h: 6138: extern volatile unsigned char SSPSTAT @ 0xFC7;
"6140
[; ;pic18f4331.h: 6140: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4331.h: 6143: typedef union {
[; ;pic18f4331.h: 6144: struct {
[; ;pic18f4331.h: 6145: unsigned :2;
[; ;pic18f4331.h: 6146: unsigned R_NOT_W :1;
[; ;pic18f4331.h: 6147: };
[; ;pic18f4331.h: 6148: struct {
[; ;pic18f4331.h: 6149: unsigned :5;
[; ;pic18f4331.h: 6150: unsigned D_NOT_A :1;
[; ;pic18f4331.h: 6151: };
[; ;pic18f4331.h: 6152: struct {
[; ;pic18f4331.h: 6153: unsigned BF :1;
[; ;pic18f4331.h: 6154: unsigned UA :1;
[; ;pic18f4331.h: 6155: unsigned R_nW :1;
[; ;pic18f4331.h: 6156: unsigned S :1;
[; ;pic18f4331.h: 6157: unsigned P :1;
[; ;pic18f4331.h: 6158: unsigned D_nA :1;
[; ;pic18f4331.h: 6159: unsigned CKE :1;
[; ;pic18f4331.h: 6160: unsigned SMP :1;
[; ;pic18f4331.h: 6161: };
[; ;pic18f4331.h: 6162: struct {
[; ;pic18f4331.h: 6163: unsigned :2;
[; ;pic18f4331.h: 6164: unsigned R_NOT_W :1;
[; ;pic18f4331.h: 6165: };
[; ;pic18f4331.h: 6166: struct {
[; ;pic18f4331.h: 6167: unsigned :5;
[; ;pic18f4331.h: 6168: unsigned D_NOT_A :1;
[; ;pic18f4331.h: 6169: };
[; ;pic18f4331.h: 6170: struct {
[; ;pic18f4331.h: 6171: unsigned :2;
[; ;pic18f4331.h: 6172: unsigned R_W :1;
[; ;pic18f4331.h: 6173: unsigned :2;
[; ;pic18f4331.h: 6174: unsigned D_A :1;
[; ;pic18f4331.h: 6175: };
[; ;pic18f4331.h: 6176: struct {
[; ;pic18f4331.h: 6177: unsigned :2;
[; ;pic18f4331.h: 6178: unsigned nW :1;
[; ;pic18f4331.h: 6179: unsigned :2;
[; ;pic18f4331.h: 6180: unsigned nA :1;
[; ;pic18f4331.h: 6181: };
[; ;pic18f4331.h: 6182: struct {
[; ;pic18f4331.h: 6183: unsigned :2;
[; ;pic18f4331.h: 6184: unsigned NOT_WRITE :1;
[; ;pic18f4331.h: 6185: };
[; ;pic18f4331.h: 6186: struct {
[; ;pic18f4331.h: 6187: unsigned :5;
[; ;pic18f4331.h: 6188: unsigned NOT_ADDRESS :1;
[; ;pic18f4331.h: 6189: };
[; ;pic18f4331.h: 6190: struct {
[; ;pic18f4331.h: 6191: unsigned :2;
[; ;pic18f4331.h: 6192: unsigned nWRITE :1;
[; ;pic18f4331.h: 6193: unsigned :2;
[; ;pic18f4331.h: 6194: unsigned nADDRESS :1;
[; ;pic18f4331.h: 6195: };
[; ;pic18f4331.h: 6196: struct {
[; ;pic18f4331.h: 6197: unsigned :2;
[; ;pic18f4331.h: 6198: unsigned READ_WRITE :1;
[; ;pic18f4331.h: 6199: unsigned :2;
[; ;pic18f4331.h: 6200: unsigned DATA_ADDRESS :1;
[; ;pic18f4331.h: 6201: };
[; ;pic18f4331.h: 6202: struct {
[; ;pic18f4331.h: 6203: unsigned :2;
[; ;pic18f4331.h: 6204: unsigned R :1;
[; ;pic18f4331.h: 6205: unsigned :2;
[; ;pic18f4331.h: 6206: unsigned D :1;
[; ;pic18f4331.h: 6207: };
[; ;pic18f4331.h: 6208: struct {
[; ;pic18f4331.h: 6209: unsigned :5;
[; ;pic18f4331.h: 6210: unsigned DA :1;
[; ;pic18f4331.h: 6211: };
[; ;pic18f4331.h: 6212: struct {
[; ;pic18f4331.h: 6213: unsigned :2;
[; ;pic18f4331.h: 6214: unsigned RW :1;
[; ;pic18f4331.h: 6215: };
[; ;pic18f4331.h: 6216: struct {
[; ;pic18f4331.h: 6217: unsigned :3;
[; ;pic18f4331.h: 6218: unsigned START :1;
[; ;pic18f4331.h: 6219: };
[; ;pic18f4331.h: 6220: struct {
[; ;pic18f4331.h: 6221: unsigned :4;
[; ;pic18f4331.h: 6222: unsigned STOP :1;
[; ;pic18f4331.h: 6223: };
[; ;pic18f4331.h: 6224: struct {
[; ;pic18f4331.h: 6225: unsigned :2;
[; ;pic18f4331.h: 6226: unsigned NOT_W :1;
[; ;pic18f4331.h: 6227: };
[; ;pic18f4331.h: 6228: struct {
[; ;pic18f4331.h: 6229: unsigned :5;
[; ;pic18f4331.h: 6230: unsigned NOT_A :1;
[; ;pic18f4331.h: 6231: };
[; ;pic18f4331.h: 6232: } SSPSTATbits_t;
[; ;pic18f4331.h: 6233: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4331.h: 6377: extern volatile unsigned char SSPADD @ 0xFC8;
"6379
[; ;pic18f4331.h: 6379: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4331.h: 6383: extern volatile unsigned char SSPBUF @ 0xFC9;
"6385
[; ;pic18f4331.h: 6385: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4331.h: 6389: extern volatile unsigned char T2CON @ 0xFCA;
"6391
[; ;pic18f4331.h: 6391: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4331.h: 6394: typedef union {
[; ;pic18f4331.h: 6395: struct {
[; ;pic18f4331.h: 6396: unsigned T2CKPS :2;
[; ;pic18f4331.h: 6397: unsigned TMR2ON :1;
[; ;pic18f4331.h: 6398: unsigned TOUTPS :4;
[; ;pic18f4331.h: 6399: };
[; ;pic18f4331.h: 6400: struct {
[; ;pic18f4331.h: 6401: unsigned T2CKPS0 :1;
[; ;pic18f4331.h: 6402: unsigned T2CKPS1 :1;
[; ;pic18f4331.h: 6403: unsigned :1;
[; ;pic18f4331.h: 6404: unsigned T2OUTPS0 :1;
[; ;pic18f4331.h: 6405: unsigned T2OUTPS1 :1;
[; ;pic18f4331.h: 6406: unsigned T2OUTPS2 :1;
[; ;pic18f4331.h: 6407: unsigned T2OUTPS3 :1;
[; ;pic18f4331.h: 6408: };
[; ;pic18f4331.h: 6409: struct {
[; ;pic18f4331.h: 6410: unsigned :3;
[; ;pic18f4331.h: 6411: unsigned TOUTPS0 :1;
[; ;pic18f4331.h: 6412: unsigned TOUTPS1 :1;
[; ;pic18f4331.h: 6413: unsigned TOUTPS2 :1;
[; ;pic18f4331.h: 6414: unsigned TOUTPS3 :1;
[; ;pic18f4331.h: 6415: };
[; ;pic18f4331.h: 6416: } T2CONbits_t;
[; ;pic18f4331.h: 6417: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4331.h: 6486: extern volatile unsigned char PR2 @ 0xFCB;
"6488
[; ;pic18f4331.h: 6488: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4331.h: 6491: extern volatile unsigned char MEMCON @ 0xFCB;
"6493
[; ;pic18f4331.h: 6493: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4331.h: 6496: typedef union {
[; ;pic18f4331.h: 6497: struct {
[; ;pic18f4331.h: 6498: unsigned :7;
[; ;pic18f4331.h: 6499: unsigned EBDIS :1;
[; ;pic18f4331.h: 6500: };
[; ;pic18f4331.h: 6501: struct {
[; ;pic18f4331.h: 6502: unsigned :4;
[; ;pic18f4331.h: 6503: unsigned WAIT0 :1;
[; ;pic18f4331.h: 6504: };
[; ;pic18f4331.h: 6505: struct {
[; ;pic18f4331.h: 6506: unsigned :5;
[; ;pic18f4331.h: 6507: unsigned WAIT1 :1;
[; ;pic18f4331.h: 6508: };
[; ;pic18f4331.h: 6509: struct {
[; ;pic18f4331.h: 6510: unsigned WM0 :1;
[; ;pic18f4331.h: 6511: };
[; ;pic18f4331.h: 6512: struct {
[; ;pic18f4331.h: 6513: unsigned :1;
[; ;pic18f4331.h: 6514: unsigned WM1 :1;
[; ;pic18f4331.h: 6515: };
[; ;pic18f4331.h: 6516: } PR2bits_t;
[; ;pic18f4331.h: 6517: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4331.h: 6545: typedef union {
[; ;pic18f4331.h: 6546: struct {
[; ;pic18f4331.h: 6547: unsigned :7;
[; ;pic18f4331.h: 6548: unsigned EBDIS :1;
[; ;pic18f4331.h: 6549: };
[; ;pic18f4331.h: 6550: struct {
[; ;pic18f4331.h: 6551: unsigned :4;
[; ;pic18f4331.h: 6552: unsigned WAIT0 :1;
[; ;pic18f4331.h: 6553: };
[; ;pic18f4331.h: 6554: struct {
[; ;pic18f4331.h: 6555: unsigned :5;
[; ;pic18f4331.h: 6556: unsigned WAIT1 :1;
[; ;pic18f4331.h: 6557: };
[; ;pic18f4331.h: 6558: struct {
[; ;pic18f4331.h: 6559: unsigned WM0 :1;
[; ;pic18f4331.h: 6560: };
[; ;pic18f4331.h: 6561: struct {
[; ;pic18f4331.h: 6562: unsigned :1;
[; ;pic18f4331.h: 6563: unsigned WM1 :1;
[; ;pic18f4331.h: 6564: };
[; ;pic18f4331.h: 6565: } MEMCONbits_t;
[; ;pic18f4331.h: 6566: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4331.h: 6595: extern volatile unsigned char TMR2 @ 0xFCC;
"6597
[; ;pic18f4331.h: 6597: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4331.h: 6601: extern volatile unsigned char T1CON @ 0xFCD;
"6603
[; ;pic18f4331.h: 6603: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4331.h: 6606: typedef union {
[; ;pic18f4331.h: 6607: struct {
[; ;pic18f4331.h: 6608: unsigned :2;
[; ;pic18f4331.h: 6609: unsigned NOT_T1SYNC :1;
[; ;pic18f4331.h: 6610: };
[; ;pic18f4331.h: 6611: struct {
[; ;pic18f4331.h: 6612: unsigned TMR1ON :1;
[; ;pic18f4331.h: 6613: unsigned TMR1CS :1;
[; ;pic18f4331.h: 6614: unsigned nT1SYNC :1;
[; ;pic18f4331.h: 6615: unsigned T1OSCEN :1;
[; ;pic18f4331.h: 6616: unsigned T1CKPS :2;
[; ;pic18f4331.h: 6617: unsigned T1RUN :1;
[; ;pic18f4331.h: 6618: unsigned RD16 :1;
[; ;pic18f4331.h: 6619: };
[; ;pic18f4331.h: 6620: struct {
[; ;pic18f4331.h: 6621: unsigned :2;
[; ;pic18f4331.h: 6622: unsigned T1SYNC :1;
[; ;pic18f4331.h: 6623: unsigned :1;
[; ;pic18f4331.h: 6624: unsigned T1CKPS0 :1;
[; ;pic18f4331.h: 6625: unsigned T1CKPS1 :1;
[; ;pic18f4331.h: 6626: };
[; ;pic18f4331.h: 6627: struct {
[; ;pic18f4331.h: 6628: unsigned :2;
[; ;pic18f4331.h: 6629: unsigned T1INSYNC :1;
[; ;pic18f4331.h: 6630: };
[; ;pic18f4331.h: 6631: struct {
[; ;pic18f4331.h: 6632: unsigned :3;
[; ;pic18f4331.h: 6633: unsigned SOSCEN :1;
[; ;pic18f4331.h: 6634: };
[; ;pic18f4331.h: 6635: struct {
[; ;pic18f4331.h: 6636: unsigned :7;
[; ;pic18f4331.h: 6637: unsigned T1RD16 :1;
[; ;pic18f4331.h: 6638: };
[; ;pic18f4331.h: 6639: } T1CONbits_t;
[; ;pic18f4331.h: 6640: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4331.h: 6714: extern volatile unsigned short TMR1 @ 0xFCE;
"6716
[; ;pic18f4331.h: 6716: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4331.h: 6720: extern volatile unsigned char TMR1L @ 0xFCE;
"6722
[; ;pic18f4331.h: 6722: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4331.h: 6726: extern volatile unsigned char TMR1H @ 0xFCF;
"6728
[; ;pic18f4331.h: 6728: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4331.h: 6732: extern volatile unsigned char RCON @ 0xFD0;
"6734
[; ;pic18f4331.h: 6734: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4331.h: 6737: typedef union {
[; ;pic18f4331.h: 6738: struct {
[; ;pic18f4331.h: 6739: unsigned NOT_BOR :1;
[; ;pic18f4331.h: 6740: };
[; ;pic18f4331.h: 6741: struct {
[; ;pic18f4331.h: 6742: unsigned :1;
[; ;pic18f4331.h: 6743: unsigned NOT_POR :1;
[; ;pic18f4331.h: 6744: };
[; ;pic18f4331.h: 6745: struct {
[; ;pic18f4331.h: 6746: unsigned :2;
[; ;pic18f4331.h: 6747: unsigned NOT_PD :1;
[; ;pic18f4331.h: 6748: };
[; ;pic18f4331.h: 6749: struct {
[; ;pic18f4331.h: 6750: unsigned :3;
[; ;pic18f4331.h: 6751: unsigned NOT_TO :1;
[; ;pic18f4331.h: 6752: };
[; ;pic18f4331.h: 6753: struct {
[; ;pic18f4331.h: 6754: unsigned :4;
[; ;pic18f4331.h: 6755: unsigned NOT_RI :1;
[; ;pic18f4331.h: 6756: };
[; ;pic18f4331.h: 6757: struct {
[; ;pic18f4331.h: 6758: unsigned nBOR :1;
[; ;pic18f4331.h: 6759: unsigned nPOR :1;
[; ;pic18f4331.h: 6760: unsigned nPD :1;
[; ;pic18f4331.h: 6761: unsigned nTO :1;
[; ;pic18f4331.h: 6762: unsigned nRI :1;
[; ;pic18f4331.h: 6763: unsigned :2;
[; ;pic18f4331.h: 6764: unsigned IPEN :1;
[; ;pic18f4331.h: 6765: };
[; ;pic18f4331.h: 6766: struct {
[; ;pic18f4331.h: 6767: unsigned :7;
[; ;pic18f4331.h: 6768: unsigned NOT_IPEN :1;
[; ;pic18f4331.h: 6769: };
[; ;pic18f4331.h: 6770: struct {
[; ;pic18f4331.h: 6771: unsigned BOR :1;
[; ;pic18f4331.h: 6772: unsigned POR :1;
[; ;pic18f4331.h: 6773: unsigned PD :1;
[; ;pic18f4331.h: 6774: unsigned TO :1;
[; ;pic18f4331.h: 6775: unsigned RI :1;
[; ;pic18f4331.h: 6776: unsigned :2;
[; ;pic18f4331.h: 6777: unsigned nIPEN :1;
[; ;pic18f4331.h: 6778: };
[; ;pic18f4331.h: 6779: } RCONbits_t;
[; ;pic18f4331.h: 6780: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4331.h: 6874: extern volatile unsigned char WDTCON @ 0xFD1;
"6876
[; ;pic18f4331.h: 6876: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4331.h: 6879: typedef union {
[; ;pic18f4331.h: 6880: struct {
[; ;pic18f4331.h: 6881: unsigned SWDTEN :1;
[; ;pic18f4331.h: 6882: unsigned :6;
[; ;pic18f4331.h: 6883: unsigned WDTW :1;
[; ;pic18f4331.h: 6884: };
[; ;pic18f4331.h: 6885: } WDTCONbits_t;
[; ;pic18f4331.h: 6886: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4331.h: 6900: extern volatile unsigned char LVDCON @ 0xFD2;
"6902
[; ;pic18f4331.h: 6902: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4331.h: 6905: typedef union {
[; ;pic18f4331.h: 6906: struct {
[; ;pic18f4331.h: 6907: unsigned LVDL :4;
[; ;pic18f4331.h: 6908: unsigned LVDEN :1;
[; ;pic18f4331.h: 6909: unsigned IRVST :1;
[; ;pic18f4331.h: 6910: };
[; ;pic18f4331.h: 6911: struct {
[; ;pic18f4331.h: 6912: unsigned LVDL0 :1;
[; ;pic18f4331.h: 6913: unsigned LVDL1 :1;
[; ;pic18f4331.h: 6914: unsigned LVDL2 :1;
[; ;pic18f4331.h: 6915: unsigned LVDL3 :1;
[; ;pic18f4331.h: 6916: unsigned :1;
[; ;pic18f4331.h: 6917: unsigned IVRST :1;
[; ;pic18f4331.h: 6918: };
[; ;pic18f4331.h: 6919: } LVDCONbits_t;
[; ;pic18f4331.h: 6920: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4331.h: 6964: extern volatile unsigned char OSCCON @ 0xFD3;
"6966
[; ;pic18f4331.h: 6966: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4331.h: 6969: typedef union {
[; ;pic18f4331.h: 6970: struct {
[; ;pic18f4331.h: 6971: unsigned SCS :2;
[; ;pic18f4331.h: 6972: unsigned IOFS :1;
[; ;pic18f4331.h: 6973: unsigned OSTS :1;
[; ;pic18f4331.h: 6974: unsigned IRCF :3;
[; ;pic18f4331.h: 6975: unsigned IDLEN :1;
[; ;pic18f4331.h: 6976: };
[; ;pic18f4331.h: 6977: struct {
[; ;pic18f4331.h: 6978: unsigned SCS0 :1;
[; ;pic18f4331.h: 6979: unsigned SCS1 :1;
[; ;pic18f4331.h: 6980: unsigned :2;
[; ;pic18f4331.h: 6981: unsigned IRCF0 :1;
[; ;pic18f4331.h: 6982: unsigned IRCF1 :1;
[; ;pic18f4331.h: 6983: unsigned IRCF2 :1;
[; ;pic18f4331.h: 6984: };
[; ;pic18f4331.h: 6985: struct {
[; ;pic18f4331.h: 6986: unsigned :2;
[; ;pic18f4331.h: 6987: unsigned FLTS :1;
[; ;pic18f4331.h: 6988: };
[; ;pic18f4331.h: 6989: } OSCCONbits_t;
[; ;pic18f4331.h: 6990: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4331.h: 7049: extern volatile unsigned char T0CON @ 0xFD5;
"7051
[; ;pic18f4331.h: 7051: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4331.h: 7054: typedef union {
[; ;pic18f4331.h: 7055: struct {
[; ;pic18f4331.h: 7056: unsigned T0PS :3;
[; ;pic18f4331.h: 7057: unsigned PSA :1;
[; ;pic18f4331.h: 7058: unsigned T0SE :1;
[; ;pic18f4331.h: 7059: unsigned T0CS :1;
[; ;pic18f4331.h: 7060: unsigned T016BIT :1;
[; ;pic18f4331.h: 7061: unsigned TMR0ON :1;
[; ;pic18f4331.h: 7062: };
[; ;pic18f4331.h: 7063: struct {
[; ;pic18f4331.h: 7064: unsigned T0PS0 :1;
[; ;pic18f4331.h: 7065: unsigned T0PS1 :1;
[; ;pic18f4331.h: 7066: unsigned T0PS2 :1;
[; ;pic18f4331.h: 7067: unsigned T0PS3 :1;
[; ;pic18f4331.h: 7068: };
[; ;pic18f4331.h: 7069: } T0CONbits_t;
[; ;pic18f4331.h: 7070: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4331.h: 7124: extern volatile unsigned short TMR0 @ 0xFD6;
"7126
[; ;pic18f4331.h: 7126: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4331.h: 7130: extern volatile unsigned char TMR0L @ 0xFD6;
"7132
[; ;pic18f4331.h: 7132: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4331.h: 7136: extern volatile unsigned char TMR0H @ 0xFD7;
"7138
[; ;pic18f4331.h: 7138: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4331.h: 7142: extern volatile unsigned char STATUS @ 0xFD8;
"7144
[; ;pic18f4331.h: 7144: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4331.h: 7147: typedef union {
[; ;pic18f4331.h: 7148: struct {
[; ;pic18f4331.h: 7149: unsigned C :1;
[; ;pic18f4331.h: 7150: unsigned DC :1;
[; ;pic18f4331.h: 7151: unsigned Z :1;
[; ;pic18f4331.h: 7152: unsigned OV :1;
[; ;pic18f4331.h: 7153: unsigned N :1;
[; ;pic18f4331.h: 7154: };
[; ;pic18f4331.h: 7155: struct {
[; ;pic18f4331.h: 7156: unsigned CARRY :1;
[; ;pic18f4331.h: 7157: };
[; ;pic18f4331.h: 7158: struct {
[; ;pic18f4331.h: 7159: unsigned :4;
[; ;pic18f4331.h: 7160: unsigned NEGATIVE :1;
[; ;pic18f4331.h: 7161: };
[; ;pic18f4331.h: 7162: struct {
[; ;pic18f4331.h: 7163: unsigned :3;
[; ;pic18f4331.h: 7164: unsigned OVERFLOW :1;
[; ;pic18f4331.h: 7165: };
[; ;pic18f4331.h: 7166: struct {
[; ;pic18f4331.h: 7167: unsigned :2;
[; ;pic18f4331.h: 7168: unsigned ZERO :1;
[; ;pic18f4331.h: 7169: };
[; ;pic18f4331.h: 7170: } STATUSbits_t;
[; ;pic18f4331.h: 7171: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4331.h: 7220: extern volatile unsigned short FSR2 @ 0xFD9;
"7222
[; ;pic18f4331.h: 7222: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4331.h: 7226: extern volatile unsigned char FSR2L @ 0xFD9;
"7228
[; ;pic18f4331.h: 7228: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4331.h: 7232: extern volatile unsigned char FSR2H @ 0xFDA;
"7234
[; ;pic18f4331.h: 7234: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4331.h: 7238: extern volatile unsigned char PLUSW2 @ 0xFDB;
"7240
[; ;pic18f4331.h: 7240: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4331.h: 7244: extern volatile unsigned char PREINC2 @ 0xFDC;
"7246
[; ;pic18f4331.h: 7246: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4331.h: 7250: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"7252
[; ;pic18f4331.h: 7252: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4331.h: 7256: extern volatile unsigned char POSTINC2 @ 0xFDE;
"7258
[; ;pic18f4331.h: 7258: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4331.h: 7262: extern volatile unsigned char INDF2 @ 0xFDF;
"7264
[; ;pic18f4331.h: 7264: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4331.h: 7268: extern volatile unsigned char BSR @ 0xFE0;
"7270
[; ;pic18f4331.h: 7270: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4331.h: 7274: extern volatile unsigned short FSR1 @ 0xFE1;
"7276
[; ;pic18f4331.h: 7276: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4331.h: 7280: extern volatile unsigned char FSR1L @ 0xFE1;
"7282
[; ;pic18f4331.h: 7282: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4331.h: 7286: extern volatile unsigned char FSR1H @ 0xFE2;
"7288
[; ;pic18f4331.h: 7288: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4331.h: 7292: extern volatile unsigned char PLUSW1 @ 0xFE3;
"7294
[; ;pic18f4331.h: 7294: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4331.h: 7298: extern volatile unsigned char PREINC1 @ 0xFE4;
"7300
[; ;pic18f4331.h: 7300: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4331.h: 7304: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"7306
[; ;pic18f4331.h: 7306: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4331.h: 7310: extern volatile unsigned char POSTINC1 @ 0xFE6;
"7312
[; ;pic18f4331.h: 7312: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4331.h: 7316: extern volatile unsigned char INDF1 @ 0xFE7;
"7318
[; ;pic18f4331.h: 7318: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4331.h: 7322: extern volatile unsigned char WREG @ 0xFE8;
"7324
[; ;pic18f4331.h: 7324: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4331.h: 7328: extern volatile unsigned short FSR0 @ 0xFE9;
"7330
[; ;pic18f4331.h: 7330: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4331.h: 7334: extern volatile unsigned char FSR0L @ 0xFE9;
"7336
[; ;pic18f4331.h: 7336: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4331.h: 7340: extern volatile unsigned char FSR0H @ 0xFEA;
"7342
[; ;pic18f4331.h: 7342: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4331.h: 7346: extern volatile unsigned char PLUSW0 @ 0xFEB;
"7348
[; ;pic18f4331.h: 7348: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4331.h: 7352: extern volatile unsigned char PREINC0 @ 0xFEC;
"7354
[; ;pic18f4331.h: 7354: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4331.h: 7358: extern volatile unsigned char POSTDEC0 @ 0xFED;
"7360
[; ;pic18f4331.h: 7360: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4331.h: 7364: extern volatile unsigned char POSTINC0 @ 0xFEE;
"7366
[; ;pic18f4331.h: 7366: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4331.h: 7370: extern volatile unsigned char INDF0 @ 0xFEF;
"7372
[; ;pic18f4331.h: 7372: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4331.h: 7376: extern volatile unsigned char INTCON3 @ 0xFF0;
"7378
[; ;pic18f4331.h: 7378: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4331.h: 7381: typedef union {
[; ;pic18f4331.h: 7382: struct {
[; ;pic18f4331.h: 7383: unsigned INT1IF :1;
[; ;pic18f4331.h: 7384: unsigned INT2IF :1;
[; ;pic18f4331.h: 7385: unsigned :1;
[; ;pic18f4331.h: 7386: unsigned INT1IE :1;
[; ;pic18f4331.h: 7387: unsigned INT2IE :1;
[; ;pic18f4331.h: 7388: unsigned :1;
[; ;pic18f4331.h: 7389: unsigned INT1IP :1;
[; ;pic18f4331.h: 7390: unsigned INT2IP :1;
[; ;pic18f4331.h: 7391: };
[; ;pic18f4331.h: 7392: struct {
[; ;pic18f4331.h: 7393: unsigned INT1F :1;
[; ;pic18f4331.h: 7394: unsigned INT2F :1;
[; ;pic18f4331.h: 7395: unsigned :1;
[; ;pic18f4331.h: 7396: unsigned INT1E :1;
[; ;pic18f4331.h: 7397: unsigned INT2E :1;
[; ;pic18f4331.h: 7398: unsigned :1;
[; ;pic18f4331.h: 7399: unsigned INT1P :1;
[; ;pic18f4331.h: 7400: unsigned INT2P :1;
[; ;pic18f4331.h: 7401: };
[; ;pic18f4331.h: 7402: } INTCON3bits_t;
[; ;pic18f4331.h: 7403: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4331.h: 7467: extern volatile unsigned char INTCON2 @ 0xFF1;
"7469
[; ;pic18f4331.h: 7469: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4331.h: 7472: typedef union {
[; ;pic18f4331.h: 7473: struct {
[; ;pic18f4331.h: 7474: unsigned :7;
[; ;pic18f4331.h: 7475: unsigned NOT_RBPU :1;
[; ;pic18f4331.h: 7476: };
[; ;pic18f4331.h: 7477: struct {
[; ;pic18f4331.h: 7478: unsigned RBIP :1;
[; ;pic18f4331.h: 7479: unsigned :1;
[; ;pic18f4331.h: 7480: unsigned TMR0IP :1;
[; ;pic18f4331.h: 7481: unsigned :1;
[; ;pic18f4331.h: 7482: unsigned INTEDG2 :1;
[; ;pic18f4331.h: 7483: unsigned INTEDG1 :1;
[; ;pic18f4331.h: 7484: unsigned INTEDG0 :1;
[; ;pic18f4331.h: 7485: unsigned nRBPU :1;
[; ;pic18f4331.h: 7486: };
[; ;pic18f4331.h: 7487: struct {
[; ;pic18f4331.h: 7488: unsigned :2;
[; ;pic18f4331.h: 7489: unsigned T0IP :1;
[; ;pic18f4331.h: 7490: unsigned :4;
[; ;pic18f4331.h: 7491: unsigned RBPU :1;
[; ;pic18f4331.h: 7492: };
[; ;pic18f4331.h: 7493: } INTCON2bits_t;
[; ;pic18f4331.h: 7494: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4331.h: 7543: extern volatile unsigned char INTCON @ 0xFF2;
"7545
[; ;pic18f4331.h: 7545: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4331.h: 7548: typedef union {
[; ;pic18f4331.h: 7549: struct {
[; ;pic18f4331.h: 7550: unsigned RBIF :1;
[; ;pic18f4331.h: 7551: unsigned INT0IF :1;
[; ;pic18f4331.h: 7552: unsigned TMR0IF :1;
[; ;pic18f4331.h: 7553: unsigned RBIE :1;
[; ;pic18f4331.h: 7554: unsigned INT0IE :1;
[; ;pic18f4331.h: 7555: unsigned TMR0IE :1;
[; ;pic18f4331.h: 7556: unsigned PEIE_GIEL :1;
[; ;pic18f4331.h: 7557: unsigned GIE_GIEH :1;
[; ;pic18f4331.h: 7558: };
[; ;pic18f4331.h: 7559: struct {
[; ;pic18f4331.h: 7560: unsigned RBIF :1;
[; ;pic18f4331.h: 7561: unsigned INT0IF :1;
[; ;pic18f4331.h: 7562: unsigned TMR0IF :1;
[; ;pic18f4331.h: 7563: unsigned RBIE :1;
[; ;pic18f4331.h: 7564: unsigned INT0IE :1;
[; ;pic18f4331.h: 7565: unsigned TMR0IE :1;
[; ;pic18f4331.h: 7566: unsigned PEIE :1;
[; ;pic18f4331.h: 7567: unsigned GIE :1;
[; ;pic18f4331.h: 7568: };
[; ;pic18f4331.h: 7569: struct {
[; ;pic18f4331.h: 7570: unsigned RBIF :1;
[; ;pic18f4331.h: 7571: unsigned INT0IF :1;
[; ;pic18f4331.h: 7572: unsigned TMR0IF :1;
[; ;pic18f4331.h: 7573: unsigned RBIE :1;
[; ;pic18f4331.h: 7574: unsigned INT0IE :1;
[; ;pic18f4331.h: 7575: unsigned TMR0IE :1;
[; ;pic18f4331.h: 7576: unsigned GIEL :1;
[; ;pic18f4331.h: 7577: unsigned GIEH :1;
[; ;pic18f4331.h: 7578: };
[; ;pic18f4331.h: 7579: struct {
[; ;pic18f4331.h: 7580: unsigned :1;
[; ;pic18f4331.h: 7581: unsigned INT0F :1;
[; ;pic18f4331.h: 7582: unsigned T0IF :1;
[; ;pic18f4331.h: 7583: unsigned :1;
[; ;pic18f4331.h: 7584: unsigned INT0E :1;
[; ;pic18f4331.h: 7585: unsigned T0IE :1;
[; ;pic18f4331.h: 7586: unsigned PEIE :1;
[; ;pic18f4331.h: 7587: unsigned GIE :1;
[; ;pic18f4331.h: 7588: };
[; ;pic18f4331.h: 7589: struct {
[; ;pic18f4331.h: 7590: unsigned :6;
[; ;pic18f4331.h: 7591: unsigned GIEL :1;
[; ;pic18f4331.h: 7592: unsigned GIEH :1;
[; ;pic18f4331.h: 7593: };
[; ;pic18f4331.h: 7594: } INTCONbits_t;
[; ;pic18f4331.h: 7595: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4331.h: 7679: extern volatile unsigned short PROD @ 0xFF3;
"7681
[; ;pic18f4331.h: 7681: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4331.h: 7685: extern volatile unsigned char PRODL @ 0xFF3;
"7687
[; ;pic18f4331.h: 7687: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4331.h: 7691: extern volatile unsigned char PRODH @ 0xFF4;
"7693
[; ;pic18f4331.h: 7693: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4331.h: 7697: extern volatile unsigned char TABLAT @ 0xFF5;
"7699
[; ;pic18f4331.h: 7699: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4331.h: 7704: extern volatile unsigned short long TBLPTR @ 0xFF6;
"7707
[; ;pic18f4331.h: 7707: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4331.h: 7711: extern volatile unsigned char TBLPTRL @ 0xFF6;
"7713
[; ;pic18f4331.h: 7713: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4331.h: 7717: extern volatile unsigned char TBLPTRH @ 0xFF7;
"7719
[; ;pic18f4331.h: 7719: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4331.h: 7723: extern volatile unsigned char TBLPTRU @ 0xFF8;
"7725
[; ;pic18f4331.h: 7725: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4331.h: 7730: extern volatile unsigned short long PCLAT @ 0xFF9;
"7733
[; ;pic18f4331.h: 7733: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4331.h: 7737: extern volatile unsigned short long PC @ 0xFF9;
"7740
[; ;pic18f4331.h: 7740: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4331.h: 7744: extern volatile unsigned char PCL @ 0xFF9;
"7746
[; ;pic18f4331.h: 7746: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4331.h: 7750: extern volatile unsigned char PCLATH @ 0xFFA;
"7752
[; ;pic18f4331.h: 7752: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4331.h: 7756: extern volatile unsigned char PCLATU @ 0xFFB;
"7758
[; ;pic18f4331.h: 7758: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4331.h: 7762: extern volatile unsigned char STKPTR @ 0xFFC;
"7764
[; ;pic18f4331.h: 7764: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4331.h: 7767: typedef union {
[; ;pic18f4331.h: 7768: struct {
[; ;pic18f4331.h: 7769: unsigned STKPTR :5;
[; ;pic18f4331.h: 7770: unsigned :1;
[; ;pic18f4331.h: 7771: unsigned STKUNF :1;
[; ;pic18f4331.h: 7772: unsigned STKFUL :1;
[; ;pic18f4331.h: 7773: };
[; ;pic18f4331.h: 7774: struct {
[; ;pic18f4331.h: 7775: unsigned STKPTR0 :1;
[; ;pic18f4331.h: 7776: unsigned STKPTR1 :1;
[; ;pic18f4331.h: 7777: unsigned STKPTR2 :1;
[; ;pic18f4331.h: 7778: unsigned STKPTR3 :1;
[; ;pic18f4331.h: 7779: unsigned STKPTR4 :1;
[; ;pic18f4331.h: 7780: unsigned :2;
[; ;pic18f4331.h: 7781: unsigned STKOVF :1;
[; ;pic18f4331.h: 7782: };
[; ;pic18f4331.h: 7783: } STKPTRbits_t;
[; ;pic18f4331.h: 7784: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4331.h: 7834: extern volatile unsigned short long TOS @ 0xFFD;
"7837
[; ;pic18f4331.h: 7837: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4331.h: 7841: extern volatile unsigned char TOSL @ 0xFFD;
"7843
[; ;pic18f4331.h: 7843: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4331.h: 7847: extern volatile unsigned char TOSH @ 0xFFE;
"7849
[; ;pic18f4331.h: 7849: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4331.h: 7853: extern volatile unsigned char TOSU @ 0xFFF;
"7855
[; ;pic18f4331.h: 7855: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4331.h: 7865: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4331.h: 7867: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4331.h: 7869: extern volatile __bit ACMOD0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4331.h: 7871: extern volatile __bit ACMOD1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4331.h: 7873: extern volatile __bit ACONV @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4331.h: 7875: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4331.h: 7877: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4331.h: 7879: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4331.h: 7881: extern volatile __bit ACQT3 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic18f4331.h: 7883: extern volatile __bit ACSCH @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4331.h: 7885: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4331.h: 7887: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4331.h: 7889: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4331.h: 7891: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4331.h: 7893: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4331.h: 7895: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4331.h: 7897: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4331.h: 7899: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4331.h: 7901: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4331.h: 7903: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4331.h: 7905: extern volatile __bit ADPNT0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4331.h: 7907: extern volatile __bit ADPNT1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4331.h: 7909: extern volatile __bit ADRS0 @ (((unsigned) &ADCON3)*8) + 6;
[; ;pic18f4331.h: 7911: extern volatile __bit ADRS1 @ (((unsigned) &ADCON3)*8) + 7;
[; ;pic18f4331.h: 7913: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4331.h: 7915: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4331.h: 7917: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4331.h: 7919: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4331.h: 7921: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4331.h: 7923: extern volatile __bit AN5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4331.h: 7925: extern volatile __bit ANS0 @ (((unsigned) &ANSEL0)*8) + 0;
[; ;pic18f4331.h: 7927: extern volatile __bit ANS1 @ (((unsigned) &ANSEL0)*8) + 1;
[; ;pic18f4331.h: 7929: extern volatile __bit ANS2 @ (((unsigned) &ANSEL0)*8) + 2;
[; ;pic18f4331.h: 7931: extern volatile __bit ANS3 @ (((unsigned) &ANSEL0)*8) + 3;
[; ;pic18f4331.h: 7933: extern volatile __bit ANS4 @ (((unsigned) &ANSEL0)*8) + 4;
[; ;pic18f4331.h: 7935: extern volatile __bit ANS5 @ (((unsigned) &ANSEL0)*8) + 5;
[; ;pic18f4331.h: 7937: extern volatile __bit ANS6 @ (((unsigned) &ANSEL0)*8) + 6;
[; ;pic18f4331.h: 7939: extern volatile __bit ANS7 @ (((unsigned) &ANSEL0)*8) + 7;
[; ;pic18f4331.h: 7941: extern volatile __bit ANS8 @ (((unsigned) &ANSEL1)*8) + 0;
[; ;pic18f4331.h: 7943: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4331.h: 7945: extern volatile __bit BFEMT @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4331.h: 7947: extern volatile __bit BFOVFL @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4331.h: 7949: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4331.h: 7951: extern volatile __bit BRFEN @ (((unsigned) &FLTCONFIG)*8) + 7;
[; ;pic18f4331.h: 7953: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4331.h: 7955: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4331.h: 7957: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4331.h: 7959: extern volatile __bit CAP1M0 @ (((unsigned) &CAP1CON)*8) + 0;
[; ;pic18f4331.h: 7961: extern volatile __bit CAP1M1 @ (((unsigned) &CAP1CON)*8) + 1;
[; ;pic18f4331.h: 7963: extern volatile __bit CAP1M2 @ (((unsigned) &CAP1CON)*8) + 2;
[; ;pic18f4331.h: 7965: extern volatile __bit CAP1M3 @ (((unsigned) &CAP1CON)*8) + 3;
[; ;pic18f4331.h: 7967: extern volatile __bit CAP1REN @ (((unsigned) &CAP1CON)*8) + 6;
[; ;pic18f4331.h: 7969: extern volatile __bit CAP1TMR @ (((unsigned) &CAP1CON)*8) + 5;
[; ;pic18f4331.h: 7971: extern volatile __bit CAP2M0 @ (((unsigned) &CAP2CON)*8) + 0;
[; ;pic18f4331.h: 7973: extern volatile __bit CAP2M1 @ (((unsigned) &CAP2CON)*8) + 1;
[; ;pic18f4331.h: 7975: extern volatile __bit CAP2M2 @ (((unsigned) &CAP2CON)*8) + 2;
[; ;pic18f4331.h: 7977: extern volatile __bit CAP2M3 @ (((unsigned) &CAP2CON)*8) + 3;
[; ;pic18f4331.h: 7979: extern volatile __bit CAP2REN @ (((unsigned) &CAP2CON)*8) + 6;
[; ;pic18f4331.h: 7981: extern volatile __bit CAP2TMR @ (((unsigned) &CAP2CON)*8) + 5;
[; ;pic18f4331.h: 7983: extern volatile __bit CAP3M0 @ (((unsigned) &CAP3CON)*8) + 0;
[; ;pic18f4331.h: 7985: extern volatile __bit CAP3M1 @ (((unsigned) &CAP3CON)*8) + 1;
[; ;pic18f4331.h: 7987: extern volatile __bit CAP3M2 @ (((unsigned) &CAP3CON)*8) + 2;
[; ;pic18f4331.h: 7989: extern volatile __bit CAP3M3 @ (((unsigned) &CAP3CON)*8) + 3;
[; ;pic18f4331.h: 7991: extern volatile __bit CAP3REN @ (((unsigned) &CAP3CON)*8) + 6;
[; ;pic18f4331.h: 7993: extern volatile __bit CAP3TMR @ (((unsigned) &CAP3CON)*8) + 5;
[; ;pic18f4331.h: 7995: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4331.h: 7997: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4331.h: 7999: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4331.h: 8001: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4331.h: 8003: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4331.h: 8005: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4331.h: 8007: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4331.h: 8009: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4331.h: 8011: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4331.h: 8013: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4331.h: 8015: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4331.h: 8017: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4331.h: 8019: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 8021: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4331.h: 8023: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4331.h: 8025: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4331.h: 8027: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4331.h: 8029: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4331.h: 8031: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4331.h: 8033: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4331.h: 8035: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4331.h: 8037: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4331.h: 8039: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4331.h: 8041: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4331.h: 8043: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4331.h: 8045: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4331.h: 8047: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4331.h: 8049: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4331.h: 8051: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4331.h: 8053: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4331.h: 8055: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4331.h: 8057: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4331.h: 8059: extern volatile __bit CKP @ (((unsigned) &SSPCON)*8) + 4;
[; ;pic18f4331.h: 8061: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4331.h: 8063: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4331.h: 8065: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4331.h: 8067: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4331.h: 8069: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4331.h: 8071: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4331.h: 8073: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8075: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8077: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4331.h: 8079: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4331.h: 8081: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4331.h: 8083: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4331.h: 8085: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4331.h: 8087: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8089: extern volatile __bit DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 8091: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4331.h: 8093: extern volatile __bit DT0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f4331.h: 8095: extern volatile __bit DT1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f4331.h: 8097: extern volatile __bit DT2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f4331.h: 8099: extern volatile __bit DT3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f4331.h: 8101: extern volatile __bit DT4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f4331.h: 8103: extern volatile __bit DT5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f4331.h: 8105: extern volatile __bit DTA0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f4331.h: 8107: extern volatile __bit DTA1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f4331.h: 8109: extern volatile __bit DTA2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f4331.h: 8111: extern volatile __bit DTA3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f4331.h: 8113: extern volatile __bit DTA4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f4331.h: 8115: extern volatile __bit DTA5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f4331.h: 8117: extern volatile __bit DTAPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f4331.h: 8119: extern volatile __bit DTAPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f4331.h: 8121: extern volatile __bit DTPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f4331.h: 8123: extern volatile __bit DTPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f4331.h: 8125: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8127: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8129: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8131: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4331.h: 8133: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4331.h: 8135: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4331.h: 8137: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4331.h: 8139: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4331.h: 8141: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4331.h: 8143: extern volatile __bit ERROR @ (((unsigned) &QEICON)*8) + 6;
[; ;pic18f4331.h: 8145: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4331.h: 8147: extern volatile __bit FFOVFL @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4331.h: 8149: extern volatile __bit FIFOEN @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4331.h: 8151: extern volatile __bit FLT1EN @ (((unsigned) &DFLTCON)*8) + 3;
[; ;pic18f4331.h: 8153: extern volatile __bit FLT2EN @ (((unsigned) &DFLTCON)*8) + 4;
[; ;pic18f4331.h: 8155: extern volatile __bit FLT3EN @ (((unsigned) &DFLTCON)*8) + 5;
[; ;pic18f4331.h: 8157: extern volatile __bit FLT4EN @ (((unsigned) &DFLTCON)*8) + 6;
[; ;pic18f4331.h: 8159: extern volatile __bit FLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 8161: extern volatile __bit FLTAEN @ (((unsigned) &FLTCONFIG)*8) + 0;
[; ;pic18f4331.h: 8163: extern volatile __bit FLTAMOD @ (((unsigned) &FLTCONFIG)*8) + 1;
[; ;pic18f4331.h: 8165: extern volatile __bit FLTAS @ (((unsigned) &FLTCONFIG)*8) + 2;
[; ;pic18f4331.h: 8167: extern volatile __bit FLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4331.h: 8169: extern volatile __bit FLTBEN @ (((unsigned) &FLTCONFIG)*8) + 4;
[; ;pic18f4331.h: 8171: extern volatile __bit FLTBMOD @ (((unsigned) &FLTCONFIG)*8) + 5;
[; ;pic18f4331.h: 8173: extern volatile __bit FLTBS @ (((unsigned) &FLTCONFIG)*8) + 6;
[; ;pic18f4331.h: 8175: extern volatile __bit FLTCK0 @ (((unsigned) &DFLTCON)*8) + 0;
[; ;pic18f4331.h: 8177: extern volatile __bit FLTCK1 @ (((unsigned) &DFLTCON)*8) + 1;
[; ;pic18f4331.h: 8179: extern volatile __bit FLTCK2 @ (((unsigned) &DFLTCON)*8) + 2;
[; ;pic18f4331.h: 8181: extern volatile __bit FLTCON @ (((unsigned) &FLTCONFIG)*8) + 3;
[; ;pic18f4331.h: 8183: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4331.h: 8185: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4331.h: 8187: extern volatile __bit GASEL0 @ (((unsigned) &ADCHS)*8) + 0;
[; ;pic18f4331.h: 8189: extern volatile __bit GASEL1 @ (((unsigned) &ADCHS)*8) + 1;
[; ;pic18f4331.h: 8191: extern volatile __bit GBSEL0 @ (((unsigned) &ADCHS)*8) + 4;
[; ;pic18f4331.h: 8193: extern volatile __bit GBSEL1 @ (((unsigned) &ADCHS)*8) + 5;
[; ;pic18f4331.h: 8195: extern volatile __bit GCSEL0 @ (((unsigned) &ADCHS)*8) + 2;
[; ;pic18f4331.h: 8197: extern volatile __bit GCSEL1 @ (((unsigned) &ADCHS)*8) + 3;
[; ;pic18f4331.h: 8199: extern volatile __bit GDSEL0 @ (((unsigned) &ADCHS)*8) + 6;
[; ;pic18f4331.h: 8201: extern volatile __bit GDSEL1 @ (((unsigned) &ADCHS)*8) + 7;
[; ;pic18f4331.h: 8203: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4331.h: 8205: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4331.h: 8207: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4331.h: 8209: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4331.h: 8211: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8213: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8215: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8217: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8219: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8221: extern volatile __bit IC1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f4331.h: 8223: extern volatile __bit IC1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f4331.h: 8225: extern volatile __bit IC1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f4331.h: 8227: extern volatile __bit IC2QEIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f4331.h: 8229: extern volatile __bit IC2QEIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f4331.h: 8231: extern volatile __bit IC2QEIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f4331.h: 8233: extern volatile __bit IC3DRIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f4331.h: 8235: extern volatile __bit IC3DRIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f4331.h: 8237: extern volatile __bit IC3DRIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f4331.h: 8239: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4331.h: 8241: extern volatile __bit INT0 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4331.h: 8243: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4331.h: 8245: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4331.h: 8247: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4331.h: 8249: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4331.h: 8251: extern volatile __bit INT1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4331.h: 8253: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4331.h: 8255: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4331.h: 8257: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4331.h: 8259: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4331.h: 8261: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4331.h: 8263: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4331.h: 8265: extern volatile __bit INT2 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4331.h: 8267: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4331.h: 8269: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4331.h: 8271: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4331.h: 8273: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4331.h: 8275: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4331.h: 8277: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4331.h: 8279: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4331.h: 8281: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4331.h: 8283: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4331.h: 8285: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4331.h: 8287: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4331.h: 8289: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4331.h: 8291: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4331.h: 8293: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4331.h: 8295: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f4331.h: 8297: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f4331.h: 8299: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4331.h: 8301: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4331.h: 8303: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4331.h: 8305: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4331.h: 8307: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4331.h: 8309: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4331.h: 8311: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4331.h: 8313: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4331.h: 8315: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4331.h: 8317: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4331.h: 8319: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4331.h: 8321: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4331.h: 8323: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4331.h: 8325: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4331.h: 8327: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4331.h: 8329: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4331.h: 8331: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4331.h: 8333: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4331.h: 8335: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4331.h: 8337: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4331.h: 8339: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4331.h: 8341: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4331.h: 8343: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4331.h: 8345: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4331.h: 8347: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4331.h: 8349: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4331.h: 8351: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4331.h: 8353: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4331.h: 8355: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4331.h: 8357: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4331.h: 8359: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4331.h: 8361: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4331.h: 8363: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4331.h: 8365: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4331.h: 8367: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4331.h: 8369: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4331.h: 8371: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4331.h: 8373: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4331.h: 8375: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4331.h: 8377: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4331.h: 8379: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4331.h: 8381: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4331.h: 8383: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4331.h: 8385: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4331.h: 8387: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4331.h: 8389: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4331.h: 8391: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4331.h: 8393: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4331.h: 8395: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4331.h: 8397: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4331.h: 8399: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4331.h: 8401: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4331.h: 8403: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4331.h: 8405: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4331.h: 8407: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4331.h: 8409: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4331.h: 8411: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4331.h: 8413: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4331.h: 8415: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4331.h: 8417: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4331.h: 8419: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4331.h: 8421: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4331.h: 8423: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4331.h: 8425: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4331.h: 8427: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4331.h: 8429: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4331.h: 8431: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4331.h: 8433: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4331.h: 8435: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4331.h: 8437: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4331.h: 8439: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f4331.h: 8441: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f4331.h: 8443: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f4331.h: 8445: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f4331.h: 8447: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f4331.h: 8449: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f4331.h: 8451: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4331.h: 8453: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4331.h: 8455: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4331.h: 8457: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4331.h: 8459: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f4331.h: 8461: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f4331.h: 8463: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f4331.h: 8465: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f4331.h: 8467: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4331.h: 8469: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4331.h: 8471: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8473: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 8475: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4331.h: 8477: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 8479: extern volatile __bit NOT_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 8481: extern volatile __bit NOT_FLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 8483: extern volatile __bit NOT_FLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4331.h: 8485: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4331.h: 8487: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4331.h: 8489: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4331.h: 8491: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4331.h: 8493: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4331.h: 8495: extern volatile __bit NOT_RESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f4331.h: 8497: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4331.h: 8499: extern volatile __bit NOT_SS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4331.h: 8501: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4331.h: 8503: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f4331.h: 8505: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4331.h: 8507: extern volatile __bit NOT_VELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f4331.h: 8509: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8511: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8513: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4331.h: 8515: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4331.h: 8517: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4331.h: 8519: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4331.h: 8521: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4331.h: 8523: extern volatile __bit OSFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4331.h: 8525: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4331.h: 8527: extern volatile __bit OSYNC @ (((unsigned) &PWMCON1)*8) + 0;
[; ;pic18f4331.h: 8529: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4331.h: 8531: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4331.h: 8533: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4331.h: 8535: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 8537: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4331.h: 8539: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4331.h: 8541: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4331.h: 8543: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4331.h: 8545: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4331.h: 8547: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4331.h: 8549: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4331.h: 8551: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4331.h: 8553: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4331.h: 8555: extern volatile __bit PDEC0 @ (((unsigned) &QEICON)*8) + 0;
[; ;pic18f4331.h: 8557: extern volatile __bit PDEC1 @ (((unsigned) &QEICON)*8) + 1;
[; ;pic18f4331.h: 8559: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4331.h: 8561: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4331.h: 8563: extern volatile __bit PMOD0 @ (((unsigned) &PWMCON0)*8) + 0;
[; ;pic18f4331.h: 8565: extern volatile __bit PMOD1 @ (((unsigned) &PWMCON0)*8) + 1;
[; ;pic18f4331.h: 8567: extern volatile __bit PMOD2 @ (((unsigned) &PWMCON0)*8) + 2;
[; ;pic18f4331.h: 8569: extern volatile __bit PMOD3 @ (((unsigned) &PWMCON0)*8) + 3;
[; ;pic18f4331.h: 8571: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4331.h: 8573: extern volatile __bit POUT0 @ (((unsigned) &OVDCONS)*8) + 0;
[; ;pic18f4331.h: 8575: extern volatile __bit POUT1 @ (((unsigned) &OVDCONS)*8) + 1;
[; ;pic18f4331.h: 8577: extern volatile __bit POUT2 @ (((unsigned) &OVDCONS)*8) + 2;
[; ;pic18f4331.h: 8579: extern volatile __bit POUT3 @ (((unsigned) &OVDCONS)*8) + 3;
[; ;pic18f4331.h: 8581: extern volatile __bit POUT4 @ (((unsigned) &OVDCONS)*8) + 4;
[; ;pic18f4331.h: 8583: extern volatile __bit POUT5 @ (((unsigned) &OVDCONS)*8) + 5;
[; ;pic18f4331.h: 8585: extern volatile __bit POUT6 @ (((unsigned) &OVDCONS)*8) + 6;
[; ;pic18f4331.h: 8587: extern volatile __bit POUT7 @ (((unsigned) &OVDCONS)*8) + 7;
[; ;pic18f4331.h: 8589: extern volatile __bit POVD0 @ (((unsigned) &OVDCOND)*8) + 0;
[; ;pic18f4331.h: 8591: extern volatile __bit POVD1 @ (((unsigned) &OVDCOND)*8) + 1;
[; ;pic18f4331.h: 8593: extern volatile __bit POVD2 @ (((unsigned) &OVDCOND)*8) + 2;
[; ;pic18f4331.h: 8595: extern volatile __bit POVD3 @ (((unsigned) &OVDCOND)*8) + 3;
[; ;pic18f4331.h: 8597: extern volatile __bit POVD4 @ (((unsigned) &OVDCOND)*8) + 4;
[; ;pic18f4331.h: 8599: extern volatile __bit POVD5 @ (((unsigned) &OVDCOND)*8) + 5;
[; ;pic18f4331.h: 8601: extern volatile __bit POVD6 @ (((unsigned) &OVDCOND)*8) + 6;
[; ;pic18f4331.h: 8603: extern volatile __bit POVD7 @ (((unsigned) &OVDCOND)*8) + 7;
[; ;pic18f4331.h: 8605: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4331.h: 8607: extern volatile __bit PTCKPS0 @ (((unsigned) &PTCON0)*8) + 2;
[; ;pic18f4331.h: 8609: extern volatile __bit PTCKPS1 @ (((unsigned) &PTCON0)*8) + 3;
[; ;pic18f4331.h: 8611: extern volatile __bit PTDIR @ (((unsigned) &PTCON1)*8) + 6;
[; ;pic18f4331.h: 8613: extern volatile __bit PTEN @ (((unsigned) &PTCON1)*8) + 7;
[; ;pic18f4331.h: 8615: extern volatile __bit PTIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f4331.h: 8617: extern volatile __bit PTIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f4331.h: 8619: extern volatile __bit PTIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f4331.h: 8621: extern volatile __bit PTMOD0 @ (((unsigned) &PTCON0)*8) + 0;
[; ;pic18f4331.h: 8623: extern volatile __bit PTMOD1 @ (((unsigned) &PTCON0)*8) + 1;
[; ;pic18f4331.h: 8625: extern volatile __bit PTOPS0 @ (((unsigned) &PTCON0)*8) + 4;
[; ;pic18f4331.h: 8627: extern volatile __bit PTOPS1 @ (((unsigned) &PTCON0)*8) + 5;
[; ;pic18f4331.h: 8629: extern volatile __bit PTOPS2 @ (((unsigned) &PTCON0)*8) + 6;
[; ;pic18f4331.h: 8631: extern volatile __bit PTOPS3 @ (((unsigned) &PTCON0)*8) + 7;
[; ;pic18f4331.h: 8633: extern volatile __bit PWMEN0 @ (((unsigned) &PWMCON0)*8) + 4;
[; ;pic18f4331.h: 8635: extern volatile __bit PWMEN1 @ (((unsigned) &PWMCON0)*8) + 5;
[; ;pic18f4331.h: 8637: extern volatile __bit PWMEN2 @ (((unsigned) &PWMCON0)*8) + 6;
[; ;pic18f4331.h: 8639: extern volatile __bit QEIM0 @ (((unsigned) &QEICON)*8) + 2;
[; ;pic18f4331.h: 8641: extern volatile __bit QEIM1 @ (((unsigned) &QEICON)*8) + 3;
[; ;pic18f4331.h: 8643: extern volatile __bit QEIM2 @ (((unsigned) &QEICON)*8) + 4;
[; ;pic18f4331.h: 8645: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4331.h: 8647: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4331.h: 8649: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4331.h: 8651: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4331.h: 8653: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4331.h: 8655: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4331.h: 8657: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4331.h: 8659: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4331.h: 8661: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4331.h: 8663: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4331.h: 8665: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4331.h: 8667: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4331.h: 8669: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4331.h: 8671: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4331.h: 8673: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4331.h: 8675: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4331.h: 8677: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4331.h: 8679: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4331.h: 8681: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4331.h: 8683: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4331.h: 8685: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4331.h: 8687: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 8689: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4331.h: 8691: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4331.h: 8693: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4331.h: 8695: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4331.h: 8697: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4331.h: 8699: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4331.h: 8701: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4331.h: 8703: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4331.h: 8705: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4331.h: 8707: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4331.h: 8709: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4331.h: 8711: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4331.h: 8713: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4331.h: 8715: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4331.h: 8717: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4331.h: 8719: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4331.h: 8721: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4331.h: 8723: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4331.h: 8725: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4331.h: 8727: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4331.h: 8729: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4331.h: 8731: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f4331.h: 8733: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4331.h: 8735: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4331.h: 8737: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4331.h: 8739: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4331.h: 8741: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4331.h: 8743: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4331.h: 8745: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4331.h: 8747: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4331.h: 8749: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4331.h: 8751: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4331.h: 8753: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4331.h: 8755: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4331.h: 8757: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4331.h: 8759: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4331.h: 8761: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4331.h: 8763: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8765: extern volatile __bit RESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f4331.h: 8767: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4331.h: 8769: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4331.h: 8771: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8773: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4331.h: 8775: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4331.h: 8777: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4331.h: 8779: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f4331.h: 8781: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f4331.h: 8783: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f4331.h: 8785: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f4331.h: 8787: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f4331.h: 8789: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4331.h: 8791: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4331.h: 8793: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8795: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8797: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 8799: extern volatile __bit SASEL0 @ (((unsigned) &ADCHS)*8) + 0;
[; ;pic18f4331.h: 8801: extern volatile __bit SASEL1 @ (((unsigned) &ADCHS)*8) + 1;
[; ;pic18f4331.h: 8803: extern volatile __bit SBSEL0 @ (((unsigned) &ADCHS)*8) + 4;
[; ;pic18f4331.h: 8805: extern volatile __bit SBSEL1 @ (((unsigned) &ADCHS)*8) + 5;
[; ;pic18f4331.h: 8807: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4331.h: 8809: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4331.h: 8811: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4331.h: 8813: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4331.h: 8815: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4331.h: 8817: extern volatile __bit SCSEL0 @ (((unsigned) &ADCHS)*8) + 2;
[; ;pic18f4331.h: 8819: extern volatile __bit SCSEL1 @ (((unsigned) &ADCHS)*8) + 3;
[; ;pic18f4331.h: 8821: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4331.h: 8823: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4331.h: 8825: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4331.h: 8827: extern volatile __bit SDSEL0 @ (((unsigned) &ADCHS)*8) + 6;
[; ;pic18f4331.h: 8829: extern volatile __bit SDSEL1 @ (((unsigned) &ADCHS)*8) + 7;
[; ;pic18f4331.h: 8831: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4331.h: 8833: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4331.h: 8835: extern volatile __bit SEVOPS0 @ (((unsigned) &PWMCON1)*8) + 4;
[; ;pic18f4331.h: 8837: extern volatile __bit SEVOPS1 @ (((unsigned) &PWMCON1)*8) + 5;
[; ;pic18f4331.h: 8839: extern volatile __bit SEVOPS2 @ (((unsigned) &PWMCON1)*8) + 6;
[; ;pic18f4331.h: 8841: extern volatile __bit SEVOPS3 @ (((unsigned) &PWMCON1)*8) + 7;
[; ;pic18f4331.h: 8843: extern volatile __bit SEVTDIR @ (((unsigned) &PWMCON1)*8) + 3;
[; ;pic18f4331.h: 8845: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4331.h: 8847: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4331.h: 8849: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f4331.h: 8851: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4331.h: 8853: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4331.h: 8855: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4331.h: 8857: extern volatile __bit SS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4331.h: 8859: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4331.h: 8861: extern volatile __bit SSPEN @ (((unsigned) &SSPCON)*8) + 5;
[; ;pic18f4331.h: 8863: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4331.h: 8865: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4331.h: 8867: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4331.h: 8869: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON)*8) + 0;
[; ;pic18f4331.h: 8871: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON)*8) + 1;
[; ;pic18f4331.h: 8873: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON)*8) + 2;
[; ;pic18f4331.h: 8875: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON)*8) + 3;
[; ;pic18f4331.h: 8877: extern volatile __bit SSPOV @ (((unsigned) &SSPCON)*8) + 6;
[; ;pic18f4331.h: 8879: extern volatile __bit SSRC0 @ (((unsigned) &ADCON3)*8) + 0;
[; ;pic18f4331.h: 8881: extern volatile __bit SSRC1 @ (((unsigned) &ADCON3)*8) + 1;
[; ;pic18f4331.h: 8883: extern volatile __bit SSRC2 @ (((unsigned) &ADCON3)*8) + 2;
[; ;pic18f4331.h: 8885: extern volatile __bit SSRC3 @ (((unsigned) &ADCON3)*8) + 3;
[; ;pic18f4331.h: 8887: extern volatile __bit SSRC4 @ (((unsigned) &ADCON3)*8) + 4;
[; ;pic18f4331.h: 8889: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4331.h: 8891: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4331.h: 8893: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4331.h: 8895: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4331.h: 8897: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4331.h: 8899: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4331.h: 8901: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4331.h: 8903: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4331.h: 8905: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4331.h: 8907: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4331.h: 8909: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4331.h: 8911: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4331.h: 8913: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4331.h: 8915: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4331.h: 8917: extern volatile __bit T0CKI @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4331.h: 8919: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4331.h: 8921: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4331.h: 8923: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4331.h: 8925: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4331.h: 8927: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4331.h: 8929: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4331.h: 8931: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4331.h: 8933: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4331.h: 8935: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4331.h: 8937: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4331.h: 8939: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4331.h: 8941: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4331.h: 8943: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4331.h: 8945: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4331.h: 8947: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 8949: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4331.h: 8951: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4331.h: 8953: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4331.h: 8955: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4331.h: 8957: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4331.h: 8959: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4331.h: 8961: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4331.h: 8963: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4331.h: 8965: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4331.h: 8967: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4331.h: 8969: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4331.h: 8971: extern volatile __bit T5MOD @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f4331.h: 8973: extern volatile __bit T5PS0 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f4331.h: 8975: extern volatile __bit T5PS1 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f4331.h: 8977: extern volatile __bit T5SEN @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f4331.h: 8979: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f4331.h: 8981: extern volatile __bit TBIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4331.h: 8983: extern volatile __bit TBIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4331.h: 8985: extern volatile __bit TBIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4331.h: 8987: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4331.h: 8989: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4331.h: 8991: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4331.h: 8993: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4331.h: 8995: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4331.h: 8997: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4331.h: 8999: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4331.h: 9001: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4331.h: 9003: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4331.h: 9005: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4331.h: 9007: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4331.h: 9009: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4331.h: 9011: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4331.h: 9013: extern volatile __bit TMR5CS @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f4331.h: 9015: extern volatile __bit TMR5IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f4331.h: 9017: extern volatile __bit TMR5IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f4331.h: 9019: extern volatile __bit TMR5IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f4331.h: 9021: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f4331.h: 9023: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4331.h: 9025: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4331.h: 9027: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4331.h: 9029: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4331.h: 9031: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4331.h: 9033: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4331.h: 9035: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4331.h: 9037: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4331.h: 9039: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4331.h: 9041: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4331.h: 9043: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4331.h: 9045: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4331.h: 9047: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4331.h: 9049: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4331.h: 9051: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4331.h: 9053: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4331.h: 9055: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4331.h: 9057: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4331.h: 9059: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4331.h: 9061: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4331.h: 9063: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4331.h: 9065: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4331.h: 9067: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4331.h: 9069: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4331.h: 9071: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4331.h: 9073: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4331.h: 9075: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4331.h: 9077: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4331.h: 9079: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4331.h: 9081: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4331.h: 9083: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4331.h: 9085: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4331.h: 9087: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4331.h: 9089: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4331.h: 9091: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4331.h: 9093: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4331.h: 9095: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4331.h: 9097: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4331.h: 9099: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4331.h: 9101: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4331.h: 9103: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4331.h: 9105: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4331.h: 9107: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4331.h: 9109: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4331.h: 9111: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4331.h: 9113: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4331.h: 9115: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4331.h: 9117: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f4331.h: 9119: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4331.h: 9121: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4331.h: 9123: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4331.h: 9125: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4331.h: 9127: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4331.h: 9129: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4331.h: 9131: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4331.h: 9133: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4331.h: 9135: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4331.h: 9137: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f4331.h: 9139: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f4331.h: 9141: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f4331.h: 9143: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f4331.h: 9145: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f4331.h: 9147: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f4331.h: 9149: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4331.h: 9151: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4331.h: 9153: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4331.h: 9155: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4331.h: 9157: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4331.h: 9159: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4331.h: 9161: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4331.h: 9163: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4331.h: 9165: extern volatile __bit UDIS @ (((unsigned) &PWMCON1)*8) + 1;
[; ;pic18f4331.h: 9167: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4331.h: 9169: extern volatile __bit UP @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 9171: extern volatile __bit UPDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 9173: extern volatile __bit UP_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 9175: extern volatile __bit UP_NOT_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 9177: extern volatile __bit UP_nDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 9179: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f4331.h: 9181: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4331.h: 9183: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f4331.h: 9185: extern volatile __bit VELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f4331.h: 9187: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4331.h: 9189: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4331.h: 9191: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4331.h: 9193: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4331.h: 9195: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4331.h: 9197: extern volatile __bit WCOL @ (((unsigned) &SSPCON)*8) + 7;
[; ;pic18f4331.h: 9199: extern volatile __bit WDTW @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f4331.h: 9201: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4331.h: 9203: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4331.h: 9205: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4331.h: 9207: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4331.h: 9209: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4331.h: 9211: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4331.h: 9213: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4331.h: 9215: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4331.h: 9217: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 9219: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4331.h: 9221: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4331.h: 9223: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4331.h: 9225: extern volatile __bit nDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f4331.h: 9227: extern volatile __bit nFLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4331.h: 9229: extern volatile __bit nFLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4331.h: 9231: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4331.h: 9233: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4331.h: 9235: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4331.h: 9237: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4331.h: 9239: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4331.h: 9241: extern volatile __bit nRESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f4331.h: 9243: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4331.h: 9245: extern volatile __bit nSS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4331.h: 9247: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4331.h: 9249: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f4331.h: 9251: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4331.h: 9253: extern volatile __bit nVELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f4331.h: 9255: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4331.h: 9257: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 156: extern __nonreentrant void _delay3(unsigned char);
"3 exercise3b.c
[p x OSC=IRCIO ]
[p x WDTEN=OFF ]
"7
[v _ptper `i ~T0 @X0 1 e ]
[i _ptper
-> 200 `i
]
[; ;exercise3b.c: 7: int ptper = 200;
"10
[v _initPWM `(v ~T0 @X0 1 ef ]
{
[; ;exercise3b.c: 10: void initPWM(){
[e :U _initPWM ]
[f ]
[; ;exercise3b.c: 13: PTCON0 = 0b00000000;
"13
[e = _PTCON0 -> -> 0 `i `uc ]
[; ;exercise3b.c: 14: PTCON1 = 0b10000000;
"14
[e = _PTCON1 -> -> 128 `i `uc ]
[; ;exercise3b.c: 17: PWMCON0 = 0b01111111;
"17
[e = _PWMCON0 -> -> 127 `i `uc ]
[; ;exercise3b.c: 18: PWMCON1 = 0;
"18
[e = _PWMCON1 -> -> 0 `i `uc ]
[; ;exercise3b.c: 21: PTPERL = ptper & 0b11111111;
"21
[e = _PTPERL -> & _ptper -> 255 `i `uc ]
[; ;exercise3b.c: 22: PTPERH = ptper >> 8;
"22
[e = _PTPERH -> >> _ptper -> 8 `i `uc ]
[; ;exercise3b.c: 24: }
"24
[e :UE 405 ]
}
"26
[v _DCtoPWM `(v ~T0 @X0 1 ef1`i ]
{
[; ;exercise3b.c: 26: void DCtoPWM(int ptmr){
[e :U _DCtoPWM ]
[v _ptmr `i ~T0 @X0 1 r1 ]
[f ]
[; ;exercise3b.c: 28: ptmr = ptmr<<2;
"28
[e = _ptmr << _ptmr -> 2 `i ]
[; ;exercise3b.c: 30: PDC1L = ptmr & 0b11111111;
"30
[e = _PDC1L -> & _ptmr -> 255 `i `uc ]
[; ;exercise3b.c: 31: PDC1H = (ptmr & 0b11111100000000) >> 8;
"31
[e = _PDC1H -> >> & _ptmr -> 16128 `i -> 8 `i `uc ]
[; ;exercise3b.c: 32: PDC0L = ptmr & 0b11111111;
"32
[e = _PDC0L -> & _ptmr -> 255 `i `uc ]
[; ;exercise3b.c: 33: PDC0H = (ptmr & 0b11111100000000) >> 8;
"33
[e = _PDC0H -> >> & _ptmr -> 16128 `i -> 8 `i `uc ]
[; ;exercise3b.c: 34: }
"34
[e :UE 406 ]
}
"36
[v _setMotorPWM `(v ~T0 @X0 1 ef3`i`uc`uc ]
{
[; ;exercise3b.c: 36: void setMotorPWM(int speed, char direction, char motor){
[e :U _setMotorPWM ]
[v _speed `i ~T0 @X0 1 r1 ]
[v _direction `uc ~T0 @X0 1 r2 ]
[v _motor `uc ~T0 @X0 1 r3 ]
[f ]
[; ;exercise3b.c: 38: speed = speed << 2;
"38
[e = _speed << _speed -> 2 `i ]
[; ;exercise3b.c: 40: if(motor == 1){
"40
[e $ ! == -> _motor `i -> 1 `i 408  ]
{
[; ;exercise3b.c: 41: if(direction == 1){
"41
[e $ ! == -> _direction `i -> 1 `i 409  ]
{
[; ;exercise3b.c: 42: LATBbits.LATB2 = 1;
"42
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;exercise3b.c: 44: PDC1L = speed & 0b11111111;
"44
[e = _PDC1L -> & _speed -> 255 `i `uc ]
[; ;exercise3b.c: 45: PDC1H = (speed & 0b11111100000000) >> 8;
"45
[e = _PDC1H -> >> & _speed -> 16128 `i -> 8 `i `uc ]
"46
}
[; ;exercise3b.c: 46: }else{
[e $U 410  ]
[e :U 409 ]
{
[; ;exercise3b.c: 47: speed = speed >>2;
"47
[e = _speed >> _speed -> 2 `i ]
[; ;exercise3b.c: 48: speed = ptper-speed;
"48
[e = _speed - _ptper _speed ]
[; ;exercise3b.c: 49: speed = speed <<2;
"49
[e = _speed << _speed -> 2 `i ]
[; ;exercise3b.c: 51: LATBbits.LATB2 = 0;
"51
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;exercise3b.c: 53: PDC1L = speed & 0b11111111;
"53
[e = _PDC1L -> & _speed -> 255 `i `uc ]
[; ;exercise3b.c: 54: PDC1H = (speed & 0b11111100000000) >> 8;
"54
[e = _PDC1H -> >> & _speed -> 16128 `i -> 8 `i `uc ]
"55
}
[e :U 410 ]
"57
}
[; ;exercise3b.c: 55: }
[; ;exercise3b.c: 57: }else{
[e $U 411  ]
[e :U 408 ]
{
[; ;exercise3b.c: 58: if(direction == 1){
"58
[e $ ! == -> _direction `i -> 1 `i 412  ]
{
[; ;exercise3b.c: 59: LATBbits.LATB0 = 1;
"59
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;exercise3b.c: 61: PDC0L = speed & 0b11111111;
"61
[e = _PDC0L -> & _speed -> 255 `i `uc ]
[; ;exercise3b.c: 62: PDC0H = (speed & 0b11111100000000) >> 8;
"62
[e = _PDC0H -> >> & _speed -> 16128 `i -> 8 `i `uc ]
"63
}
[; ;exercise3b.c: 63: }else{
[e $U 413  ]
[e :U 412 ]
{
[; ;exercise3b.c: 64: LATBbits.LATB0 = 0;
"64
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;exercise3b.c: 66: speed = speed >>2;
"66
[e = _speed >> _speed -> 2 `i ]
[; ;exercise3b.c: 67: speed = ptper-speed;
"67
[e = _speed - _ptper _speed ]
[; ;exercise3b.c: 68: speed = speed <<2;
"68
[e = _speed << _speed -> 2 `i ]
[; ;exercise3b.c: 70: PDC0L = speed & 0b11111111;
"70
[e = _PDC0L -> & _speed -> 255 `i `uc ]
[; ;exercise3b.c: 71: PDC0H = (speed & 0b11111100000000) >> 8;
"71
[e = _PDC0H -> >> & _speed -> 16128 `i -> 8 `i `uc ]
"72
}
[e :U 413 ]
"73
}
[e :U 411 ]
[; ;exercise3b.c: 72: }
[; ;exercise3b.c: 73: }
[; ;exercise3b.c: 75: }
"75
[e :UE 407 ]
}
"77
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;exercise3b.c: 77: void main(void){
[e :U _main ]
[f ]
[; ;exercise3b.c: 79: OSCCON = 0x72;
"79
[e = _OSCCON -> -> 114 `i `uc ]
[; ;exercise3b.c: 80: while (!OSCCONbits.IOFS);
"80
[e $U 415  ]
[e :U 416 ]
[e :U 415 ]
[e $ ! != -> . . _OSCCONbits 0 1 `i -> -> -> 0 `i `Vuc `i 416  ]
[e :U 417 ]
[; ;exercise3b.c: 84: LATB = 0;
"84
[e = _LATB -> -> 0 `i `uc ]
[; ;exercise3b.c: 85: TRISBbits.RB0 = 0;
"85
[e = . . _TRISBbits 1 0 -> -> 0 `i `uc ]
[; ;exercise3b.c: 86: TRISBbits.RB1 = 0;
"86
[e = . . _TRISBbits 1 1 -> -> 0 `i `uc ]
[; ;exercise3b.c: 87: TRISBbits.RB2 = 0;
"87
[e = . . _TRISBbits 1 2 -> -> 0 `i `uc ]
[; ;exercise3b.c: 88: TRISBbits.RB3 = 0;
"88
[e = . . _TRISBbits 1 3 -> -> 0 `i `uc ]
[; ;exercise3b.c: 91: initPWM();
"91
[e ( _initPWM ..  ]
[; ;exercise3b.c: 100: setMotorPWM(100,1,1);
"100
[e ( _setMotorPWM (3 , , -> 100 `i -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;exercise3b.c: 101: setMotorPWM(100,0,0);
"101
[e ( _setMotorPWM (3 , , -> 100 `i -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;exercise3b.c: 103: while (1){};
"103
[e :U 419 ]
{
}
[e :U 418 ]
[e $U 419  ]
[e :U 420 ]
[; ;exercise3b.c: 104: }
"104
[e :UE 414 ]
}
