ttl_gen_axi.v,verilog,xil_defaultlib,../../../bd/ttl_gen_axi/sim/ttl_gen_axi.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
