/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [3:0] celloutsig_0_32z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_1_6z = celloutsig_1_0z == { in_data[101:100], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_11z } == in_data[182:180];
  assign celloutsig_1_9z = { celloutsig_1_4z[4:1], celloutsig_1_1z } > { celloutsig_1_8z[3:0], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_7z[5], celloutsig_1_3z, celloutsig_1_2z } > { celloutsig_1_8z[12:4], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { in_data[115:108], celloutsig_1_17z } > { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_18z = { celloutsig_0_16z[9:3], celloutsig_0_15z, celloutsig_0_10z } > { celloutsig_0_3z[15:9], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_7z[11:3], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_14z } || { in_data[147:130], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[79:76], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } || { celloutsig_0_3z[15:5], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[1] & ~(in_data[102]);
  assign celloutsig_1_10z = celloutsig_1_5z & ~(celloutsig_1_8z[1]);
  assign celloutsig_1_16z = celloutsig_1_15z & ~(celloutsig_1_5z);
  assign celloutsig_0_15z = celloutsig_0_2z & ~(celloutsig_0_12z[0]);
  assign celloutsig_0_1z = in_data[69:67] % { 1'h1, in_data[9:8] };
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] !== celloutsig_1_0z[3:1];
  assign celloutsig_0_6z = ~ { celloutsig_0_3z[8], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = ~ in_data[84:74];
  assign celloutsig_0_8z = ~ celloutsig_0_7z[7:0];
  assign celloutsig_0_12z = ~ { celloutsig_0_8z[3:2], celloutsig_0_10z };
  assign celloutsig_0_25z = ~ { celloutsig_0_6z[1], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~ in_data[144:133];
  assign celloutsig_0_2z = | { in_data[17:10], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[53:41];
  assign celloutsig_1_5z = ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_14z = ^ { in_data[129:112], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z[3], celloutsig_1_4z };
  assign celloutsig_0_10z = ^ { celloutsig_0_8z[6:0], celloutsig_0_1z };
  assign celloutsig_0_31z = ^ { celloutsig_0_16z[4:1], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[9:8], celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_1z[1], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[151:147] >> in_data[155:151];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } >>> in_data[115:111];
  assign celloutsig_0_9z = { in_data[58:49], celloutsig_0_6z, celloutsig_0_5z } >>> in_data[87:72];
  assign celloutsig_0_3z = { in_data[30:22], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } - { in_data[38:25], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[164:153] ~^ in_data[188:177];
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z } ~^ in_data[30:21];
  assign celloutsig_1_8z = { in_data[123:112], celloutsig_1_0z } ^ { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_16z } ^ { celloutsig_1_12z[7:2], celloutsig_1_14z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_32z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_32z = celloutsig_0_25z[7:4];
  assign { celloutsig_1_12z[3:1], celloutsig_1_12z[4], celloutsig_1_12z[8:5] } = ~ { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, in_data[138:135] };
  assign celloutsig_1_12z[0] = celloutsig_1_12z[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
