// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Edge_r (
        src_rows_V_dout,
        src_rows_V_empty_n,
        src_rows_V_read,
        src_cols_V_dout,
        src_cols_V_empty_n,
        src_cols_V_read,
        src_data_stream_V_dout,
        src_data_stream_V_empty_n,
        src_data_stream_V_read,
        dst_data_stream_V_din,
        dst_data_stream_V_full_n,
        dst_data_stream_V_write,
        dx_data_stream_V_din,
        dx_data_stream_V_full_n,
        dx_data_stream_V_write,
        dy_data_stream_V_din,
        dy_data_stream_V_full_n,
        dy_data_stream_V_write,
        threshold_dout,
        threshold_empty_n,
        threshold_read,
        ap_clk,
        ap_rst,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] src_rows_V_dout;
input   src_rows_V_empty_n;
output   src_rows_V_read;
input  [31:0] src_cols_V_dout;
input   src_cols_V_empty_n;
output   src_cols_V_read;
input  [7:0] src_data_stream_V_dout;
input   src_data_stream_V_empty_n;
output   src_data_stream_V_read;
output  [7:0] dst_data_stream_V_din;
input   dst_data_stream_V_full_n;
output   dst_data_stream_V_write;
output  [15:0] dx_data_stream_V_din;
input   dx_data_stream_V_full_n;
output   dx_data_stream_V_write;
output  [15:0] dy_data_stream_V_din;
input   dy_data_stream_V_full_n;
output   dy_data_stream_V_write;
input  [31:0] threshold_dout;
input   threshold_empty_n;
output   threshold_read;
input   ap_clk;
input   ap_rst;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    Edge_Block_crit_ed_U0_ap_start;
wire    Edge_Block_crit_ed_U0_start_full_n;
wire    Edge_Block_crit_ed_U0_ap_done;
wire    Edge_Block_crit_ed_U0_ap_continue;
wire    Edge_Block_crit_ed_U0_ap_idle;
wire    Edge_Block_crit_ed_U0_ap_ready;
wire    Edge_Block_crit_ed_U0_start_out;
wire    Edge_Block_crit_ed_U0_start_write;
wire    Edge_Block_crit_ed_U0_src_rows_V_read;
wire    Edge_Block_crit_ed_U0_src_cols_V_read;
wire    Edge_Block_crit_ed_U0_threshold_read;
wire   [31:0] Edge_Block_crit_ed_U0_src_x_rows_V_out_din;
wire    Edge_Block_crit_ed_U0_src_x_rows_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_src_x_cols_V_out_din;
wire    Edge_Block_crit_ed_U0_src_x_cols_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_src_y_rows_V_out_din;
wire    Edge_Block_crit_ed_U0_src_y_rows_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_src_y_cols_V_out_din;
wire    Edge_Block_crit_ed_U0_src_y_cols_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dx0_rows_V_out_din;
wire    Edge_Block_crit_ed_U0_dx0_rows_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dx0_cols_V_out_din;
wire    Edge_Block_crit_ed_U0_dx0_cols_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dx1_rows_V_out_din;
wire    Edge_Block_crit_ed_U0_dx1_rows_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dx1_cols_V_out_din;
wire    Edge_Block_crit_ed_U0_dx1_cols_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dy0_rows_V_out_din;
wire    Edge_Block_crit_ed_U0_dy0_rows_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dy0_cols_V_out_din;
wire    Edge_Block_crit_ed_U0_dy0_cols_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dxy_rows_V_out_din;
wire    Edge_Block_crit_ed_U0_dxy_rows_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_dxy_cols_V_out_din;
wire    Edge_Block_crit_ed_U0_dxy_cols_V_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_threshold_out_din;
wire    Edge_Block_crit_ed_U0_threshold_out_write;
wire   [31:0] Edge_Block_crit_ed_U0_ap_return_0;
wire   [31:0] Edge_Block_crit_ed_U0_ap_return_1;
wire    ap_channel_done_src_cols_V_loc_i_cha;
wire    src_cols_V_loc_i_cha_full_n;
reg    ap_sync_reg_channel_write_src_cols_V_loc_i_cha;
wire    ap_sync_channel_write_src_cols_V_loc_i_cha;
wire    ap_channel_done_src_rows_V_loc_i_cha;
wire    src_rows_V_loc_i_cha_full_n;
reg    ap_sync_reg_channel_write_src_rows_V_loc_i_cha;
wire    ap_sync_channel_write_src_rows_V_loc_i_cha;
wire    Duplicate_1_U0_ap_start;
wire    Duplicate_1_U0_ap_done;
wire    Duplicate_1_U0_ap_continue;
wire    Duplicate_1_U0_ap_idle;
wire    Duplicate_1_U0_ap_ready;
wire    Duplicate_1_U0_src_data_stream_V_read;
wire   [7:0] Duplicate_1_U0_dst1_data_stream_V_din;
wire    Duplicate_1_U0_dst1_data_stream_V_write;
wire   [7:0] Duplicate_1_U0_dst2_data_stream_V_din;
wire    Duplicate_1_U0_dst2_data_stream_V_write;
wire    Sobel_U0_ap_start;
wire    Sobel_U0_ap_done;
wire    Sobel_U0_ap_continue;
wire    Sobel_U0_ap_idle;
wire    Sobel_U0_ap_ready;
wire    Sobel_U0_p_src_rows_V_read;
wire    Sobel_U0_p_src_cols_V_read;
wire    Sobel_U0_p_src_data_stream_V_read;
wire   [15:0] Sobel_U0_p_dst_data_stream_V_din;
wire    Sobel_U0_p_dst_data_stream_V_write;
wire    Sobel_1_U0_ap_start;
wire    Sobel_1_U0_ap_done;
wire    Sobel_1_U0_ap_continue;
wire    Sobel_1_U0_ap_idle;
wire    Sobel_1_U0_ap_ready;
wire    Sobel_1_U0_p_src_rows_V_read;
wire    Sobel_1_U0_p_src_cols_V_read;
wire    Sobel_1_U0_p_src_data_stream_V_read;
wire   [15:0] Sobel_1_U0_p_dst_data_stream_V_din;
wire    Sobel_1_U0_p_dst_data_stream_V_write;
wire    Duplicate165_U0_ap_start;
wire    Duplicate165_U0_ap_done;
wire    Duplicate165_U0_ap_continue;
wire    Duplicate165_U0_ap_idle;
wire    Duplicate165_U0_ap_ready;
wire    Duplicate165_U0_src_rows_V_read;
wire    Duplicate165_U0_src_cols_V_read;
wire    Duplicate165_U0_src_data_stream_V_read;
wire   [15:0] Duplicate165_U0_dst1_data_stream_V_din;
wire    Duplicate165_U0_dst1_data_stream_V_write;
wire   [15:0] Duplicate165_U0_dst2_data_stream_V_din;
wire    Duplicate165_U0_dst2_data_stream_V_write;
wire    ap_sync_continue;
wire    Duplicate_U0_ap_start;
wire    Duplicate_U0_ap_done;
wire    Duplicate_U0_ap_continue;
wire    Duplicate_U0_ap_idle;
wire    Duplicate_U0_ap_ready;
wire    Duplicate_U0_src_rows_V_read;
wire    Duplicate_U0_src_cols_V_read;
wire    Duplicate_U0_src_data_stream_V_read;
wire   [15:0] Duplicate_U0_dst1_data_stream_V_din;
wire    Duplicate_U0_dst1_data_stream_V_write;
wire   [15:0] Duplicate_U0_dst2_data_stream_V_din;
wire    Duplicate_U0_dst2_data_stream_V_write;
wire    Gradient_Add_U0_ap_start;
wire    Gradient_Add_U0_ap_done;
wire    Gradient_Add_U0_ap_continue;
wire    Gradient_Add_U0_ap_idle;
wire    Gradient_Add_U0_ap_ready;
wire    Gradient_Add_U0_dx_rows_V_read;
wire    Gradient_Add_U0_dx_cols_V_read;
wire    Gradient_Add_U0_dx_data_stream_V_read;
wire    Gradient_Add_U0_dy_data_stream_V_read;
wire   [15:0] Gradient_Add_U0_dst_data_stream_V_din;
wire    Gradient_Add_U0_dst_data_stream_V_write;
wire    Threshold_U0_ap_start;
wire    Threshold_U0_ap_done;
wire    Threshold_U0_ap_continue;
wire    Threshold_U0_ap_idle;
wire    Threshold_U0_ap_ready;
wire    Threshold_U0_src_rows_V_read;
wire    Threshold_U0_src_cols_V_read;
wire    Threshold_U0_src_data_stream_V_read;
wire   [7:0] Threshold_U0_dst_data_stream_V_din;
wire    Threshold_U0_dst_data_stream_V_write;
wire    Threshold_U0_thresh_read;
wire    src_x_rows_V_c_i_full_n;
wire   [31:0] src_x_rows_V_c_i_dout;
wire    src_x_rows_V_c_i_empty_n;
wire    src_x_cols_V_c_i_full_n;
wire   [31:0] src_x_cols_V_c_i_dout;
wire    src_x_cols_V_c_i_empty_n;
wire    src_y_rows_V_c_i_full_n;
wire   [31:0] src_y_rows_V_c_i_dout;
wire    src_y_rows_V_c_i_empty_n;
wire    src_y_cols_V_c_i_full_n;
wire   [31:0] src_y_cols_V_c_i_dout;
wire    src_y_cols_V_c_i_empty_n;
wire    dx0_rows_V_c_i_full_n;
wire   [31:0] dx0_rows_V_c_i_dout;
wire    dx0_rows_V_c_i_empty_n;
wire    dx0_cols_V_c_i_full_n;
wire   [31:0] dx0_cols_V_c_i_dout;
wire    dx0_cols_V_c_i_empty_n;
wire    dx1_rows_V_c_i_full_n;
wire   [31:0] dx1_rows_V_c_i_dout;
wire    dx1_rows_V_c_i_empty_n;
wire    dx1_cols_V_c_i_full_n;
wire   [31:0] dx1_cols_V_c_i_dout;
wire    dx1_cols_V_c_i_empty_n;
wire    dy0_rows_V_c_i_full_n;
wire   [31:0] dy0_rows_V_c_i_dout;
wire    dy0_rows_V_c_i_empty_n;
wire    dy0_cols_V_c_i_full_n;
wire   [31:0] dy0_cols_V_c_i_dout;
wire    dy0_cols_V_c_i_empty_n;
wire    dxy_rows_V_c_i_full_n;
wire   [31:0] dxy_rows_V_c_i_dout;
wire    dxy_rows_V_c_i_empty_n;
wire    dxy_cols_V_c_i_full_n;
wire   [31:0] dxy_cols_V_c_i_dout;
wire    dxy_cols_V_c_i_empty_n;
wire    threshold_c_i_full_n;
wire   [31:0] threshold_c_i_dout;
wire    threshold_c_i_empty_n;
wire   [31:0] src_rows_V_loc_i_cha_dout;
wire    src_rows_V_loc_i_cha_empty_n;
wire   [31:0] src_cols_V_loc_i_cha_dout;
wire    src_cols_V_loc_i_cha_empty_n;
wire    src_x_data_stream_0_full_n;
wire   [7:0] src_x_data_stream_0_dout;
wire    src_x_data_stream_0_empty_n;
wire    src_y_data_stream_0_full_n;
wire   [7:0] src_y_data_stream_0_dout;
wire    src_y_data_stream_0_empty_n;
wire    dx0_data_stream_0_V_full_n;
wire   [15:0] dx0_data_stream_0_V_dout;
wire    dx0_data_stream_0_V_empty_n;
wire    dy0_data_stream_0_V_full_n;
wire   [15:0] dy0_data_stream_0_V_dout;
wire    dy0_data_stream_0_V_empty_n;
wire    dx1_data_stream_0_V_full_n;
wire   [15:0] dx1_data_stream_0_V_dout;
wire    dx1_data_stream_0_V_empty_n;
wire    dy1_data_stream_0_V_full_n;
wire   [15:0] dy1_data_stream_0_V_dout;
wire    dy1_data_stream_0_V_empty_n;
wire    dxy_data_stream_0_V_full_n;
wire   [15:0] dxy_data_stream_0_V_dout;
wire    dxy_data_stream_0_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready;
wire    ap_sync_Edge_Block_crit_ed_U0_ap_ready;
reg   [1:0] Edge_Block_crit_ed_U0_ap_ready_count;
reg    ap_sync_reg_Duplicate_1_U0_ap_ready;
wire    ap_sync_Duplicate_1_U0_ap_ready;
reg   [1:0] Duplicate_1_U0_ap_ready_count;
wire   [0:0] start_for_Sobel_U0_din;
wire    start_for_Sobel_U0_full_n;
wire   [0:0] start_for_Sobel_U0_dout;
wire    start_for_Sobel_U0_empty_n;
wire   [0:0] start_for_Sobel_1_U0_din;
wire    start_for_Sobel_1_U0_full_n;
wire   [0:0] start_for_Sobel_1_U0_dout;
wire    start_for_Sobel_1_U0_empty_n;
wire   [0:0] start_for_Duplicate165_U0_din;
wire    start_for_Duplicate165_U0_full_n;
wire   [0:0] start_for_Duplicate165_U0_dout;
wire    start_for_Duplicate165_U0_empty_n;
wire   [0:0] start_for_Duplicate_U0_din;
wire    start_for_Duplicate_U0_full_n;
wire   [0:0] start_for_Duplicate_U0_dout;
wire    start_for_Duplicate_U0_empty_n;
wire   [0:0] start_for_Gradient_Add_U0_din;
wire    start_for_Gradient_Add_U0_full_n;
wire   [0:0] start_for_Gradient_Add_U0_dout;
wire    start_for_Gradient_Add_U0_empty_n;
wire   [0:0] start_for_Threshold_U0_din;
wire    start_for_Threshold_U0_full_n;
wire   [0:0] start_for_Threshold_U0_dout;
wire    start_for_Threshold_U0_empty_n;
wire    Duplicate_1_U0_start_full_n;
wire    Duplicate_1_U0_start_write;
wire    Sobel_U0_start_full_n;
wire    Sobel_U0_start_write;
wire    Sobel_1_U0_start_full_n;
wire    Sobel_1_U0_start_write;
wire    Duplicate165_U0_start_full_n;
wire    Duplicate165_U0_start_write;
wire    Duplicate_U0_start_full_n;
wire    Duplicate_U0_start_write;
wire    Gradient_Add_U0_start_full_n;
wire    Gradient_Add_U0_start_write;
wire    Threshold_U0_start_full_n;
wire    Threshold_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_src_cols_V_loc_i_cha = 1'b0;
#0 ap_sync_reg_channel_write_src_rows_V_loc_i_cha = 1'b0;
#0 ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready = 1'b0;
#0 Edge_Block_crit_ed_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Duplicate_1_U0_ap_ready = 1'b0;
#0 Duplicate_1_U0_ap_ready_count = 2'd0;
end

Edge_Block_crit_ed Edge_Block_crit_ed_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Edge_Block_crit_ed_U0_ap_start),
    .start_full_n(Edge_Block_crit_ed_U0_start_full_n),
    .ap_done(Edge_Block_crit_ed_U0_ap_done),
    .ap_continue(Edge_Block_crit_ed_U0_ap_continue),
    .ap_idle(Edge_Block_crit_ed_U0_ap_idle),
    .ap_ready(Edge_Block_crit_ed_U0_ap_ready),
    .start_out(Edge_Block_crit_ed_U0_start_out),
    .start_write(Edge_Block_crit_ed_U0_start_write),
    .src_rows_V_dout(src_rows_V_dout),
    .src_rows_V_empty_n(src_rows_V_empty_n),
    .src_rows_V_read(Edge_Block_crit_ed_U0_src_rows_V_read),
    .src_cols_V_dout(src_cols_V_dout),
    .src_cols_V_empty_n(src_cols_V_empty_n),
    .src_cols_V_read(Edge_Block_crit_ed_U0_src_cols_V_read),
    .threshold_dout(threshold_dout),
    .threshold_empty_n(threshold_empty_n),
    .threshold_read(Edge_Block_crit_ed_U0_threshold_read),
    .src_x_rows_V_out_din(Edge_Block_crit_ed_U0_src_x_rows_V_out_din),
    .src_x_rows_V_out_full_n(src_x_rows_V_c_i_full_n),
    .src_x_rows_V_out_write(Edge_Block_crit_ed_U0_src_x_rows_V_out_write),
    .src_x_cols_V_out_din(Edge_Block_crit_ed_U0_src_x_cols_V_out_din),
    .src_x_cols_V_out_full_n(src_x_cols_V_c_i_full_n),
    .src_x_cols_V_out_write(Edge_Block_crit_ed_U0_src_x_cols_V_out_write),
    .src_y_rows_V_out_din(Edge_Block_crit_ed_U0_src_y_rows_V_out_din),
    .src_y_rows_V_out_full_n(src_y_rows_V_c_i_full_n),
    .src_y_rows_V_out_write(Edge_Block_crit_ed_U0_src_y_rows_V_out_write),
    .src_y_cols_V_out_din(Edge_Block_crit_ed_U0_src_y_cols_V_out_din),
    .src_y_cols_V_out_full_n(src_y_cols_V_c_i_full_n),
    .src_y_cols_V_out_write(Edge_Block_crit_ed_U0_src_y_cols_V_out_write),
    .dx0_rows_V_out_din(Edge_Block_crit_ed_U0_dx0_rows_V_out_din),
    .dx0_rows_V_out_full_n(dx0_rows_V_c_i_full_n),
    .dx0_rows_V_out_write(Edge_Block_crit_ed_U0_dx0_rows_V_out_write),
    .dx0_cols_V_out_din(Edge_Block_crit_ed_U0_dx0_cols_V_out_din),
    .dx0_cols_V_out_full_n(dx0_cols_V_c_i_full_n),
    .dx0_cols_V_out_write(Edge_Block_crit_ed_U0_dx0_cols_V_out_write),
    .dx1_rows_V_out_din(Edge_Block_crit_ed_U0_dx1_rows_V_out_din),
    .dx1_rows_V_out_full_n(dx1_rows_V_c_i_full_n),
    .dx1_rows_V_out_write(Edge_Block_crit_ed_U0_dx1_rows_V_out_write),
    .dx1_cols_V_out_din(Edge_Block_crit_ed_U0_dx1_cols_V_out_din),
    .dx1_cols_V_out_full_n(dx1_cols_V_c_i_full_n),
    .dx1_cols_V_out_write(Edge_Block_crit_ed_U0_dx1_cols_V_out_write),
    .dy0_rows_V_out_din(Edge_Block_crit_ed_U0_dy0_rows_V_out_din),
    .dy0_rows_V_out_full_n(dy0_rows_V_c_i_full_n),
    .dy0_rows_V_out_write(Edge_Block_crit_ed_U0_dy0_rows_V_out_write),
    .dy0_cols_V_out_din(Edge_Block_crit_ed_U0_dy0_cols_V_out_din),
    .dy0_cols_V_out_full_n(dy0_cols_V_c_i_full_n),
    .dy0_cols_V_out_write(Edge_Block_crit_ed_U0_dy0_cols_V_out_write),
    .dxy_rows_V_out_din(Edge_Block_crit_ed_U0_dxy_rows_V_out_din),
    .dxy_rows_V_out_full_n(dxy_rows_V_c_i_full_n),
    .dxy_rows_V_out_write(Edge_Block_crit_ed_U0_dxy_rows_V_out_write),
    .dxy_cols_V_out_din(Edge_Block_crit_ed_U0_dxy_cols_V_out_din),
    .dxy_cols_V_out_full_n(dxy_cols_V_c_i_full_n),
    .dxy_cols_V_out_write(Edge_Block_crit_ed_U0_dxy_cols_V_out_write),
    .threshold_out_din(Edge_Block_crit_ed_U0_threshold_out_din),
    .threshold_out_full_n(threshold_c_i_full_n),
    .threshold_out_write(Edge_Block_crit_ed_U0_threshold_out_write),
    .ap_return_0(Edge_Block_crit_ed_U0_ap_return_0),
    .ap_return_1(Edge_Block_crit_ed_U0_ap_return_1)
);

Duplicate_1 Duplicate_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Duplicate_1_U0_ap_start),
    .ap_done(Duplicate_1_U0_ap_done),
    .ap_continue(Duplicate_1_U0_ap_continue),
    .ap_idle(Duplicate_1_U0_ap_idle),
    .ap_ready(Duplicate_1_U0_ap_ready),
    .src_rows_V_read(src_rows_V_loc_i_cha_dout),
    .src_cols_V_read(src_cols_V_loc_i_cha_dout),
    .src_data_stream_V_dout(src_data_stream_V_dout),
    .src_data_stream_V_empty_n(src_data_stream_V_empty_n),
    .src_data_stream_V_read(Duplicate_1_U0_src_data_stream_V_read),
    .dst1_data_stream_V_din(Duplicate_1_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(src_x_data_stream_0_full_n),
    .dst1_data_stream_V_write(Duplicate_1_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(Duplicate_1_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(src_y_data_stream_0_full_n),
    .dst2_data_stream_V_write(Duplicate_1_U0_dst2_data_stream_V_write)
);

Sobel Sobel_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Sobel_U0_ap_start),
    .ap_done(Sobel_U0_ap_done),
    .ap_continue(Sobel_U0_ap_continue),
    .ap_idle(Sobel_U0_ap_idle),
    .ap_ready(Sobel_U0_ap_ready),
    .p_src_rows_V_dout(src_x_rows_V_c_i_dout),
    .p_src_rows_V_empty_n(src_x_rows_V_c_i_empty_n),
    .p_src_rows_V_read(Sobel_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(src_x_cols_V_c_i_dout),
    .p_src_cols_V_empty_n(src_x_cols_V_c_i_empty_n),
    .p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(src_x_data_stream_0_dout),
    .p_src_data_stream_V_empty_n(src_x_data_stream_0_empty_n),
    .p_src_data_stream_V_read(Sobel_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_din(Sobel_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(dx0_data_stream_0_V_full_n),
    .p_dst_data_stream_V_write(Sobel_U0_p_dst_data_stream_V_write)
);

Sobel_1 Sobel_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Sobel_1_U0_ap_start),
    .ap_done(Sobel_1_U0_ap_done),
    .ap_continue(Sobel_1_U0_ap_continue),
    .ap_idle(Sobel_1_U0_ap_idle),
    .ap_ready(Sobel_1_U0_ap_ready),
    .p_src_rows_V_dout(src_y_rows_V_c_i_dout),
    .p_src_rows_V_empty_n(src_y_rows_V_c_i_empty_n),
    .p_src_rows_V_read(Sobel_1_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(src_y_cols_V_c_i_dout),
    .p_src_cols_V_empty_n(src_y_cols_V_c_i_empty_n),
    .p_src_cols_V_read(Sobel_1_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(src_y_data_stream_0_dout),
    .p_src_data_stream_V_empty_n(src_y_data_stream_0_empty_n),
    .p_src_data_stream_V_read(Sobel_1_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_din(Sobel_1_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(dy0_data_stream_0_V_full_n),
    .p_dst_data_stream_V_write(Sobel_1_U0_p_dst_data_stream_V_write)
);

Duplicate165 Duplicate165_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Duplicate165_U0_ap_start),
    .ap_done(Duplicate165_U0_ap_done),
    .ap_continue(Duplicate165_U0_ap_continue),
    .ap_idle(Duplicate165_U0_ap_idle),
    .ap_ready(Duplicate165_U0_ap_ready),
    .src_rows_V_dout(dx0_rows_V_c_i_dout),
    .src_rows_V_empty_n(dx0_rows_V_c_i_empty_n),
    .src_rows_V_read(Duplicate165_U0_src_rows_V_read),
    .src_cols_V_dout(dx0_cols_V_c_i_dout),
    .src_cols_V_empty_n(dx0_cols_V_c_i_empty_n),
    .src_cols_V_read(Duplicate165_U0_src_cols_V_read),
    .src_data_stream_V_dout(dx0_data_stream_0_V_dout),
    .src_data_stream_V_empty_n(dx0_data_stream_0_V_empty_n),
    .src_data_stream_V_read(Duplicate165_U0_src_data_stream_V_read),
    .dst1_data_stream_V_din(Duplicate165_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(dx_data_stream_V_full_n),
    .dst1_data_stream_V_write(Duplicate165_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(Duplicate165_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(dx1_data_stream_0_V_full_n),
    .dst2_data_stream_V_write(Duplicate165_U0_dst2_data_stream_V_write)
);

Duplicate Duplicate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Duplicate_U0_ap_start),
    .ap_done(Duplicate_U0_ap_done),
    .ap_continue(Duplicate_U0_ap_continue),
    .ap_idle(Duplicate_U0_ap_idle),
    .ap_ready(Duplicate_U0_ap_ready),
    .src_rows_V_dout(dy0_rows_V_c_i_dout),
    .src_rows_V_empty_n(dy0_rows_V_c_i_empty_n),
    .src_rows_V_read(Duplicate_U0_src_rows_V_read),
    .src_cols_V_dout(dy0_cols_V_c_i_dout),
    .src_cols_V_empty_n(dy0_cols_V_c_i_empty_n),
    .src_cols_V_read(Duplicate_U0_src_cols_V_read),
    .src_data_stream_V_dout(dy0_data_stream_0_V_dout),
    .src_data_stream_V_empty_n(dy0_data_stream_0_V_empty_n),
    .src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
    .dst1_data_stream_V_din(Duplicate_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(dy_data_stream_V_full_n),
    .dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(Duplicate_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(dy1_data_stream_0_V_full_n),
    .dst2_data_stream_V_write(Duplicate_U0_dst2_data_stream_V_write)
);

Gradient_Add Gradient_Add_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Gradient_Add_U0_ap_start),
    .ap_done(Gradient_Add_U0_ap_done),
    .ap_continue(Gradient_Add_U0_ap_continue),
    .ap_idle(Gradient_Add_U0_ap_idle),
    .ap_ready(Gradient_Add_U0_ap_ready),
    .dx_rows_V_dout(dx1_rows_V_c_i_dout),
    .dx_rows_V_empty_n(dx1_rows_V_c_i_empty_n),
    .dx_rows_V_read(Gradient_Add_U0_dx_rows_V_read),
    .dx_cols_V_dout(dx1_cols_V_c_i_dout),
    .dx_cols_V_empty_n(dx1_cols_V_c_i_empty_n),
    .dx_cols_V_read(Gradient_Add_U0_dx_cols_V_read),
    .dx_data_stream_V_dout(dx1_data_stream_0_V_dout),
    .dx_data_stream_V_empty_n(dx1_data_stream_0_V_empty_n),
    .dx_data_stream_V_read(Gradient_Add_U0_dx_data_stream_V_read),
    .dy_data_stream_V_dout(dy1_data_stream_0_V_dout),
    .dy_data_stream_V_empty_n(dy1_data_stream_0_V_empty_n),
    .dy_data_stream_V_read(Gradient_Add_U0_dy_data_stream_V_read),
    .dst_data_stream_V_din(Gradient_Add_U0_dst_data_stream_V_din),
    .dst_data_stream_V_full_n(dxy_data_stream_0_V_full_n),
    .dst_data_stream_V_write(Gradient_Add_U0_dst_data_stream_V_write)
);

Threshold Threshold_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Threshold_U0_ap_start),
    .ap_done(Threshold_U0_ap_done),
    .ap_continue(Threshold_U0_ap_continue),
    .ap_idle(Threshold_U0_ap_idle),
    .ap_ready(Threshold_U0_ap_ready),
    .src_rows_V_dout(dxy_rows_V_c_i_dout),
    .src_rows_V_empty_n(dxy_rows_V_c_i_empty_n),
    .src_rows_V_read(Threshold_U0_src_rows_V_read),
    .src_cols_V_dout(dxy_cols_V_c_i_dout),
    .src_cols_V_empty_n(dxy_cols_V_c_i_empty_n),
    .src_cols_V_read(Threshold_U0_src_cols_V_read),
    .src_data_stream_V_dout(dxy_data_stream_0_V_dout),
    .src_data_stream_V_empty_n(dxy_data_stream_0_V_empty_n),
    .src_data_stream_V_read(Threshold_U0_src_data_stream_V_read),
    .dst_data_stream_V_din(Threshold_U0_dst_data_stream_V_din),
    .dst_data_stream_V_full_n(dst_data_stream_V_full_n),
    .dst_data_stream_V_write(Threshold_U0_dst_data_stream_V_write),
    .thresh_dout(threshold_c_i_dout),
    .thresh_empty_n(threshold_c_i_empty_n),
    .thresh_read(Threshold_U0_thresh_read)
);

fifo_w32_d3_A src_x_rows_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_src_x_rows_V_out_din),
    .if_full_n(src_x_rows_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_src_x_rows_V_out_write),
    .if_dout(src_x_rows_V_c_i_dout),
    .if_empty_n(src_x_rows_V_c_i_empty_n),
    .if_read(Sobel_U0_p_src_rows_V_read)
);

fifo_w32_d3_A src_x_cols_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_src_x_cols_V_out_din),
    .if_full_n(src_x_cols_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_src_x_cols_V_out_write),
    .if_dout(src_x_cols_V_c_i_dout),
    .if_empty_n(src_x_cols_V_c_i_empty_n),
    .if_read(Sobel_U0_p_src_cols_V_read)
);

fifo_w32_d3_A src_y_rows_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_src_y_rows_V_out_din),
    .if_full_n(src_y_rows_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_src_y_rows_V_out_write),
    .if_dout(src_y_rows_V_c_i_dout),
    .if_empty_n(src_y_rows_V_c_i_empty_n),
    .if_read(Sobel_1_U0_p_src_rows_V_read)
);

fifo_w32_d3_A src_y_cols_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_src_y_cols_V_out_din),
    .if_full_n(src_y_cols_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_src_y_cols_V_out_write),
    .if_dout(src_y_cols_V_c_i_dout),
    .if_empty_n(src_y_cols_V_c_i_empty_n),
    .if_read(Sobel_1_U0_p_src_cols_V_read)
);

fifo_w32_d4_A dx0_rows_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dx0_rows_V_out_din),
    .if_full_n(dx0_rows_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dx0_rows_V_out_write),
    .if_dout(dx0_rows_V_c_i_dout),
    .if_empty_n(dx0_rows_V_c_i_empty_n),
    .if_read(Duplicate165_U0_src_rows_V_read)
);

fifo_w32_d4_A dx0_cols_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dx0_cols_V_out_din),
    .if_full_n(dx0_cols_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dx0_cols_V_out_write),
    .if_dout(dx0_cols_V_c_i_dout),
    .if_empty_n(dx0_cols_V_c_i_empty_n),
    .if_read(Duplicate165_U0_src_cols_V_read)
);

fifo_w32_d5_A dx1_rows_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dx1_rows_V_out_din),
    .if_full_n(dx1_rows_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dx1_rows_V_out_write),
    .if_dout(dx1_rows_V_c_i_dout),
    .if_empty_n(dx1_rows_V_c_i_empty_n),
    .if_read(Gradient_Add_U0_dx_rows_V_read)
);

fifo_w32_d5_A dx1_cols_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dx1_cols_V_out_din),
    .if_full_n(dx1_cols_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dx1_cols_V_out_write),
    .if_dout(dx1_cols_V_c_i_dout),
    .if_empty_n(dx1_cols_V_c_i_empty_n),
    .if_read(Gradient_Add_U0_dx_cols_V_read)
);

fifo_w32_d4_A dy0_rows_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dy0_rows_V_out_din),
    .if_full_n(dy0_rows_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dy0_rows_V_out_write),
    .if_dout(dy0_rows_V_c_i_dout),
    .if_empty_n(dy0_rows_V_c_i_empty_n),
    .if_read(Duplicate_U0_src_rows_V_read)
);

fifo_w32_d4_A dy0_cols_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dy0_cols_V_out_din),
    .if_full_n(dy0_cols_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dy0_cols_V_out_write),
    .if_dout(dy0_cols_V_c_i_dout),
    .if_empty_n(dy0_cols_V_c_i_empty_n),
    .if_read(Duplicate_U0_src_cols_V_read)
);

fifo_w32_d6_A dxy_rows_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dxy_rows_V_out_din),
    .if_full_n(dxy_rows_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dxy_rows_V_out_write),
    .if_dout(dxy_rows_V_c_i_dout),
    .if_empty_n(dxy_rows_V_c_i_empty_n),
    .if_read(Threshold_U0_src_rows_V_read)
);

fifo_w32_d6_A dxy_cols_V_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_dxy_cols_V_out_din),
    .if_full_n(dxy_cols_V_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_dxy_cols_V_out_write),
    .if_dout(dxy_cols_V_c_i_dout),
    .if_empty_n(dxy_cols_V_c_i_empty_n),
    .if_read(Threshold_U0_src_cols_V_read)
);

fifo_w32_d6_A threshold_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_threshold_out_din),
    .if_full_n(threshold_c_i_full_n),
    .if_write(Edge_Block_crit_ed_U0_threshold_out_write),
    .if_dout(threshold_c_i_dout),
    .if_empty_n(threshold_c_i_empty_n),
    .if_read(Threshold_U0_thresh_read)
);

fifo_w32_d2_A src_rows_V_loc_i_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_ap_return_0),
    .if_full_n(src_rows_V_loc_i_cha_full_n),
    .if_write(ap_channel_done_src_rows_V_loc_i_cha),
    .if_dout(src_rows_V_loc_i_cha_dout),
    .if_empty_n(src_rows_V_loc_i_cha_empty_n),
    .if_read(Duplicate_1_U0_ap_ready)
);

fifo_w32_d2_A src_cols_V_loc_i_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Edge_Block_crit_ed_U0_ap_return_1),
    .if_full_n(src_cols_V_loc_i_cha_full_n),
    .if_write(ap_channel_done_src_cols_V_loc_i_cha),
    .if_dout(src_cols_V_loc_i_cha_dout),
    .if_empty_n(src_cols_V_loc_i_cha_empty_n),
    .if_read(Duplicate_1_U0_ap_ready)
);

fifo_w8_d2_A src_x_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_1_U0_dst1_data_stream_V_din),
    .if_full_n(src_x_data_stream_0_full_n),
    .if_write(Duplicate_1_U0_dst1_data_stream_V_write),
    .if_dout(src_x_data_stream_0_dout),
    .if_empty_n(src_x_data_stream_0_empty_n),
    .if_read(Sobel_U0_p_src_data_stream_V_read)
);

fifo_w8_d2_A src_y_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_1_U0_dst2_data_stream_V_din),
    .if_full_n(src_y_data_stream_0_full_n),
    .if_write(Duplicate_1_U0_dst2_data_stream_V_write),
    .if_dout(src_y_data_stream_0_dout),
    .if_empty_n(src_y_data_stream_0_empty_n),
    .if_read(Sobel_1_U0_p_src_data_stream_V_read)
);

fifo_w16_d2_A dx0_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Sobel_U0_p_dst_data_stream_V_din),
    .if_full_n(dx0_data_stream_0_V_full_n),
    .if_write(Sobel_U0_p_dst_data_stream_V_write),
    .if_dout(dx0_data_stream_0_V_dout),
    .if_empty_n(dx0_data_stream_0_V_empty_n),
    .if_read(Duplicate165_U0_src_data_stream_V_read)
);

fifo_w16_d2_A dy0_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Sobel_1_U0_p_dst_data_stream_V_din),
    .if_full_n(dy0_data_stream_0_V_full_n),
    .if_write(Sobel_1_U0_p_dst_data_stream_V_write),
    .if_dout(dy0_data_stream_0_V_dout),
    .if_empty_n(dy0_data_stream_0_V_empty_n),
    .if_read(Duplicate_U0_src_data_stream_V_read)
);

fifo_w16_d2_A dx1_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate165_U0_dst2_data_stream_V_din),
    .if_full_n(dx1_data_stream_0_V_full_n),
    .if_write(Duplicate165_U0_dst2_data_stream_V_write),
    .if_dout(dx1_data_stream_0_V_dout),
    .if_empty_n(dx1_data_stream_0_V_empty_n),
    .if_read(Gradient_Add_U0_dx_data_stream_V_read)
);

fifo_w16_d2_A dy1_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst2_data_stream_V_din),
    .if_full_n(dy1_data_stream_0_V_full_n),
    .if_write(Duplicate_U0_dst2_data_stream_V_write),
    .if_dout(dy1_data_stream_0_V_dout),
    .if_empty_n(dy1_data_stream_0_V_empty_n),
    .if_read(Gradient_Add_U0_dy_data_stream_V_read)
);

fifo_w16_d2_A dxy_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Gradient_Add_U0_dst_data_stream_V_din),
    .if_full_n(dxy_data_stream_0_V_full_n),
    .if_write(Gradient_Add_U0_dst_data_stream_V_write),
    .if_dout(dxy_data_stream_0_V_dout),
    .if_empty_n(dxy_data_stream_0_V_empty_n),
    .if_read(Threshold_U0_src_data_stream_V_read)
);

start_for_Sobel_U0 start_for_Sobel_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Sobel_U0_din),
    .if_full_n(start_for_Sobel_U0_full_n),
    .if_write(Edge_Block_crit_ed_U0_start_write),
    .if_dout(start_for_Sobel_U0_dout),
    .if_empty_n(start_for_Sobel_U0_empty_n),
    .if_read(Sobel_U0_ap_ready)
);

start_for_Sobel_1ncg start_for_Sobel_1ncg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Sobel_1_U0_din),
    .if_full_n(start_for_Sobel_1_U0_full_n),
    .if_write(Edge_Block_crit_ed_U0_start_write),
    .if_dout(start_for_Sobel_1_U0_dout),
    .if_empty_n(start_for_Sobel_1_U0_empty_n),
    .if_read(Sobel_1_U0_ap_ready)
);

start_for_Duplicaocq start_for_Duplicaocq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate165_U0_din),
    .if_full_n(start_for_Duplicate165_U0_full_n),
    .if_write(Edge_Block_crit_ed_U0_start_write),
    .if_dout(start_for_Duplicate165_U0_dout),
    .if_empty_n(start_for_Duplicate165_U0_empty_n),
    .if_read(Duplicate165_U0_ap_ready)
);

start_for_DuplicapcA start_for_DuplicapcA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate_U0_din),
    .if_full_n(start_for_Duplicate_U0_full_n),
    .if_write(Edge_Block_crit_ed_U0_start_write),
    .if_dout(start_for_Duplicate_U0_dout),
    .if_empty_n(start_for_Duplicate_U0_empty_n),
    .if_read(Duplicate_U0_ap_ready)
);

start_for_GradienqcK start_for_GradienqcK_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Gradient_Add_U0_din),
    .if_full_n(start_for_Gradient_Add_U0_full_n),
    .if_write(Edge_Block_crit_ed_U0_start_write),
    .if_dout(start_for_Gradient_Add_U0_dout),
    .if_empty_n(start_for_Gradient_Add_U0_empty_n),
    .if_read(Gradient_Add_U0_ap_ready)
);

start_for_ThreshorcU start_for_ThreshorcU_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Threshold_U0_din),
    .if_full_n(start_for_Threshold_U0_full_n),
    .if_write(Edge_Block_crit_ed_U0_start_write),
    .if_dout(start_for_Threshold_U0_dout),
    .if_empty_n(start_for_Threshold_U0_empty_n),
    .if_read(Threshold_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Duplicate_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Duplicate_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Duplicate_1_U0_ap_ready <= ap_sync_Duplicate_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready <= ap_sync_Edge_Block_crit_ed_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_src_cols_V_loc_i_cha <= 1'b0;
    end else begin
        if (((Edge_Block_crit_ed_U0_ap_done & Edge_Block_crit_ed_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_src_cols_V_loc_i_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_src_cols_V_loc_i_cha <= ap_sync_channel_write_src_cols_V_loc_i_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_src_rows_V_loc_i_cha <= 1'b0;
    end else begin
        if (((Edge_Block_crit_ed_U0_ap_done & Edge_Block_crit_ed_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_src_rows_V_loc_i_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_src_rows_V_loc_i_cha <= ap_sync_channel_write_src_rows_V_loc_i_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Duplicate_1_U0_ap_ready))) begin
        Duplicate_1_U0_ap_ready_count <= (Duplicate_1_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Duplicate_1_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Duplicate_1_U0_ap_ready_count <= (Duplicate_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Edge_Block_crit_ed_U0_ap_ready))) begin
        Edge_Block_crit_ed_U0_ap_ready_count <= (Edge_Block_crit_ed_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Edge_Block_crit_ed_U0_ap_ready))) begin
        Edge_Block_crit_ed_U0_ap_ready_count <= (Edge_Block_crit_ed_U0_ap_ready_count + 2'd1);
    end
end

assign Duplicate165_U0_ap_continue = ap_sync_continue;

assign Duplicate165_U0_ap_start = start_for_Duplicate165_U0_empty_n;

assign Duplicate165_U0_start_full_n = 1'b1;

assign Duplicate165_U0_start_write = 1'b0;

assign Duplicate_1_U0_ap_continue = 1'b1;

assign Duplicate_1_U0_ap_start = (src_rows_V_loc_i_cha_empty_n & src_cols_V_loc_i_cha_empty_n & (ap_sync_reg_Duplicate_1_U0_ap_ready ^ 1'b1) & ap_start);

assign Duplicate_1_U0_start_full_n = 1'b1;

assign Duplicate_1_U0_start_write = 1'b0;

assign Duplicate_U0_ap_continue = ap_sync_continue;

assign Duplicate_U0_ap_start = start_for_Duplicate_U0_empty_n;

assign Duplicate_U0_start_full_n = 1'b1;

assign Duplicate_U0_start_write = 1'b0;

assign Edge_Block_crit_ed_U0_ap_continue = (ap_sync_channel_write_src_rows_V_loc_i_cha & ap_sync_channel_write_src_cols_V_loc_i_cha);

assign Edge_Block_crit_ed_U0_ap_start = ((ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready ^ 1'b1) & ap_start);

assign Edge_Block_crit_ed_U0_start_full_n = (start_for_Threshold_U0_full_n & start_for_Sobel_U0_full_n & start_for_Sobel_1_U0_full_n & start_for_Gradient_Add_U0_full_n & start_for_Duplicate_U0_full_n & start_for_Duplicate165_U0_full_n);

assign Gradient_Add_U0_ap_continue = 1'b1;

assign Gradient_Add_U0_ap_start = start_for_Gradient_Add_U0_empty_n;

assign Gradient_Add_U0_start_full_n = 1'b1;

assign Gradient_Add_U0_start_write = 1'b0;

assign Sobel_1_U0_ap_continue = 1'b1;

assign Sobel_1_U0_ap_start = start_for_Sobel_1_U0_empty_n;

assign Sobel_1_U0_start_full_n = 1'b1;

assign Sobel_1_U0_start_write = 1'b0;

assign Sobel_U0_ap_continue = 1'b1;

assign Sobel_U0_ap_start = start_for_Sobel_U0_empty_n;

assign Sobel_U0_start_full_n = 1'b1;

assign Sobel_U0_start_write = 1'b0;

assign Threshold_U0_ap_continue = ap_sync_continue;

assign Threshold_U0_ap_start = start_for_Threshold_U0_empty_n;

assign Threshold_U0_start_full_n = 1'b1;

assign Threshold_U0_start_write = 1'b0;

assign ap_channel_done_src_cols_V_loc_i_cha = ((ap_sync_reg_channel_write_src_cols_V_loc_i_cha ^ 1'b1) & Edge_Block_crit_ed_U0_ap_done);

assign ap_channel_done_src_rows_V_loc_i_cha = ((ap_sync_reg_channel_write_src_rows_V_loc_i_cha ^ 1'b1) & Edge_Block_crit_ed_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = ((src_cols_V_loc_i_cha_empty_n ^ 1'b1) & (src_rows_V_loc_i_cha_empty_n ^ 1'b1) & Threshold_U0_ap_idle & Sobel_U0_ap_idle & Sobel_1_U0_ap_idle & Gradient_Add_U0_ap_idle & Edge_Block_crit_ed_U0_ap_idle & Duplicate_U0_ap_idle & Duplicate_1_U0_ap_idle & Duplicate165_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Duplicate_1_U0_ap_ready = (ap_sync_reg_Duplicate_1_U0_ap_ready | Duplicate_1_U0_ap_ready);

assign ap_sync_Edge_Block_crit_ed_U0_ap_ready = (ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready | Edge_Block_crit_ed_U0_ap_ready);

assign ap_sync_channel_write_src_cols_V_loc_i_cha = ((src_cols_V_loc_i_cha_full_n & ap_channel_done_src_cols_V_loc_i_cha) | ap_sync_reg_channel_write_src_cols_V_loc_i_cha);

assign ap_sync_channel_write_src_rows_V_loc_i_cha = ((src_rows_V_loc_i_cha_full_n & ap_channel_done_src_rows_V_loc_i_cha) | ap_sync_reg_channel_write_src_rows_V_loc_i_cha);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (Threshold_U0_ap_done & Duplicate_U0_ap_done & Duplicate165_U0_ap_done);

assign ap_sync_ready = (ap_sync_Edge_Block_crit_ed_U0_ap_ready & ap_sync_Duplicate_1_U0_ap_ready);

assign dst_data_stream_V_din = Threshold_U0_dst_data_stream_V_din;

assign dst_data_stream_V_write = Threshold_U0_dst_data_stream_V_write;

assign dx_data_stream_V_din = Duplicate165_U0_dst1_data_stream_V_din;

assign dx_data_stream_V_write = Duplicate165_U0_dst1_data_stream_V_write;

assign dy_data_stream_V_din = Duplicate_U0_dst1_data_stream_V_din;

assign dy_data_stream_V_write = Duplicate_U0_dst1_data_stream_V_write;

assign src_cols_V_read = Edge_Block_crit_ed_U0_src_cols_V_read;

assign src_data_stream_V_read = Duplicate_1_U0_src_data_stream_V_read;

assign src_rows_V_read = Edge_Block_crit_ed_U0_src_rows_V_read;

assign start_for_Duplicate165_U0_din = 1'b1;

assign start_for_Duplicate_U0_din = 1'b1;

assign start_for_Gradient_Add_U0_din = 1'b1;

assign start_for_Sobel_1_U0_din = 1'b1;

assign start_for_Sobel_U0_din = 1'b1;

assign start_for_Threshold_U0_din = 1'b1;

assign threshold_read = Edge_Block_crit_ed_U0_threshold_read;

endmodule //Edge_r
