--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC.twx CNC2_FC.ncd -o CNC2_FC.twr CNC2_FC.pcf -ucf CNC2_FC.ucf

Design file:              CNC2_FC.ncd
Physical constraint file: CNC2_FC.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133296 paths analyzed, 23718 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.898ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (SLICE_X30Y58.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.242ns (Levels of Logic = 5)
  Clock Path Skew:      1.703ns (1.215 - -0.488)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y33.A4      net (fanout=19)       2.119   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y33.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y38.A6      net (fanout=10)       0.584   AddressDecoderCS0n
    SLICE_X43Y38.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT143
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X35Y50.A6      net (fanout=25)       1.253   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X35Y50.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y59.B6      net (fanout=5)        1.117   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (1.990ns logic, 11.252ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.411 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X45Y34.A2      net (fanout=4)        1.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X45Y34.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y34.B2      net (fanout=21)       1.179   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y34.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y59.B4      net (fanout=86)       4.672   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.983ns (1.748ns logic, 13.235ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.236ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.411 - 0.510)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y35.BQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X45Y34.A3      net (fanout=2)        0.458   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X45Y34.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y34.B2      net (fanout=21)       1.179   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y34.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y59.B4      net (fanout=86)       4.672   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.236ns (1.748ns logic, 12.488ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (SLICE_X30Y58.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.242ns (Levels of Logic = 5)
  Clock Path Skew:      1.703ns (1.215 - -0.488)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y33.A4      net (fanout=19)       2.119   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y33.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y38.A6      net (fanout=10)       0.584   AddressDecoderCS0n
    SLICE_X43Y38.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT143
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X35Y50.A6      net (fanout=25)       1.253   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X35Y50.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y59.B6      net (fanout=5)        1.117   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (1.990ns logic, 11.252ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.411 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X45Y34.A2      net (fanout=4)        1.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X45Y34.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y34.B2      net (fanout=21)       1.179   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y34.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y59.B4      net (fanout=86)       4.672   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.983ns (1.748ns logic, 13.235ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.236ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.411 - 0.510)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y35.BQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X45Y34.A3      net (fanout=2)        0.458   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X45Y34.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y34.B2      net (fanout=21)       1.179   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y34.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y59.B4      net (fanout=86)       4.672   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.236ns (1.748ns logic, 12.488ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (SLICE_X30Y58.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.242ns (Levels of Logic = 5)
  Clock Path Skew:      1.703ns (1.215 - -0.488)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y33.A4      net (fanout=19)       2.119   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y33.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y38.A6      net (fanout=10)       0.584   AddressDecoderCS0n
    SLICE_X43Y38.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT143
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X35Y50.A6      net (fanout=25)       1.253   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X35Y50.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y59.B6      net (fanout=5)        1.117   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (1.990ns logic, 11.252ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.411 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X45Y34.A2      net (fanout=4)        1.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X45Y34.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y34.B2      net (fanout=21)       1.179   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y34.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y59.B4      net (fanout=86)       4.672   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.983ns (1.748ns logic, 13.235ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.236ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.411 - 0.510)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y35.BQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X45Y34.A3      net (fanout=2)        0.458   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X45Y34.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y34.B2      net (fanout=21)       1.179   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y34.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y59.B4      net (fanout=86)       4.672   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DataInRamBase
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X11Y56.A5      net (fanout=7)        3.740   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X11Y56.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CE      net (fanout=6)        2.439   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X30Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.236ns (1.748ns logic, 12.488ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13 (SLICE_X37Y34.B6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Clock Path Skew:      1.357ns (1.094 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y35.D5      net (fanout=3)        0.967   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y35.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X37Y34.B6      net (fanout=16)       0.263   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.215   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC/ibus_DataIn<13>LogicTrst1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.571ns logic, 1.230ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 3)
  Clock Path Skew:      1.373ns (1.094 - -0.279)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y33.B5      net (fanout=19)       1.353   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y33.B       Tilo                  0.156   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X33Y35.D4      net (fanout=22)       0.246   AddressDecoderCS2n
    SLICE_X33Y35.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X37Y34.B6      net (fanout=16)       0.263   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.215   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC/ibus_DataIn<13>LogicTrst1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.725ns logic, 1.862ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5 (SLICE_X39Y37.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 2)
  Clock Path Skew:      1.360ns (1.097 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y35.D5      net (fanout=3)        0.967   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y35.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X39Y37.C5      net (fanout=16)       0.340   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X39Y37.CLK     Tah         (-Th)    -0.215   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC/ibus_DataIn<5>LogicTrst1
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.571ns logic, 1.307ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 3)
  Clock Path Skew:      1.376ns (1.097 - -0.279)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y33.B5      net (fanout=19)       1.353   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y33.B       Tilo                  0.156   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X33Y35.D4      net (fanout=22)       0.246   AddressDecoderCS2n
    SLICE_X33Y35.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X39Y37.C5      net (fanout=16)       0.340   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X39Y37.CLK     Tah         (-Th)    -0.215   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC/ibus_DataIn<5>LogicTrst1
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.725ns logic, 1.939ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12 (SLICE_X43Y44.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.983ns (Levels of Logic = 1)
  Clock Path Skew:      1.432ns (1.130 - -0.302)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X43Y44.A1      net (fanout=1)        1.568   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X43Y44.CLK     Tah         (-Th)    -0.215   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<15>
                                                       CNC2_FC/ibus_DataIn<12>LogicTrst1
                                                       CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.415ns logic, 1.568ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871568 paths analyzed, 19683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.193ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (SLICE_X33Y63.B6), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.217ns (0.430 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB21   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X7Y57.C1       net (fanout=11)       2.798   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<21>
    SLICE_X7Y57.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>51
    SLICE_X4Y55.B1       net (fanout=2)        1.116   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out5
    SLICE_X4Y55.COUT     Topcyb                0.375   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.CIN      net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y53.A2       net (fanout=3)        0.841   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y53.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X8Y47.B1       net (fanout=1)        1.330   N1715
    SLICE_X8Y47.B        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X33Y63.B6      net (fanout=14)       2.352   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X33Y63.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.716ns (3.197ns logic, 8.519ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.650ns (Levels of Logic = 6)
  Clock Path Skew:      -0.217ns (0.430 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB5    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X7Y57.C4       net (fanout=10)       2.732   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<5>
    SLICE_X7Y57.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>51
    SLICE_X4Y55.B1       net (fanout=2)        1.116   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out5
    SLICE_X4Y55.COUT     Topcyb                0.375   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.CIN      net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y53.A2       net (fanout=3)        0.841   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y53.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X8Y47.B1       net (fanout=1)        1.330   N1715
    SLICE_X8Y47.B        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X33Y63.B6      net (fanout=14)       2.352   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X33Y63.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.650ns (3.197ns logic, 8.453ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.217ns (0.430 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X3Y45.A4       net (fanout=10)       1.361   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<2>
    SLICE_X3Y45.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_Transmit_ByteData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X3Y50.A6       net (fanout=1)        0.657   N804
    SLICE_X3Y50.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X4Y54.A6       net (fanout=6)        1.067   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X4Y54.CMUX     Topac                 0.533   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X5Y58.D6       net (fanout=2)        0.686   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<2>
    SLICE_X5Y58.D        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextRegionTotalSize31
    SLICE_X5Y58.B2       net (fanout=1)        0.438   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_NextRegionTotalSize<2>
    SLICE_X5Y58.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X8Y47.B6       net (fanout=1)        1.389   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X8Y47.B        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X33Y63.B6      net (fanout=14)       2.352   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X33Y63.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (3.696ns logic, 7.950ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2 (SLICE_X31Y64.C6), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.226ns (0.421 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB21   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X7Y57.C1       net (fanout=11)       2.798   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<21>
    SLICE_X7Y57.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>51
    SLICE_X4Y55.B1       net (fanout=2)        1.116   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out5
    SLICE_X4Y55.COUT     Topcyb                0.375   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.CIN      net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y53.A2       net (fanout=3)        0.841   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y53.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X8Y47.B1       net (fanout=1)        1.330   N1715
    SLICE_X8Y47.B        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X31Y64.C6      net (fanout=14)       2.332   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X31Y64.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.696ns (3.197ns logic, 8.499ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.226ns (0.421 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB5    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X7Y57.C4       net (fanout=10)       2.732   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<5>
    SLICE_X7Y57.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>51
    SLICE_X4Y55.B1       net (fanout=2)        1.116   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out5
    SLICE_X4Y55.COUT     Topcyb                0.375   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.CIN      net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y56.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y53.A2       net (fanout=3)        0.841   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y53.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X8Y47.B1       net (fanout=1)        1.330   N1715
    SLICE_X8Y47.B        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X31Y64.C6      net (fanout=14)       2.332   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X31Y64.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.630ns (3.197ns logic, 8.433ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.626ns (Levels of Logic = 7)
  Clock Path Skew:      -0.226ns (0.421 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X3Y45.A4       net (fanout=10)       1.361   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<2>
    SLICE_X3Y45.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_Transmit_ByteData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X3Y50.A6       net (fanout=1)        0.657   N804
    SLICE_X3Y50.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X4Y54.A6       net (fanout=6)        1.067   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X4Y54.CMUX     Topac                 0.533   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X5Y58.D6       net (fanout=2)        0.686   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<2>
    SLICE_X5Y58.D        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextRegionTotalSize31
    SLICE_X5Y58.B2       net (fanout=1)        0.438   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_NextRegionTotalSize<2>
    SLICE_X5Y58.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X8Y47.B6       net (fanout=1)        1.389   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X8Y47.B        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X31Y64.C6      net (fanout=14)       2.332   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X31Y64.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.626ns (3.696ns logic, 7.930ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3 (SLICE_X23Y59.C2), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.889ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.377 - 0.393)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y64.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X7Y69.A2       net (fanout=74)       6.336   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X7Y69.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In3
    SLICE_X23Y59.C2      net (fanout=1)        4.564   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In3
    SLICE_X23Y59.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In5
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.889ns (0.989ns logic, 10.900ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X7Y69.A3       net (fanout=131)      4.174   SRIPartition_1/G1.Channel[2].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X7Y69.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In3
    SLICE_X23Y59.C2      net (fanout=1)        4.564   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In3
    SLICE_X23Y59.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In5
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.766ns (1.028ns logic, 8.738ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.400ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd1
    SLICE_X7Y69.A4       net (fanout=11)       3.864   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd1
    SLICE_X7Y69.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In3
    SLICE_X23Y59.C2      net (fanout=1)        4.564   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In3
    SLICE_X23Y59.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3-In5
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RDState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.400ns (0.972ns logic, 8.428ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X0Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y56.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X0Y56.DX       net (fanout=3)        0.131   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X0Y56.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_16 (SLICE_X28Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_48 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_48 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<49>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_48
    SLICE_X28Y32.B5      net (fanout=2)        0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<48>
    SLICE_X28Y32.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<49>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n125082
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_16
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN (SLICE_X2Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
    SLICE_X2Y39.AX       net (fanout=1)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
    SLICE_X2Y39.CLK      Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.595ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.905ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.595ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X25Y49.B3      net (fanout=1194)     2.436   startup_reset
    SLICE_X25Y49.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y56.CLK     net (fanout=2)        1.438   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (0.721ns logic, 3.874ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.365ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.135ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y49.B5      net (fanout=2)        0.993   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y49.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y56.CLK     net (fanout=2)        1.438   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.704ns logic, 2.431ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X25Y49.B3      net (fanout=1194)     2.436   startup_reset
    SLICE_X25Y49.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X26Y56.SR      net (fanout=2)        1.246   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X26Y56.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.896ns logic, 3.682ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y49.B5      net (fanout=2)        0.993   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y49.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X26Y56.SR      net (fanout=2)        1.246   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X26Y56.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.879ns logic, 2.239ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y49.B5      net (fanout=2)        0.550   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y49.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X26Y56.SR      net (fanout=2)        0.745   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X26Y56.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.448ns logic, 1.295ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X25Y49.B3      net (fanout=1194)     1.512   startup_reset
    SLICE_X25Y49.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X26Y56.SR      net (fanout=2)        0.745   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X26Y56.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.450ns logic, 2.257ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.765ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.765ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y49.B5      net (fanout=2)        0.550   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y49.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y56.CLK     net (fanout=2)        0.814   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.401ns logic, 1.364ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.729ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.729ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X25Y49.B3      net (fanout=1194)     1.512   startup_reset
    SLICE_X25Y49.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y56.CLK     net (fanout=2)        0.814   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.403ns logic, 2.326ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.808ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X29Y61.A3      net (fanout=1194)     1.374   startup_reset
    SLICE_X29Y61.A       Tilo                  0.259   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.487   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X27Y61.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (0.947ns logic, 1.861ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X29Y61.A5      net (fanout=2)        0.354   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X29Y61.A       Tilo                  0.259   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.487   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X27Y61.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.930ns logic, 0.841ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.911ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.589ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X29Y61.A3      net (fanout=1194)     1.374   startup_reset
    SLICE_X29Y61.AMUX    Tilo                  0.313   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.494   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (0.721ns logic, 1.868ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.948ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X29Y61.A5      net (fanout=2)        0.354   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X29Y61.AMUX    Tilo                  0.313   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.494   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.704ns logic, 0.848ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X29Y61.A5      net (fanout=2)        0.174   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X29Y61.A       Tilo                  0.156   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X27Y61.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.509ns logic, 0.437ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X29Y61.A3      net (fanout=1194)     0.857   startup_reset
    SLICE_X29Y61.A       Tilo                  0.156   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X27Y61.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.511ns logic, 1.120ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.847ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X29Y61.A5      net (fanout=2)        0.174   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X29Y61.AMUX    Tilo                  0.203   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.272   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.401ns logic, 0.446ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.532ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.532ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X29Y61.A3      net (fanout=1194)     0.857   startup_reset
    SLICE_X29Y61.AMUX    Tilo                  0.203   N908
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.272   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.403ns logic, 1.129ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.527ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X14Y33.A3      net (fanout=1194)     4.819   startup_reset
    SLICE_X14Y33.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y33.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y33.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (0.891ns logic, 5.636ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y33.A1      net (fanout=2)        1.381   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y33.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y33.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y33.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.874ns logic, 2.198ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.294ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.206ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X14Y33.A3      net (fanout=1194)     4.819   startup_reset
    SLICE_X14Y33.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y33.CLK     net (fanout=2)        0.718   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (0.669ns logic, 5.537ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.749ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y33.A1      net (fanout=2)        1.381   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y33.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y33.CLK     net (fanout=2)        0.718   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.652ns logic, 2.099ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y33.A1      net (fanout=2)        0.822   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y33.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y33.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y33.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.509ns logic, 1.245ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X14Y33.A3      net (fanout=1194)     3.041   startup_reset
    SLICE_X14Y33.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y33.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y33.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.511ns logic, 3.464ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.573ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.573ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y33.A1      net (fanout=2)        0.822   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y33.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y33.CLK     net (fanout=2)        0.362   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.389ns logic, 1.184ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.794ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.794ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X14Y33.A3      net (fanout=1194)     3.041   startup_reset
    SLICE_X14Y33.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y33.CLK     net (fanout=2)        0.362   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.391ns logic, 3.403ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.915ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y34.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X16Y35.A3      net (fanout=1194)     4.639   startup_reset
    SLICE_X16Y35.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X16Y34.SR      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X16Y34.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (0.806ns logic, 5.109ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y35.A2      net (fanout=2)        1.243   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y35.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X16Y34.SR      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X16Y34.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.789ns logic, 1.713ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.707ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.793ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X16Y35.A3      net (fanout=1194)     4.639   startup_reset
    SLICE_X16Y35.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y34.CLK     net (fanout=2)        0.495   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (0.659ns logic, 5.134ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.120ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y35.A2      net (fanout=2)        1.243   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y35.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y34.CLK     net (fanout=2)        0.495   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.642ns logic, 1.738ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y34.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y35.A2      net (fanout=2)        0.750   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y35.A       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X16Y34.SR      net (fanout=2)        0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X16Y34.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.423ns logic, 1.011ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X16Y35.A3      net (fanout=1194)     2.929   startup_reset
    SLICE_X16Y35.A       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X16Y34.SR      net (fanout=2)        0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X16Y34.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.425ns logic, 3.190ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.399ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y35.A2      net (fanout=2)        0.750   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y35.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y34.CLK     net (fanout=2)        0.268   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.381ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.580ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X16Y35.A3      net (fanout=1194)     2.929   startup_reset
    SLICE_X16Y35.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y34.CLK     net (fanout=2)        0.268   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.383ns logic, 3.197ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.971ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.971ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X17Y17.A2      net (fanout=1194)     6.489   startup_reset
    SLICE_X17Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y19.SR      net (fanout=2)        0.622   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y19.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (0.860ns logic, 7.111ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y17.A5      net (fanout=2)        0.606   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y19.SR      net (fanout=2)        0.622   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y19.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (0.860ns logic, 1.228ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.845ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.655ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X17Y17.A2      net (fanout=1194)     6.489   startup_reset
    SLICE_X17Y17.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y19.CLK     net (fanout=2)        0.445   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (0.721ns logic, 6.934ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.728ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y17.A5      net (fanout=2)        0.606   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y17.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y19.CLK     net (fanout=2)        0.445   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.721ns logic, 1.051ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.107ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y17.A5      net (fanout=2)        0.319   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y17.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y19.SR      net (fanout=2)        0.349   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y19.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.439ns logic, 0.668ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X17Y17.A2      net (fanout=1194)     4.135   startup_reset
    SLICE_X17Y17.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y19.SR      net (fanout=2)        0.349   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y19.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (0.439ns logic, 4.484ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.933ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.933ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y17.A5      net (fanout=2)        0.319   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y17.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y19.CLK     net (fanout=2)        0.211   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.403ns logic, 0.530ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.749ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.749ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X17Y17.A2      net (fanout=1194)     4.135   startup_reset
    SLICE_X17Y17.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y19.CLK     net (fanout=2)        0.211   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (0.403ns logic, 4.346ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.482ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1194)     6.064   startup_reset
    SLICE_X15Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y20.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y20.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (0.947ns logic, 6.535ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X15Y19.B1      net (fanout=2)        1.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X15Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y20.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y20.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.947ns logic, 1.775ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.194ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.306ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1194)     6.064   startup_reset
    SLICE_X15Y19.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y20.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (0.721ns logic, 6.585ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.954ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X15Y19.B1      net (fanout=2)        1.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X15Y19.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y20.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.721ns logic, 1.825ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X15Y19.B1      net (fanout=2)        0.799   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X15Y19.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y20.SR      net (fanout=2)        0.220   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y20.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.511ns logic, 1.019ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1194)     3.765   startup_reset
    SLICE_X15Y19.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y20.SR      net (fanout=2)        0.220   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y20.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.511ns logic, 3.985ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.504ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X15Y19.B1      net (fanout=2)        0.799   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X15Y19.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y20.CLK     net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.403ns logic, 1.101ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.470ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.470ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1194)     3.765   startup_reset
    SLICE_X15Y19.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y20.CLK     net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.403ns logic, 4.067ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.389ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X40Y36.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.611ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.755ns (Levels of Logic = 4)
  Clock Path Delay:     2.391ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp356.IMUX.7
    SLICE_X41Y40.A6      net (fanout=1)        5.926   iE_stop_IBUF
    SLICE_X41Y40.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT715
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X41Y40.C2      net (fanout=1)        0.427   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT716
    SLICE_X41Y40.C       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT715
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X40Y36.B2      net (fanout=1)        1.233   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X40Y36.CLK     Tas                   0.341   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      9.755ns (2.169ns logic, 7.586ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y36.CLK     net (fanout=1007)     0.812   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (1.323ns logic, 1.068ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0 (SLICE_X28Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHHB_MPG_A (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 1)
  Clock Path Delay:     2.364ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHHB_MPG_A to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp356.IMUX
    SLICE_X28Y65.AX      net (fanout=1)        6.314   iHHB_MPG_A_IBUF
    SLICE_X28Y65.CLK     Tdick                 0.136   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (1.446ns logic, 6.314ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y65.CLK     net (fanout=1007)     0.785   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (1.323ns logic, 1.041ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0 (SLICE_X23Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.002ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHHB_MPG_B (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 1)
  Clock Path Delay:     2.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHHB_MPG_B to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iHHB_MPG_B
                                                       iHHB_MPG_B
                                                       iHHB_MPG_B_IBUF
                                                       ProtoComp356.IMUX.1
    SLICE_X23Y63.AX      net (fanout=1)        5.999   iHHB_MPG_B_IBUF
    SLICE_X23Y63.CLK     Tdick                 0.063   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (1.373ns logic, 5.999ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y63.CLK     net (fanout=1007)     0.820   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.323ns logic, 1.076ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_0 (SLICE_X43Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<2> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 1)
  Clock Path Delay:     3.268ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<2> to CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 1.126   svo_enc_b<2>
                                                       svo_enc_b<2>
                                                       svo_enc_b_2_IBUF
                                                       ProtoComp356.IMUX.21
    SLICE_X43Y7.AX       net (fanout=1)        2.134   svo_enc_b_2_IBUF
    SLICE_X43Y7.CLK      Tckdi       (-Th)    -0.048   CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.174ns logic, 2.134ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y7.CLK      net (fanout=1007)     1.100   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.519ns logic, 1.749ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0 (SLICE_X48Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<2> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Delay:     3.308ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<2> to CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   svo_enc_index<2>
                                                       svo_enc_index<2>
                                                       svo_enc_index_2_IBUF
                                                       ProtoComp356.IMUX.41
    SLICE_X48Y6.A3       net (fanout=1)        1.992   svo_enc_index_2_IBUF
    SLICE_X48Y6.CLK      Tah         (-Th)    -0.280   CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack<3>
                                                       svo_enc_index_2_IBUF_rt
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.406ns logic, 1.992ns route)
                                                       (41.4% logic, 58.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y6.CLK      net (fanout=1007)     1.140   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.519ns logic, 1.789ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0 (SLICE_X41Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<2> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 1)
  Clock Path Delay:     3.256ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<2> to CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   svo_enc_a<2>
                                                       svo_enc_a<2>
                                                       svo_enc_a_2_IBUF
                                                       ProtoComp356.IMUX.17
    SLICE_X41Y8.AX       net (fanout=1)        2.253   svo_enc_a_2_IBUF
    SLICE_X41Y8.CLK      Tckdi       (-Th)    -0.048   CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.174ns logic, 2.253ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y8.CLK      net (fanout=1007)     1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.519ns logic, 1.737ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.083ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.917ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.779ns (Levels of Logic = 7)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y34.CLK     net (fanout=1007)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y35.C3      net (fanout=2)        0.828   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y35.B2      net (fanout=43)       0.764   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y40.A3      net (fanout=32)       1.418   CNC2_FC/WD_TimeOut
    SLICE_X49Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y40.D3      net (fanout=39)       0.368   oLaserOn_OBUF
    SLICE_X49Y40.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y40.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y40.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.464   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.779ns (4.382ns logic, 7.397ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.160ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.537ns (Levels of Logic = 7)
  Clock Path Delay:     3.278ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y35.CLK     net (fanout=1007)     1.110   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.519ns logic, 1.759ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y35.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X43Y35.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y35.B2      net (fanout=43)       0.764   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y40.A3      net (fanout=32)       1.418   CNC2_FC/WD_TimeOut
    SLICE_X49Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y40.D3      net (fanout=39)       0.368   oLaserOn_OBUF
    SLICE_X49Y40.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y40.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y40.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.464   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.537ns (4.382ns logic, 7.155ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.183ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.513ns (Levels of Logic = 6)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y34.CLK     net (fanout=1007)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y35.C3      net (fanout=2)        0.828   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y35.B2      net (fanout=43)       0.764   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y40.A3      net (fanout=32)       1.418   CNC2_FC/WD_TimeOut
    SLICE_X49Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y40.C2      net (fanout=39)       0.479   oLaserOn_OBUF
    SLICE_X49Y40.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.464   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.513ns (4.123ns logic, 7.390ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.501ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.195ns (Levels of Logic = 6)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y34.CLK     net (fanout=1007)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y35.C3      net (fanout=2)        0.828   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y35.B2      net (fanout=43)       0.764   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y40.A3      net (fanout=32)       1.418   CNC2_FC/WD_TimeOut
    SLICE_X49Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y42.CX      net (fanout=39)       1.236   oLaserOn_OBUF
    SLICE_X36Y42.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.485   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.195ns (4.027ns logic, 7.168ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.953ns (Levels of Logic = 6)
  Clock Path Delay:     3.278ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y35.CLK     net (fanout=1007)     1.110   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.519ns logic, 1.759ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y35.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X43Y35.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y35.B2      net (fanout=43)       0.764   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y40.A3      net (fanout=32)       1.418   CNC2_FC/WD_TimeOut
    SLICE_X49Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y42.CX      net (fanout=39)       1.236   oLaserOn_OBUF
    SLICE_X36Y42.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.485   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (4.027ns logic, 6.926ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.850ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.850ns (Levels of Logic = 6)
  Clock Path Delay:     3.275ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y36.CLK     net (fanout=1007)     1.107   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.519ns logic, 1.756ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X43Y35.D1      net (fanout=2)        0.629   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X43Y35.D       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X43Y35.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y35.B2      net (fanout=43)       0.764   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y40.A3      net (fanout=32)       1.418   CNC2_FC/WD_TimeOut
    SLICE_X49Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y42.CX      net (fanout=39)       1.236   oLaserOn_OBUF
    SLICE_X36Y42.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.485   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.850ns (4.027ns logic, 6.823ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.255ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.441ns (Levels of Logic = 4)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y34.CLK     net (fanout=1007)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y35.C3      net (fanout=2)        0.828   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y43.D5      net (fanout=43)       1.420   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y43.D       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        4.151   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.441ns (3.605ns logic, 6.836ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.498ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.199ns (Levels of Logic = 4)
  Clock Path Delay:     3.278ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y35.CLK     net (fanout=1007)     1.110   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.519ns logic, 1.759ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y35.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X43Y35.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y43.D5      net (fanout=43)       1.420   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y43.D       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        4.151   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.199ns (3.605ns logic, 6.594ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.583ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/DDA_Partition_1/m_ServoOn (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.062ns (Levels of Logic = 2)
  Clock Path Delay:     3.330ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/DDA_Partition_1/m_ServoOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y35.CLK     net (fanout=1007)     1.162   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.519ns logic, 1.811ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/DDA_Partition_1/m_ServoOn to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y35.AQ      Tcko                  0.391   CNC2_FC/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC/DDA_Partition_1/m_ServoOn
    SLICE_X41Y43.D1      net (fanout=37)       2.880   CNC2_FC/DDA_Partition_1/m_ServoOn
    SLICE_X41Y43.D       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        4.151   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.062ns (3.031ns logic, 7.031ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.459ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Clock Path Delay:     0.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y46.CLK     net (fanout=1148)     0.641   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (-1.839ns logic, 2.399ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.705   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.594ns logic, 1.705ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.844ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 1)
  Clock Path Delay:     0.549ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X11Y25.CLK     net (fanout=1148)     0.630   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (-1.839ns logic, 2.388ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.101   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (1.594ns logic, 2.101ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point oLIO_DO (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.220ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.676ns (Levels of Logic = 2)
  Clock Path Delay:     1.569ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y43.CLK     net (fanout=1007)     0.598   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.822ns logic, 0.747ns route)
                                                       (52.4% logic, 47.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.200   CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636
                                                       CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636
    SLICE_X53Y42.B5      net (fanout=2)        0.169   CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636
    SLICE_X53Y42.B       Tilo                  0.156   CNC2_FC/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636_inv1_INV_0
    J13.T                net (fanout=1)        0.755   CNC2_FC/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_636_inv
    J13.PAD              Tiotp                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (1.752ns logic, 0.924ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.069ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 1)
  Clock Path Delay:     1.567ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp356.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y42.CLK     net (fanout=1007)     0.596   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.822ns logic, 0.745ns route)
                                                       (52.5% logic, 47.5% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC/LIO_Partition_1/m_LIO_DO_0 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.198   CNC2_FC/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC/LIO_Partition_1/m_LIO_DO_0
    J13.O                net (fanout=2)        0.933   CNC2_FC/LIO_Partition_1/m_LIO_DO<0>
    J13.PAD              Tioop                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (1.594ns logic, 0.933ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.898ns|     24.386ns|            0|            0|    321133296|       871592|
| TS_CLK_80MHz                  |     12.500ns|     12.193ns|      7.971ns|            0|            0|       871568|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.595ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.808ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.527ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.915ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.971ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.482ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    4.014(R)|      SLOW  |   -1.289(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    2.805(R)|      SLOW  |   -0.479(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    4.183(R)|      SLOW  |   -1.409(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop         |    7.389(R)|      SLOW  |   -3.942(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A      |    5.421(R)|      SLOW  |   -2.714(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B      |    4.998(R)|      SLOW  |   -2.524(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI         |    2.956(R)|      SLOW  |   -1.184(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    3.250(R)|      SLOW  |   -1.619(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.874(R)|      SLOW  |   -0.616(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.748(R)|      SLOW  |   -1.704(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.936(R)|      SLOW  |   -1.304(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    2.212(R)|      SLOW  |   -0.866(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    1.818(R)|      SLOW  |   -0.556(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.766(R)|      SLOW  |   -0.507(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.578(R)|      SLOW  |   -0.327(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    2.354(R)|      SLOW  |   -0.946(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.613(R)|      SLOW  |   -0.336(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.393(R)|      SLOW  |   -0.146(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    2.042(R)|      SLOW  |   -0.664(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.865(R)|      SLOW  |   -0.595(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.803(R)|      SLOW  |   -0.536(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.261(R)|      SLOW  |   -0.015(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    1.876(R)|      SLOW  |   -0.571(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.792(R)|      SLOW  |   -0.525(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.433(R)|      SLOW  |   -0.167(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    1.322(R)|      SLOW  |   -0.065(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    1.929(R)|      SLOW  |   -0.647(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.684(R)|      SLOW  |         4.733(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.892(R)|      SLOW  |         4.719(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |        11.676(R)|      SLOW  |         5.329(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.355(R)|      SLOW  |         3.844(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.738(R)|      SLOW  |         3.459(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         8.052(R)|      SLOW  |         4.272(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.860(R)|      SLOW  |         6.100(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        12.281(R)|      SLOW  |         6.114(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.012(R)|      SLOW  |         4.069(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.499(R)|      SLOW  |         5.244(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.083(R)|      SLOW  |         6.032(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.424(R)|      SLOW  |         4.818(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.775(R)|      SLOW  |         5.431(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.769(R)|      SLOW  |         5.436(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         8.999(R)|      SLOW  |         4.936(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.784(R)|      SLOW  |         4.180(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.737(R)|      SLOW  |         4.748(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.268(R)|      SLOW  |         4.522(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.107(R)|      SLOW  |         4.390(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.149(R)|      SLOW  |         5.061(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.858(R)|      SLOW  |         4.950(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.469(R)|      SLOW  |         4.656(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.039(R)|      SLOW  |         4.374(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.824(R)|      SLOW  |         4.915(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.566(R)|      SLOW  |         4.760(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.360(R)|      SLOW  |         4.626(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.287(R)|      SLOW  |         5.232(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.630(R)|      SLOW  |         4.710(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        13.745(R)|      SLOW  |         6.619(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.397|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.374; Ideal Clock Offset To Actual Clock -8.798; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.014(R)|      SLOW  |   -1.289(R)|      FAST  |   20.986|    1.289|        9.849|
SRI_RX<1>         |    2.805(R)|      SLOW  |   -0.479(R)|      FAST  |   22.195|    0.479|       10.858|
SRI_RX<2>         |    4.183(R)|      SLOW  |   -1.409(R)|      FAST  |   20.817|    1.409|        9.704|
iE_stop           |    7.389(R)|      SLOW  |   -3.942(R)|      FAST  |   17.611|    3.942|        6.835|
iHHB_MPG_A        |    5.421(R)|      SLOW  |   -2.714(R)|      FAST  |   19.579|    2.714|        8.433|
iHHB_MPG_B        |    4.998(R)|      SLOW  |   -2.524(R)|      FAST  |   20.002|    2.524|        8.739|
iLIO_DI           |    2.956(R)|      SLOW  |   -1.184(R)|      FAST  |   22.044|    1.184|       10.430|
iXY2_STS          |    3.250(R)|      SLOW  |   -1.619(R)|      FAST  |   21.750|    1.619|       10.066|
lb_cs_n           |    2.874(R)|      SLOW  |   -0.616(R)|      FAST  |   22.126|    0.616|       10.755|
lb_rd_n           |    4.748(R)|      SLOW  |   -1.704(R)|      FAST  |   20.252|    1.704|        9.274|
lb_wr_n           |    3.936(R)|      SLOW  |   -1.304(R)|      FAST  |   21.064|    1.304|        9.880|
svo_alarm<0>      |    2.212(R)|      SLOW  |   -0.866(R)|      FAST  |   22.788|    0.866|       10.961|
svo_alarm<1>      |    1.818(R)|      SLOW  |   -0.556(R)|      SLOW  |   23.182|    0.556|       11.313|
svo_alarm<2>      |    1.766(R)|      SLOW  |   -0.507(R)|      SLOW  |   23.234|    0.507|       11.364|
svo_alarm<3>      |    1.578(R)|      SLOW  |   -0.327(R)|      SLOW  |   23.422|    0.327|       11.548|
svo_enc_a<0>      |    2.354(R)|      SLOW  |   -0.946(R)|      FAST  |   22.646|    0.946|       10.850|
svo_enc_a<1>      |    1.613(R)|      SLOW  |   -0.336(R)|      SLOW  |   23.387|    0.336|       11.526|
svo_enc_a<2>      |    1.393(R)|      SLOW  |   -0.146(R)|      SLOW  |   23.607|    0.146|       11.730|
svo_enc_a<3>      |    2.042(R)|      SLOW  |   -0.664(R)|      FAST  |   22.958|    0.664|       11.147|
svo_enc_b<0>      |    1.865(R)|      SLOW  |   -0.595(R)|      SLOW  |   23.135|    0.595|       11.270|
svo_enc_b<1>      |    1.803(R)|      SLOW  |   -0.536(R)|      SLOW  |   23.197|    0.536|       11.330|
svo_enc_b<2>      |    1.261(R)|      SLOW  |   -0.015(R)|      SLOW  |   23.739|    0.015|       11.862|
svo_enc_b<3>      |    1.876(R)|      SLOW  |   -0.571(R)|      FAST  |   23.124|    0.571|       11.276|
svo_enc_index<0>  |    1.792(R)|      SLOW  |   -0.525(R)|      SLOW  |   23.208|    0.525|       11.342|
svo_enc_index<1>  |    1.433(R)|      SLOW  |   -0.167(R)|      SLOW  |   23.567|    0.167|       11.700|
svo_enc_index<2>  |    1.322(R)|      SLOW  |   -0.065(R)|      SLOW  |   23.678|    0.065|       11.807|
svo_enc_index<3>  |    1.929(R)|      SLOW  |   -0.647(R)|      FAST  |   23.071|    0.647|       11.212|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.389|         -  |      -0.015|         -  |   17.611|    0.015|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.345 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.684|      SLOW  |        4.733|      FAST  |         2.946|
SRI_RTS<1>                                     |        8.892|      SLOW  |        4.719|      FAST  |         2.154|
SRI_RTS<2>                                     |       11.676|      SLOW  |        5.329|      FAST  |         4.938|
SRI_TX<0>                                      |        7.355|      SLOW  |        3.844|      FAST  |         0.617|
SRI_TX<1>                                      |        6.738|      SLOW  |        3.459|      FAST  |         0.000|
SRI_TX<2>                                      |        8.052|      SLOW  |        4.272|      FAST  |         1.314|
lb_int                                         |       10.860|      SLOW  |        6.100|      FAST  |         4.122|
led_1                                          |       12.281|      SLOW  |        6.114|      FAST  |         5.543|
oLIO_DO                                        |        8.012|      SLOW  |        4.069|      FAST  |         1.274|
oLaser1                                        |       14.499|      SLOW  |        5.244|      FAST  |         7.761|
oLaser2                                        |       15.083|      SLOW  |        6.032|      FAST  |         8.345|
oLaserOn                                       |       12.424|      SLOW  |        4.818|      FAST  |         5.686|
oSPIDAC_CLK                                    |        9.775|      SLOW  |        5.431|      FAST  |         3.037|
oSPIDAC_CSn                                    |        9.769|      SLOW  |        5.436|      FAST  |         3.031|
oSPIDAC_DO                                     |        8.999|      SLOW  |        4.936|      FAST  |         2.261|
oXY2_CLK                                       |        7.784|      SLOW  |        4.180|      FAST  |         1.046|
oXY2_DAT<0>                                    |        8.737|      SLOW  |        4.748|      FAST  |         1.999|
oXY2_DAT<1>                                    |        8.268|      SLOW  |        4.522|      FAST  |         1.530|
oXY2_DAT<2>                                    |        8.107|      SLOW  |        4.390|      FAST  |         1.369|
oXY2_FS                                        |        9.149|      SLOW  |        5.061|      FAST  |         2.411|
svo_ccw<0>                                     |        8.858|      SLOW  |        4.950|      FAST  |         2.120|
svo_ccw<1>                                     |        8.469|      SLOW  |        4.656|      FAST  |         1.731|
svo_ccw<2>                                     |        8.039|      SLOW  |        4.374|      FAST  |         1.301|
svo_ccw<3>                                     |        8.824|      SLOW  |        4.915|      FAST  |         2.086|
svo_cw<0>                                      |        8.566|      SLOW  |        4.760|      FAST  |         1.828|
svo_cw<1>                                      |        8.360|      SLOW  |        4.626|      FAST  |         1.622|
svo_cw<2>                                      |        9.287|      SLOW  |        5.232|      FAST  |         2.549|
svo_cw<3>                                      |        8.630|      SLOW  |        4.710|      FAST  |         1.892|
svo_on                                         |       13.745|      SLOW  |        6.619|      FAST  |         7.007|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322005490 paths, 0 nets, and 57251 connections

Design statistics:
   Minimum period:  23.898ns{1}   (Maximum frequency:  41.845MHz)
   Maximum path delay from/to any node:   7.971ns
   Minimum input required time before clock:   7.389ns
   Minimum output required time after clock:  15.083ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:53:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 315 MB



