Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 59a115f261db49c49a7dbbad9fb7c9b3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vgatimer_10x4_test_behav xil_defaultlib.vgatimer_10x4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xycounter(width=14,height=7)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.vgatimer_10x4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vgatimer_10x4_test_behav
