Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: SREG_CORE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SREG_CORE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SREG_CORE"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : SREG_CORE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/design/fpga/SREG/SREG_CORE.vhd" into library work
Parsing entity <SREG_CORE>.
Parsing architecture <Behavioral> of entity <sreg_core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SREG_CORE> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SREG_CORE>.
    Related source file is "/media/design/fpga/SREG/SREG_CORE.vhd".
    Found 1-bit register for signal <SPI_SCK>.
    Found 1-bit register for signal <SPI_SEN>.
    Found 1-bit register for signal <SPI_SDA>.
    Found 1-bit register for signal <spimaster.spi_data_tx<95>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<86>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<85>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<84>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<83>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<82>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<81>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<80>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<79>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<76>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<75>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<69>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<68>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<67>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<66>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<64>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<63>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<61>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<60>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<58>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<55>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<54>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<53>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<49>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<48>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<44>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<43>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<42>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<41>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<40>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<39>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<38>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<37>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<36>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<35>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<34>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<33>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<31>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<29>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<26>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<24>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<21>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<20>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<19>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<18>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<17>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<16>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<15>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<14>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<13>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<12>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<11>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<10>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<9>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<8>>.
    Found 32-bit register for signal <spiclkgen.sck_counter>.
    Found 20-bit register for signal <CLOCK_DIV_REG>.
    Found 1-bit register for signal <spimaster.spi_data_tx<93>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<92>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<91>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<90>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<89>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<88>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<87>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<78>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<77>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<74>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<73>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<72>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<71>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<70>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<65>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<62>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<59>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<57>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<56>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<52>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<51>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<50>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<47>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<46>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<45>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<32>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<30>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<28>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<27>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<25>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<23>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<22>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<7>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<6>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<5>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<4>>.
    Found 1-bit register for signal <spimaster.spi_data_tx<94>>.
    Found 20-bit adder for signal <CLOCK_DIV_REG[19]_GND_5_o_add_0_OUT> created at line 97.
    Found 32-bit adder for signal <spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT> created at line 118.
    Found 32-bit comparator greater for signal <GND_5_o_spiclkgen.sck_counter[31]_LessThan_4_o> created at line 120
    WARNING:Xst:2404 -  FFs/Latches <spimaster.spi_data_tx<1><0:0>> (without init value) have a constant value of 0 in block <SREG_CORE>.
    WARNING:Xst:2404 -  FFs/Latches <spimaster.spi_data_tx<2><1:1>> (without init value) have a constant value of 0 in block <SREG_CORE>.
    WARNING:Xst:2404 -  FFs/Latches <spimaster.spi_data_tx<3><2:2>> (without init value) have a constant value of 0 in block <SREG_CORE>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 147 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <SREG_CORE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 97
 1-bit register                                        : 95
 20-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SREG_CORE>.
The following registers are absorbed into counter <spiclkgen.sck_counter>: 1 register on signal <spiclkgen.sck_counter>.
The following registers are absorbed into counter <CLOCK_DIV_REG>: 1 register on signal <CLOCK_DIV_REG>.
Unit <SREG_CORE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 95
 Flip-Flops                                            : 95
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SREG_CORE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SREG_CORE, actual ratio is 0.

Final Macro Processing ...

Processing Unit <SREG_CORE> :
	Found 4-bit shift register for signal <spimaster.spi_data_tx_7>.
	Found 14-bit shift register for signal <spimaster.spi_data_tx_21>.
	Found 12-bit shift register for signal <spimaster.spi_data_tx_44>.
	Found 4-bit shift register for signal <spimaster.spi_data_tx_69>.
	Found 5-bit shift register for signal <spimaster.spi_data_tx_74>.
	Found 8-bit shift register for signal <spimaster.spi_data_tx_86>.
	Found 8-bit shift register for signal <spimaster.spi_data_tx_94>.
Unit <SREG_CORE> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92
# Shift Registers                                      : 7
 12-bit shift register                                 : 1
 14-bit shift register                                 : 1
 4-bit shift register                                  : 2
 5-bit shift register                                  : 1
 8-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SREG_CORE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 295
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 81
#      LUT2                        : 11
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 11
#      LUT6                        : 4
#      MUXCY                       : 88
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 150
#      FDC                         : 52
#      FDC_1                       : 19
#      FDCE                        : 38
#      FDCE_1                      : 1
#      FDE                         : 3
#      FDP_1                       : 20
#      FDPE                        : 17
# Shift Registers                  : 7
#      SRLC16E                     : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             150  out of  54576     0%  
 Number of Slice LUTs:                  128  out of  27288     0%  
    Number used as Logic:               121  out of  27288     0%  
    Number used as Memory:                7  out of   6408     0%  
       Number used as SRL:                7

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    219
   Number with an unused Flip Flop:      69  out of    219    31%  
   Number with an unused LUT:            91  out of    219    41%  
   Number of fully used LUT-FF pairs:    59  out of    219    26%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    218     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_DIV_REG_19                   | BUFG                   | 34    |
SPI_SCK_OBUF                       | BUFG                   | 103   |
CLOCK                              | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.152ns (Maximum Frequency: 194.114MHz)
   Minimum input arrival time before clock: 3.652ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_DIV_REG_19'
  Clock period: 5.152ns (frequency: 194.114MHz)
  Total number of paths / destination ports: 2588 / 35
-------------------------------------------------------------------------
Delay:               5.152ns (Levels of Logic = 24)
  Source:            spiclkgen.sck_counter_0 (FF)
  Destination:       SPI_SEN (FF)
  Source Clock:      CLOCK_DIV_REG_19 falling
  Destination Clock: CLOCK_DIV_REG_19 falling

  Data Path: spiclkgen.sck_counter_0 to SPI_SEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  spiclkgen.sck_counter_0 (spiclkgen.sck_counter_0)
     INV:I->O              1   0.206   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_lut<0>_INV_0 (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<0> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<1> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<2> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<3> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<4> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<5> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<6> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<7> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<8> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<9> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<10> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<11> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<12> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<13> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<14> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<15> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<16> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<17> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<18> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<19> (Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_cy<19>)
     XORCY:CI->O           3   0.180   1.015  Madd_spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT_xor<20> (spiclkgen.sck_counter[31]_GND_5_o_add_2_OUT<20>)
     LUT6:I0->O            1   0.203   0.808  GND_5_o_spiclkgen.sck_counter[31]_equal_6_o<31>14 (GND_5_o_spiclkgen.sck_counter[31]_equal_6_o<31>14)
     LUT6:I3->O            2   0.205   0.616  GND_5_o_spiclkgen.sck_counter[31]_equal_6_o<31>18 (GND_5_o_spiclkgen.sck_counter[31]_equal_6_o<31>1)
     FDCE_1:CE                 0.322          SPI_SEN
    ----------------------------------------
    Total                      5.152ns (2.096ns logic, 3.056ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPI_SCK_OBUF'
  Clock period: 2.302ns (frequency: 434.433MHz)
  Total number of paths / destination ports: 102 / 95
-------------------------------------------------------------------------
Delay:               2.302ns (Levels of Logic = 1)
  Source:            Mshreg_spimaster.spi_data_tx_44 (FF)
  Destination:       spimaster.spi_data_tx_44 (FF)
  Source Clock:      SPI_SCK_OBUF falling
  Destination Clock: SPI_SCK_OBUF falling

  Data Path: Mshreg_spimaster.spi_data_tx_44 to spimaster.spi_data_tx_44
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.313   0.684  Mshreg_spimaster.spi_data_tx_44 (Mshreg_spimaster.spi_data_tx_44)
     LUT2:I0->O            1   0.203   0.000  Mshreg_spimaster.spi_data_tx_441 (Mshreg_spimaster.spi_data_tx_441)
     FDCE:D                    0.102          spimaster.spi_data_tx_44
    ----------------------------------------
    Total                      2.302ns (1.618ns logic, 0.684ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 2.028ns (frequency: 493.133MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               2.028ns (Levels of Logic = 21)
  Source:            CLOCK_DIV_REG_0 (FF)
  Destination:       CLOCK_DIV_REG_19 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: CLOCK_DIV_REG_0 to CLOCK_DIV_REG_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  CLOCK_DIV_REG_0 (CLOCK_DIV_REG_0)
     INV:I->O              1   0.206   0.000  Mcount_CLOCK_DIV_REG_lut<0>_INV_0 (Mcount_CLOCK_DIV_REG_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_CLOCK_DIV_REG_cy<0> (Mcount_CLOCK_DIV_REG_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<1> (Mcount_CLOCK_DIV_REG_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<2> (Mcount_CLOCK_DIV_REG_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<3> (Mcount_CLOCK_DIV_REG_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<4> (Mcount_CLOCK_DIV_REG_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<5> (Mcount_CLOCK_DIV_REG_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<6> (Mcount_CLOCK_DIV_REG_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<7> (Mcount_CLOCK_DIV_REG_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<8> (Mcount_CLOCK_DIV_REG_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<9> (Mcount_CLOCK_DIV_REG_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<10> (Mcount_CLOCK_DIV_REG_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<11> (Mcount_CLOCK_DIV_REG_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<12> (Mcount_CLOCK_DIV_REG_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<13> (Mcount_CLOCK_DIV_REG_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<14> (Mcount_CLOCK_DIV_REG_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<15> (Mcount_CLOCK_DIV_REG_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<16> (Mcount_CLOCK_DIV_REG_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<17> (Mcount_CLOCK_DIV_REG_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_CLOCK_DIV_REG_cy<18> (Mcount_CLOCK_DIV_REG_cy<18>)
     XORCY:CI->O           1   0.180   0.000  Mcount_CLOCK_DIV_REG_xor<19> (Result<19>)
     FDC:D                     0.102          CLOCK_DIV_REG_19
    ----------------------------------------
    Total                      2.028ns (1.449ns logic, 0.579ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_DIV_REG_19'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       SPI_SEN (FF)
  Destination Clock: CLOCK_DIV_REG_19 falling

  Data Path: RESET to SPI_SEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           147   1.222   2.000  RESET_IBUF (RESET_IBUF)
     FDCE_1:CLR                0.430          SPI_SEN
    ----------------------------------------
    Total                      3.652ns (1.652ns logic, 2.000ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_SCK_OBUF'
  Total number of paths / destination ports: 93 / 93
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       spimaster.spi_data_tx_22 (FF)
  Destination Clock: SPI_SCK_OBUF falling

  Data Path: RESET to spimaster.spi_data_tx_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           147   1.222   2.000  RESET_IBUF (RESET_IBUF)
     FDP_1:PRE                 0.430          spimaster.spi_data_tx_22
    ----------------------------------------
    Total                      3.652ns (1.652ns logic, 2.000ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       CLOCK_DIV_REG_0 (FF)
  Destination Clock: CLOCK rising

  Data Path: RESET to CLOCK_DIV_REG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           147   1.222   2.000  RESET_IBUF (RESET_IBUF)
     FDC:CLR                   0.430          CLOCK_DIV_REG_0
    ----------------------------------------
    Total                      3.652ns (1.652ns logic, 2.000ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_DIV_REG_19'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            SPI_SCK (FF)
  Destination:       SPI_SCK (PAD)
  Source Clock:      CLOCK_DIV_REG_19 falling

  Data Path: SPI_SCK to SPI_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.447   0.616  SPI_SCK (SPI_SCK_OBUF)
     OBUF:I->O                 2.571          SPI_SCK_OBUF (SPI_SCK)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPI_SCK_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            SPI_SDA (FF)
  Destination:       SPI_SDA (PAD)
  Source Clock:      SPI_SCK_OBUF falling

  Data Path: SPI_SDA to SPI_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.579  SPI_SDA (SPI_SDA_OBUF)
     OBUF:I->O                 2.571          SPI_SDA_OBUF (SPI_SDA)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    2.028|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_DIV_REG_19
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLOCK_DIV_REG_19|         |         |    5.152|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_SCK_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_SCK_OBUF   |         |         |    2.302|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.73 secs
 
--> 


Total memory usage is 386240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

