v 20070216 1
P 100 5100 400 5100 1 0 0
{
T 300 5150 5 8 1 1 0 6 1
pinnumber=51
T 300 5050 5 8 0 1 0 8 1
pinseq=1
T 450 5100 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 5100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4700 400 4700 1 0 0
{
T 300 4750 5 8 1 1 0 6 1
pinnumber=52
T 300 4650 5 8 0 1 0 8 1
pinseq=2
T 450 4700 9 8 1 1 0 0 1
pinlabel=GND
T 450 4700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4300 400 4300 1 0 0
{
T 300 4350 5 8 1 1 0 6 1
pinnumber=53
T 300 4250 5 8 0 1 0 8 1
pinseq=3
T 450 4300 9 8 1 1 0 0 1
pinlabel=LVDS_2p
T 450 4300 5 8 0 1 0 2 1
pintype=io
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=54
T 300 3850 5 8 0 1 0 8 1
pinseq=4
T 450 3900 9 8 1 1 0 0 1
pinlabel=LVDS_2n
T 450 3900 5 8 0 1 0 2 1
pintype=io
}
P 100 3500 400 3500 1 0 0
{
T 300 3550 5 8 1 1 0 6 1
pinnumber=55
T 300 3450 5 8 0 1 0 8 1
pinseq=5
T 450 3500 9 8 1 1 0 0 1
pinlabel=VREF_2B1
T 450 3500 5 8 0 1 0 2 1
pintype=io
}
P 100 3100 400 3100 1 0 0
{
T 300 3150 5 8 1 1 0 6 1
pinnumber=56
T 300 3050 5 8 0 1 0 8 1
pinseq=6
T 450 3100 9 8 0 1 0 0 1
pinlabel=
T 450 3100 5 8 0 1 0 2 1
pintype=io
}
P 100 2700 400 2700 1 0 0
{
T 300 2750 5 8 1 1 0 6 1
pinnumber=57
T 300 2650 5 8 0 1 0 8 1
pinseq=7
T 450 2700 9 8 1 1 0 0 1
pinlabel=LVDS_1p
T 450 2700 5 8 0 1 0 2 1
pintype=io
}
P 100 2300 400 2300 1 0 0
{
T 300 2350 5 8 1 1 0 6 1
pinnumber=58
T 300 2250 5 8 0 1 0 8 1
pinseq=8
T 450 2300 9 8 1 1 0 0 1
pinlabel=LVDS_1n
T 450 2300 5 8 0 1 0 2 1
pintype=io
}
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=59
T 300 1850 5 8 0 1 0 8 1
pinseq=9
T 450 1900 9 8 1 1 0 0 1
pinlabel=LVDS_0p
T 450 1900 5 8 0 1 0 2 1
pintype=io
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=60
T 300 1450 5 8 0 1 0 8 1
pinseq=10
T 450 1500 9 8 1 1 0 0 1
pinlabel=LVDS_0n
T 450 1500 5 8 0 1 0 2 1
pintype=io
}
P 800 100 800 400 1 0 0
{
T 750 300 5 8 1 1 90 6 1
pinnumber=61
T 850 300 5 8 0 1 90 8 1
pinseq=11
T 800 450 9 8 1 1 90 0 1
pinlabel=LVDS_102p
T 800 450 5 8 0 1 90 2 1
pintype=io
}
P 1200 100 1200 400 1 0 0
{
T 1150 300 5 8 1 1 90 6 1
pinnumber=62
T 1250 300 5 8 0 1 90 8 1
pinseq=12
T 1200 450 9 8 1 1 90 0 1
pinlabel=LVDS_102n
T 1200 450 5 8 0 1 90 2 1
pintype=io
}
P 1600 100 1600 400 1 0 0
{
T 1550 300 5 8 1 1 90 6 1
pinnumber=63
T 1650 300 5 8 0 1 90 8 1
pinseq=13
T 1600 450 9 8 1 1 90 0 1
pinlabel=LVDS_101p
T 1600 450 5 8 0 1 90 2 1
pintype=io
}
P 2000 100 2000 400 1 0 0
{
T 1950 300 5 8 1 1 90 6 1
pinnumber=64
T 2050 300 5 8 0 1 90 8 1
pinseq=14
T 2000 450 9 8 1 1 90 0 1
pinlabel=LVDS_101n
T 2000 450 5 8 0 1 90 2 1
pintype=io
}
P 2400 100 2400 400 1 0 0
{
T 2350 300 5 8 1 1 90 6 1
pinnumber=65
T 2450 300 5 8 0 1 90 8 1
pinseq=15
T 2400 450 9 8 1 1 90 0 1
pinlabel=LVDS_100p
T 2400 450 5 8 0 1 90 2 1
pintype=io
}
P 2800 100 2800 400 1 0 0
{
T 2750 300 5 8 1 1 90 6 1
pinnumber=66
T 2850 300 5 8 0 1 90 8 1
pinseq=16
T 2800 450 9 8 1 1 90 0 1
pinlabel=LVDS_100n
T 2800 450 5 8 0 1 90 2 1
pintype=io
}
P 3200 100 3200 400 1 0 0
{
T 3150 300 5 8 1 1 90 6 1
pinnumber=67
T 3250 300 5 8 0 1 90 8 1
pinseq=17
T 3200 450 9 8 1 1 90 0 1
pinlabel=LVDS_99p
T 3200 450 5 8 0 1 90 2 1
pintype=io
}
P 3600 100 3600 400 1 0 0
{
T 3550 300 5 8 1 1 90 6 1
pinnumber=68
T 3650 300 5 8 0 1 90 8 1
pinseq=18
T 3600 450 9 8 1 1 90 0 1
pinlabel=LVDS_99n
T 3600 450 5 8 0 1 90 2 1
pintype=io
}
P 4000 100 4000 400 1 0 0
{
T 3950 300 5 8 1 1 90 6 1
pinnumber=69
T 4050 300 5 8 0 1 90 8 1
pinseq=19
T 4000 450 9 8 1 1 90 0 1
pinlabel=GND
T 4000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 4400 100 4400 400 1 0 0
{
T 4350 300 5 8 1 1 90 6 1
pinnumber=70
T 4450 300 5 8 0 1 90 8 1
pinseq=20
T 4400 450 9 8 1 1 90 0 1
pinlabel=VCCIO_4
T 4400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 4800 100 4800 400 1 0 0
{
T 4750 300 5 8 1 1 90 6 1
pinnumber=71
T 4850 300 5 8 0 1 90 8 1
pinseq=21
T 4800 450 9 8 1 1 90 0 1
pinlabel=GND
T 4800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 5200 100 5200 400 1 0 0
{
T 5150 300 5 8 1 1 90 6 1
pinnumber=72
T 5250 300 5 8 0 1 90 8 1
pinseq=22
T 5200 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 5200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 5600 100 5600 400 1 0 0
{
T 5550 300 5 8 1 1 90 6 1
pinnumber=73
T 5650 300 5 8 0 1 90 8 1
pinseq=23
T 5600 450 9 8 1 1 90 0 1
pinlabel=DPCLK7
T 5600 450 5 8 0 1 90 2 1
pintype=io
}
P 6000 100 6000 400 1 0 0
{
T 5950 300 5 8 1 1 90 6 1
pinnumber=74
T 6050 300 5 8 0 1 90 8 1
pinseq=24
T 6000 450 9 8 1 1 90 0 1
pinlabel=VREF_2B4
T 6000 450 5 8 0 1 90 2 1
pintype=io
}
P 6400 100 6400 400 1 0 0
{
T 6350 300 5 8 1 1 90 6 1
pinnumber=75
T 6450 300 5 8 0 1 90 8 1
pinseq=25
T 6400 450 9 8 1 1 90 0 1
pinlabel=LVDS_98p
T 6400 450 5 8 0 1 90 2 1
pintype=io
}
P 6800 100 6800 400 1 0 0
{
T 6750 300 5 8 1 1 90 6 1
pinnumber=76
T 6850 300 5 8 0 1 90 8 1
pinseq=26
T 6800 450 9 8 1 1 90 0 1
pinlabel=LVDS_98n
T 6800 450 5 8 0 1 90 2 1
pintype=io
}
P 7200 100 7200 400 1 0 0
{
T 7150 300 5 8 1 1 90 6 1
pinnumber=77
T 7250 300 5 8 0 1 90 8 1
pinseq=27
T 7200 450 9 8 1 1 90 0 1
pinlabel=LVDS_97p
T 7200 450 5 8 0 1 90 2 1
pintype=io
}
P 7600 100 7600 400 1 0 0
{
T 7550 300 5 8 1 1 90 6 1
pinnumber=78
T 7650 300 5 8 0 1 90 8 1
pinseq=28
T 7600 450 9 8 1 1 90 0 1
pinlabel=LVDS_97n
T 7600 450 5 8 0 1 90 2 1
pintype=io
}
P 8000 100 8000 400 1 0 0
{
T 7950 300 5 8 1 1 90 6 1
pinnumber=79
T 8050 300 5 8 0 1 90 8 1
pinseq=29
T 8000 450 9 8 1 1 90 0 1
pinlabel=LVDS_96p
T 8000 450 5 8 0 1 90 2 1
pintype=io
}
P 8400 100 8400 400 1 0 0
{
T 8350 300 5 8 1 1 90 6 1
pinnumber=80
T 8450 300 5 8 0 1 90 8 1
pinseq=30
T 8400 450 9 8 1 1 90 0 1
pinlabel=GND
T 8400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 8800 100 8800 400 1 0 0
{
T 8750 300 5 8 1 1 90 6 1
pinnumber=81
T 8850 300 5 8 0 1 90 8 1
pinseq=31
T 8800 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 8800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 9200 100 9200 400 1 0 0
{
T 9150 300 5 8 1 1 90 6 1
pinnumber=82
T 9250 300 5 8 0 1 90 8 1
pinseq=32
T 9200 450 9 8 1 1 90 0 1
pinlabel=LVDS_95p
T 9200 450 5 8 0 1 90 2 1
pintype=io
}
P 9600 100 9600 400 1 0 0
{
T 9550 300 5 8 1 1 90 6 1
pinnumber=83
T 9650 300 5 8 0 1 90 8 1
pinseq=33
T 9600 450 9 8 1 1 90 0 1
pinlabel=LVDS_95n
T 9600 450 5 8 0 1 90 2 1
pintype=io
}
P 10000 100 10000 400 1 0 0
{
T 9950 300 5 8 1 1 90 6 1
pinnumber=84
T 10050 300 5 8 0 1 90 8 1
pinseq=34
T 10000 450 9 8 1 1 90 0 1
pinlabel=LVDS_94p
T 10000 450 5 8 0 1 90 2 1
pintype=io
}
P 10400 100 10400 400 1 0 0
{
T 10350 300 5 8 1 1 90 6 1
pinnumber=85
T 10450 300 5 8 0 1 90 8 1
pinseq=35
T 10400 450 9 8 1 1 90 0 1
pinlabel=LVDS_94n
T 10400 450 5 8 0 1 90 2 1
pintype=io
}
P 10800 100 10800 400 1 0 0
{
T 10750 300 5 8 1 1 90 6 1
pinnumber=86
T 10850 300 5 8 0 1 90 8 1
pinseq=36
T 10800 450 9 8 1 1 90 0 1
pinlabel=LVDS_93p
T 10800 450 5 8 0 1 90 2 1
pintype=io
}
P 11200 100 11200 400 1 0 0
{
T 11150 300 5 8 1 1 90 6 1
pinnumber=87
T 11250 300 5 8 0 1 90 8 1
pinseq=37
T 11200 450 9 8 1 1 90 0 1
pinlabel=LVDS_93n
T 11200 450 5 8 0 1 90 2 1
pintype=io
}
P 11600 100 11600 400 1 0 0
{
T 11550 300 5 8 1 1 90 6 1
pinnumber=88
T 11650 300 5 8 0 1 90 8 1
pinseq=38
T 11600 450 9 8 1 1 90 0 1
pinlabel=LVDS_92p
T 11600 450 5 8 0 1 90 2 1
pintype=io
}
P 12000 100 12000 400 1 0 0
{
T 11950 300 5 8 1 1 90 6 1
pinnumber=89
T 12050 300 5 8 0 1 90 8 1
pinseq=39
T 12000 450 9 8 1 1 90 0 1
pinlabel=GND
T 12000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 12400 100 12400 400 1 0 0
{
T 12350 300 5 8 1 1 90 6 1
pinnumber=90
T 12450 300 5 8 0 1 90 8 1
pinseq=40
T 12400 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 12400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 12800 100 12800 400 1 0 0
{
T 12750 300 5 8 1 1 90 6 1
pinnumber=91
T 12850 300 5 8 0 1 90 8 1
pinseq=41
T 12800 450 9 8 1 1 90 0 1
pinlabel=GND
T 12800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 13200 100 13200 400 1 0 0
{
T 13150 300 5 8 1 1 90 6 1
pinnumber=92
T 13250 300 5 8 0 1 90 8 1
pinseq=42
T 13200 450 9 8 1 1 90 0 1
pinlabel=VCCIO_4
T 13200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 13600 100 13600 400 1 0 0
{
T 13550 300 5 8 1 1 90 6 1
pinnumber=93
T 13650 300 5 8 0 1 90 8 1
pinseq=43
T 13600 450 9 8 1 1 90 0 1
pinlabel=VREF_1B4
T 13600 450 5 8 0 1 90 2 1
pintype=io
}
P 14000 100 14000 400 1 0 0
{
T 13950 300 5 8 1 1 90 6 1
pinnumber=94
T 14050 300 5 8 0 1 90 8 1
pinseq=44
T 14000 450 9 8 1 1 90 0 1
pinlabel=LVDS_87p
T 14000 450 5 8 0 1 90 2 1
pintype=io
}
P 14400 100 14400 400 1 0 0
{
T 14350 300 5 8 1 1 90 6 1
pinnumber=95
T 14450 300 5 8 0 1 90 8 1
pinseq=45
T 14400 450 9 8 1 1 90 0 1
pinlabel=LVDS_87n
T 14400 450 5 8 0 1 90 2 1
pintype=io
}
P 14800 100 14800 400 1 0 0
{
T 14750 300 5 8 1 1 90 6 1
pinnumber=96
T 14850 300 5 8 0 1 90 8 1
pinseq=46
T 14800 450 9 8 1 1 90 0 1
pinlabel=GND
T 14800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 15200 100 15200 400 1 0 0
{
T 15150 300 5 8 1 1 90 6 1
pinnumber=97
T 15250 300 5 8 0 1 90 8 1
pinseq=47
T 15200 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 15200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 15600 100 15600 400 1 0 0
{
T 15550 300 5 8 1 1 90 6 1
pinnumber=98
T 15650 300 5 8 0 1 90 8 1
pinseq=48
T 15600 450 9 8 1 1 90 0 1
pinlabel=LVDS_86p
T 15600 450 5 8 0 1 90 2 1
pintype=io
}
P 16000 100 16000 400 1 0 0
{
T 15950 300 5 8 1 1 90 6 1
pinnumber=99
T 16050 300 5 8 0 1 90 8 1
pinseq=49
T 16000 450 9 8 1 1 90 0 1
pinlabel=LVDS_86n
T 16000 450 5 8 0 1 90 2 1
pintype=io
}
P 16400 100 16400 400 1 0 0
{
T 16350 300 5 8 1 1 90 6 1
pinnumber=100
T 16450 300 5 8 0 1 90 8 1
pinseq=50
T 16400 450 9 8 1 1 90 0 1
pinlabel=LVDS_85p
T 16400 450 5 8 0 1 90 2 1
pintype=io
}
P 16800 100 16800 400 1 0 0
{
T 16750 300 5 8 1 1 90 6 1
pinnumber=101
T 16850 300 5 8 0 1 90 8 1
pinseq=51
T 16800 450 9 8 1 1 90 0 1
pinlabel=LVDS_85n
T 16800 450 5 8 0 1 90 2 1
pintype=io
}
P 17200 100 17200 400 1 0 0
{
T 17150 300 5 8 1 1 90 6 1
pinnumber=102
T 17250 300 5 8 0 1 90 8 1
pinseq=52
T 17200 450 9 8 1 1 90 0 1
pinlabel=GND
T 17200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 17600 100 17600 400 1 0 0
{
T 17550 300 5 8 1 1 90 6 1
pinnumber=103
T 17650 300 5 8 0 1 90 8 1
pinseq=53
T 17600 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 17600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 18000 100 18000 400 1 0 0
{
T 17950 300 5 8 1 1 90 6 1
pinnumber=104
T 18050 300 5 8 0 1 90 8 1
pinseq=54
T 18000 450 9 8 1 1 90 0 1
pinlabel=LVDS_80p
T 18000 450 5 8 0 1 90 2 1
pintype=io
}
P 18400 100 18400 400 1 0 0
{
T 18350 300 5 8 1 1 90 6 1
pinnumber=105
T 18450 300 5 8 0 1 90 8 1
pinseq=55
T 18400 450 9 8 1 1 90 0 1
pinlabel=LVDS_80n
T 18400 450 5 8 0 1 90 2 1
pintype=io
}
P 18800 100 18800 400 1 0 0
{
T 18750 300 5 8 1 1 90 6 1
pinnumber=106
T 18850 300 5 8 0 1 90 8 1
pinseq=56
T 18800 450 9 8 0 1 90 0 1
pinlabel=
T 18800 450 5 8 0 1 90 2 1
pintype=io
}
P 19200 100 19200 400 1 0 0
{
T 19150 300 5 8 1 1 90 6 1
pinnumber=107
T 19250 300 5 8 0 1 90 8 1
pinseq=57
T 19200 450 9 8 1 1 90 0 1
pinlabel=VREF_0B4
T 19200 450 5 8 0 1 90 2 1
pintype=io
}
P 19600 100 19600 400 1 0 0
{
T 19550 300 5 8 1 1 90 6 1
pinnumber=108
T 19650 300 5 8 0 1 90 8 1
pinseq=58
T 19600 450 9 8 1 1 90 0 1
pinlabel=DPCLK6
T 19600 450 5 8 0 1 90 2 1
pintype=io
}
P 20000 100 20000 400 1 0 0
{
T 19950 300 5 8 1 1 90 6 1
pinnumber=109
T 20050 300 5 8 0 1 90 8 1
pinseq=59
T 20000 450 9 8 1 1 90 0 1
pinlabel=GND
T 20000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 20400 100 20400 400 1 0 0
{
T 20350 300 5 8 1 1 90 6 1
pinnumber=110
T 20450 300 5 8 0 1 90 8 1
pinseq=60
T 20400 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 20400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 20800 100 20800 400 1 0 0
{
T 20750 300 5 8 1 1 90 6 1
pinnumber=111
T 20850 300 5 8 0 1 90 8 1
pinseq=61
T 20800 450 9 8 1 1 90 0 1
pinlabel=GND
T 20800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 21200 100 21200 400 1 0 0
{
T 21150 300 5 8 1 1 90 6 1
pinnumber=112
T 21250 300 5 8 0 1 90 8 1
pinseq=62
T 21200 450 9 8 1 1 90 0 1
pinlabel=VCCIO_4
T 21200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 21600 100 21600 400 1 0 0
{
T 21550 300 5 8 1 1 90 6 1
pinnumber=113
T 21650 300 5 8 0 1 90 8 1
pinseq=63
T 21600 450 9 8 1 1 90 0 1
pinlabel=LVDS_79p
T 21600 450 5 8 0 1 90 2 1
pintype=io
}
P 22000 100 22000 400 1 0 0
{
T 21950 300 5 8 1 1 90 6 1
pinnumber=114
T 22050 300 5 8 0 1 90 8 1
pinseq=64
T 22000 450 9 8 1 1 90 0 1
pinlabel=LVDS_79n
T 22000 450 5 8 0 1 90 2 1
pintype=io
}
P 22400 100 22400 400 1 0 0
{
T 22350 300 5 8 1 1 90 6 1
pinnumber=115
T 22450 300 5 8 0 1 90 8 1
pinseq=65
T 22400 450 9 8 1 1 90 0 1
pinlabel=LVDS_78p
T 22400 450 5 8 0 1 90 2 1
pintype=io
}
P 22800 100 22800 400 1 0 0
{
T 22750 300 5 8 1 1 90 6 1
pinnumber=116
T 22850 300 5 8 0 1 90 8 1
pinseq=66
T 22800 450 9 8 1 1 90 0 1
pinlabel=LVDS_78n
T 22800 450 5 8 0 1 90 2 1
pintype=io
}
P 23200 100 23200 400 1 0 0
{
T 23150 300 5 8 1 1 90 6 1
pinnumber=117
T 23250 300 5 8 0 1 90 8 1
pinseq=67
T 23200 450 9 8 1 1 90 0 1
pinlabel=LVDS_77p
T 23200 450 5 8 0 1 90 2 1
pintype=io
}
P 23600 100 23600 400 1 0 0
{
T 23550 300 5 8 1 1 90 6 1
pinnumber=118
T 23650 300 5 8 0 1 90 8 1
pinseq=68
T 23600 450 9 8 1 1 90 0 1
pinlabel=LVDS_77n
T 23600 450 5 8 0 1 90 2 1
pintype=io
}
P 24000 100 24000 400 1 0 0
{
T 23950 300 5 8 1 1 90 6 1
pinnumber=119
T 24050 300 5 8 0 1 90 8 1
pinseq=69
T 24000 450 9 8 1 1 90 0 1
pinlabel=LVDS_76p
T 24000 450 5 8 0 1 90 2 1
pintype=io
}
P 24400 100 24400 400 1 0 0
{
T 24350 300 5 8 1 1 90 6 1
pinnumber=120
T 24450 300 5 8 0 1 90 8 1
pinseq=70
T 24400 450 9 8 1 1 90 0 1
pinlabel=LVDS_76n
T 24400 450 5 8 0 1 90 2 1
pintype=io
}
P 25100 5000 24800 5000 1 0 0
{
T 24900 5050 5 8 1 1 0 0 1
pinnumber=121
T 24900 4950 5 8 0 1 0 2 1
pinseq=71
T 24750 5000 9 8 1 1 0 6 1
pinlabel=LVDS_75n
T 24750 5000 5 8 0 1 0 8 1
pintype=io
}
P 25100 4600 24800 4600 1 0 0
{
T 24900 4650 5 8 1 1 0 0 1
pinnumber=122
T 24900 4550 5 8 0 1 0 2 1
pinseq=72
T 24750 4600 9 8 1 1 0 6 1
pinlabel=LVDS_75p
T 24750 4600 5 8 0 1 0 8 1
pintype=io
}
P 25100 4200 24800 4200 1 0 0
{
T 24900 4250 5 8 1 1 0 0 1
pinnumber=123
T 24900 4150 5 8 0 1 0 2 1
pinseq=73
T 24750 4200 9 8 1 1 0 6 1
pinlabel=LVDS_74n
T 24750 4200 5 8 0 1 0 8 1
pintype=io
}
P 25100 3800 24800 3800 1 0 0
{
T 24900 3850 5 8 1 1 0 0 1
pinnumber=124
T 24900 3750 5 8 0 1 0 2 1
pinseq=74
T 24750 3800 9 8 1 1 0 6 1
pinlabel=LVDS_74p
T 24750 3800 5 8 0 1 0 8 1
pintype=io
}
P 25100 3400 24800 3400 1 0 0
{
T 24900 3450 5 8 1 1 0 0 1
pinnumber=125
T 24900 3350 5 8 0 1 0 2 1
pinseq=75
T 24750 3400 9 8 1 1 0 6 1
pinlabel=LVDS_73n
T 24750 3400 5 8 0 1 0 8 1
pintype=io
}
P 25100 3000 24800 3000 1 0 0
{
T 24900 3050 5 8 1 1 0 0 1
pinnumber=126
T 24900 2950 5 8 0 1 0 2 1
pinseq=76
T 24750 3000 9 8 1 1 0 6 1
pinlabel=LVDS_73p
T 24750 3000 5 8 0 1 0 8 1
pintype=io
}
P 25100 2600 24800 2600 1 0 0
{
T 24900 2650 5 8 1 1 0 0 1
pinnumber=127
T 24900 2550 5 8 0 1 0 2 1
pinseq=77
T 24750 2600 9 8 1 1 0 6 1
pinlabel=VREF_2B3
T 24750 2600 5 8 0 1 0 8 1
pintype=io
}
P 25100 2200 24800 2200 1 0 0
{
T 24900 2250 5 8 1 1 0 0 1
pinnumber=128
T 24900 2150 5 8 0 1 0 2 1
pinseq=78
T 24750 2200 9 8 0 1 0 6 1
pinlabel=
T 24750 2200 5 8 0 1 0 8 1
pintype=io
}
P 25100 1800 24800 1800 1 0 0
{
T 24900 1850 5 8 1 1 0 0 1
pinnumber=129
T 24900 1750 5 8 0 1 0 2 1
pinseq=79
T 24750 1800 9 8 1 1 0 6 1
pinlabel=GND
T 24750 1800 5 8 0 1 0 8 1
pintype=pwr
}
P 25100 1400 24800 1400 1 0 0
{
T 24900 1450 5 8 1 1 0 0 1
pinnumber=130
T 24900 1350 5 8 0 1 0 2 1
pinseq=80
T 24750 1400 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 24750 1400 5 8 0 1 0 8 1
pintype=pwr
}
B 400 400 24400 5100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 700 5600 8 10 1 1 0 6 1
refdes=U?
T 23400 6200 9 10 1 0 0 0 1

T 400 5100 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 5300 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 5500 5 10 0 0 0 0 1
author=Paul Pham
T 400 5700 5 10 0 0 0 0 1
documentation=
T 400 5900 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Southside"
T 400 6100 5 10 0 0 0 0 1
numslots=0
T 13200 3300 9 24 1 0 0 4 1
Bottom Quarter
