// Seed: 1028565366
module module_0 (
    input id_0
    , id_7,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6
);
  if (1) type_12 id_8 ({id_5, id_7, id_1, 1, 1'b0, id_4 == 1});
endmodule
