// Seed: 4282101988
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd92,
    parameter id_3 = 32'd91
) (
    input  tri0 _id_0,
    output wor  id_1
);
  wire _id_3;
  logic [7:0][(  id_0  ) : 1] id_4;
  assign id_4[id_3] = -1;
  parameter id_5 = !(1);
  logic [7:0] id_6;
  assign id_3 = id_6[-1'b0===1'b0];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
