{
  "Top": "matrix_mult",
  "RtlTop": "matrix_mult",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-1-i"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "A": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "4",
          "3"
        ]
      }
    },
    "B": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "3",
          "4"
        ]
      }
    },
    "C": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "4",
          "4"
        ],
        "interfaceRef": "C"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "89",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_mult",
    "Version": "1.0",
    "DisplayName": "Matrix_mult",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/assignment_5.cpp"],
    "Vhdl": [
      "impl\/vhdl\/aesl_mux_load_12i32P.vhd",
      "impl\/vhdl\/matrix_mult_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/matrix_mult.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/aesl_mux_load_12i32P.v",
      "impl\/verilog\/matrix_mult_AXILiteS_s_axi.v",
      "impl\/verilog\/matrix_mult.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matrix_mult_v1_0\/data\/matrix_mult.mdd",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/data\/matrix_mult.tcl",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/src\/xmatrix_mult.c",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/src\/xmatrix_mult.h",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/src\/xmatrix_mult_hw.h",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/src\/xmatrix_mult_linux.c",
      "impl\/misc\/drivers\/matrix_mult_v1_0\/src\/xmatrix_mult_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/scratch\/whoami\/assignment_5\/Assignment_5\/solution1\/.autopilot\/db\/matrix_mult.design.xml",
    "DebugDir": "\/scratch\/whoami\/assignment_5\/Assignment_5\/solution1\/.debug",
    "ProtoInst": ["\/scratch\/whoami\/assignment_5\/Assignment_5\/solution1\/.debug\/matrix_mult.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "A_0_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_0_0",
      "bundle_role": "default"
    },
    "A_0_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_0_1",
      "bundle_role": "default"
    },
    "A_0_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_0_2",
      "bundle_role": "default"
    },
    "A_1_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_1_0",
      "bundle_role": "default"
    },
    "A_1_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_1_1",
      "bundle_role": "default"
    },
    "A_1_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_1_2",
      "bundle_role": "default"
    },
    "A_2_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_2_0",
      "bundle_role": "default"
    },
    "A_2_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_2_1",
      "bundle_role": "default"
    },
    "A_2_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_2_2",
      "bundle_role": "default"
    },
    "A_3_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_3_0",
      "bundle_role": "default"
    },
    "A_3_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_3_1",
      "bundle_role": "default"
    },
    "A_3_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A_3_2",
      "bundle_role": "default"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "B_0_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_0_0",
      "bundle_role": "default"
    },
    "B_0_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_0_1",
      "bundle_role": "default"
    },
    "B_0_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_0_2",
      "bundle_role": "default"
    },
    "B_0_3": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_0_3",
      "bundle_role": "default"
    },
    "B_1_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_1_0",
      "bundle_role": "default"
    },
    "B_1_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_1_1",
      "bundle_role": "default"
    },
    "B_1_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_1_2",
      "bundle_role": "default"
    },
    "B_1_3": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_1_3",
      "bundle_role": "default"
    },
    "B_2_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_2_0",
      "bundle_role": "default"
    },
    "B_2_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_2_1",
      "bundle_role": "default"
    },
    "B_2_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_2_2",
      "bundle_role": "default"
    },
    "B_2_3": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "B_2_3",
      "bundle_role": "default"
    },
    "C": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "C",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "A_0_0": {
      "dir": "in",
      "width": "32"
    },
    "A_0_1": {
      "dir": "in",
      "width": "32"
    },
    "A_0_2": {
      "dir": "in",
      "width": "32"
    },
    "A_1_0": {
      "dir": "in",
      "width": "32"
    },
    "A_1_1": {
      "dir": "in",
      "width": "32"
    },
    "A_1_2": {
      "dir": "in",
      "width": "32"
    },
    "A_2_0": {
      "dir": "in",
      "width": "32"
    },
    "A_2_1": {
      "dir": "in",
      "width": "32"
    },
    "A_2_2": {
      "dir": "in",
      "width": "32"
    },
    "A_3_0": {
      "dir": "in",
      "width": "32"
    },
    "A_3_1": {
      "dir": "in",
      "width": "32"
    },
    "A_3_2": {
      "dir": "in",
      "width": "32"
    },
    "B_0_0": {
      "dir": "in",
      "width": "32"
    },
    "B_0_1": {
      "dir": "in",
      "width": "32"
    },
    "B_0_2": {
      "dir": "in",
      "width": "32"
    },
    "B_0_3": {
      "dir": "in",
      "width": "32"
    },
    "B_1_0": {
      "dir": "in",
      "width": "32"
    },
    "B_1_1": {
      "dir": "in",
      "width": "32"
    },
    "B_1_2": {
      "dir": "in",
      "width": "32"
    },
    "B_1_3": {
      "dir": "in",
      "width": "32"
    },
    "B_2_0": {
      "dir": "in",
      "width": "32"
    },
    "B_2_1": {
      "dir": "in",
      "width": "32"
    },
    "B_2_2": {
      "dir": "in",
      "width": "32"
    },
    "B_2_3": {
      "dir": "in",
      "width": "32"
    },
    "C_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "C_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "C_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "C_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "C_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "C_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "C_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrix_mult",
      "Instances": [
        {
          "ModuleName": "aesl_mux_load_12i32P",
          "InstanceName": "tmp_aesl_mux_load_12i32P_fu_149"
        },
        {
          "ModuleName": "aesl_mux_load_12i32P",
          "InstanceName": "tmp_1_aesl_mux_load_12i32P_fu_178"
        }
      ]
    },
    "Info": {
      "aesl_mux_load_12i32P": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "matrix_mult": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "aesl_mux_load_12i32P": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.038"
        },
        "Area": {
          "LUT": "56",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "URAM": "0"
        }
      },
      "matrix_mult": {
        "Latency": {
          "LatencyBest": "89",
          "LatencyAvg": "89",
          "LatencyWorst": "89",
          "PipelineII": "90",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.307"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "88",
            "PipelineII": "",
            "PipelineDepth": "22",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "20",
                "PipelineII": "",
                "PipelineDepth": "5",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "99",
          "LUT": "379",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matrix_mult",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-05 16:52:41 CDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
