Timing Analyzer report for NCO
Wed Dec 05 12:31:09 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; NCO                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   2.1%      ;
;     Processors 5-16        ;   1.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 155.76 MHz ; 155.76 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 3.580 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.438 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 4.719 ; 0.000         ;
; clk                                              ; 9.934 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.580 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.341      ;
; 3.900 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.021      ;
; 4.627 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[6]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.274      ;
; 4.813 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[1]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.088      ;
; 5.009 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[4]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.892      ;
; 5.148 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[0]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.753      ;
; 5.289 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 5.045      ;
; 5.311 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[2]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.590      ;
; 5.334 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 4.997      ;
; 5.711 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 4.638      ;
; 5.712 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 4.637      ;
; 5.731 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[5]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.170      ;
; 5.740 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[7]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.161      ;
; 5.759 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 4.575      ;
; 5.763 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 4.586      ;
; 5.878 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 4.453      ;
; 5.925 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[3]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.976      ;
; 5.939 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 4.395      ;
; 5.980 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.926      ;
; 6.005 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 4.329      ;
; 6.018 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 4.313      ;
; 6.061 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 4.278      ;
; 6.079 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 4.252      ;
; 6.098 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 4.246      ;
; 6.098 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 4.247      ;
; 6.100 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.806      ;
; 6.102 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 4.243      ;
; 6.103 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.295      ; 4.240      ;
; 6.109 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.797      ;
; 6.117 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[9]                                                                                       ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.784      ;
; 6.126 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.780      ;
; 6.126 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.780      ;
; 6.128 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                               ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 4.216      ;
; 6.135 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 4.196      ;
; 6.140 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 4.209      ;
; 6.142 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 4.192      ;
; 6.144 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.762      ;
; 6.153 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                                                                 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[15]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.767      ;
; 6.162 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 4.187      ;
; 6.217 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.689      ;
; 6.246 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.660      ;
; 6.247 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.659      ;
; 6.255 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.651      ;
; 6.267 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.639      ;
; 6.272 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.634      ;
; 6.272 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.634      ;
; 6.273 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                                                                 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[14]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.647      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.289 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.632      ;
; 6.290 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.616      ;
; 6.291 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.615      ;
; 6.299 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                                                                 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[13]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.621      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.304 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.617      ;
; 6.353 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[9]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.553      ;
; 6.356 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 3.993      ;
; 6.363 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.543      ;
; 6.363 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.543      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.369 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.552      ;
; 6.370 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.536      ;
; 6.371 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 3.978      ;
; 6.378 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 3.967      ;
; 6.383 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[9]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.523      ;
; 6.392 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.514      ;
; 6.393 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.513      ;
; 6.393 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                        ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.513      ;
; 6.393 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 3.951      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[0]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[1]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[3]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|q_a[1]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|q_a[3]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a0~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|q_a[0]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[2]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|q_a[2]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[5]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a5~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|q_a[5]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|q_a[4]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[4]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[6]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
; 6.398 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a7~porta_address_reg0 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|q_a[7]                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.428      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.438 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.172      ;
; 0.444 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.178      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                             ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|R0                                                                                         ; tlv5618a_device:tlv5618a_device1|R0                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|R1                                                                                         ; tlv5618a_device:tlv5618a_device1|R1                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|ab                                                                                         ; tlv5618a_device:tlv5618a_device1|ab                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_sclk                                            ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_sclk                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|flag                                                ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|flag                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|start                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.461 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.195      ;
; 0.472 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.209      ;
; 0.474 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.199      ;
; 0.499 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[2][0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[0][0]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                     ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.233      ;
; 0.506 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.239      ;
; 0.514 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.255      ;
; 0.515 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.254      ;
; 0.518 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.255      ;
; 0.521 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.249      ;
; 0.521 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.249      ;
; 0.522 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.254      ;
; 0.524 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.258      ;
; 0.525 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[7]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[7]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[7]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[7]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[4]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[5]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[3]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[1]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[1]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[3]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[3]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[1]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[6]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.538 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.271      ;
; 0.540 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.271      ;
; 0.540 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.268      ;
; 0.540 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.265      ;
; 0.542 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.836      ;
; 0.544 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.274      ;
; 0.544 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|busy                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.837      ;
; 0.545 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.276      ;
; 0.545 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.284      ;
; 0.545 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.277      ;
; 0.545 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.838      ;
; 0.547 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.275      ;
; 0.551 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.292      ;
; 0.556 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.285      ;
; 0.557 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.277      ;
; 0.558 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.288      ;
; 0.560 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.290      ;
; 0.566 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.289      ;
; 0.568 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.298      ;
; 0.574 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.311      ;
; 0.579 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.310      ;
; 0.583 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.303      ;
; 0.588 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.312      ;
; 0.588 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.308      ;
; 0.591 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.330      ;
; 0.597 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.320      ;
; 0.639 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.933      ;
; 0.641 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10]                                                     ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[10]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                            ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                              ; tlv5618a_device:tlv5618a_device1|BUFFER[9]                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.647 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                                              ; tlv5618a_device:tlv5618a_device1|BUFFER[0]                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.648 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.660 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.674 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|busy                                                ; tlv5618a_device:tlv5618a_device1|flag                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.675 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[4] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.701 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[6]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 164.42 MHz ; 164.42 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 3.918 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 4.716 ; 0.000         ;
; clk                                              ; 9.943 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.918 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.012      ;
; 4.200 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.730      ;
; 4.971 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[6]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.940      ;
; 5.132 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[1]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.779      ;
; 5.287 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[4]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.624      ;
; 5.439 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[0]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.472      ;
; 5.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.822      ;
; 5.514 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[2]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.397      ;
; 5.520 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.773      ;
; 5.871 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 4.435      ;
; 5.872 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 4.434      ;
; 5.921 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.372      ;
; 5.923 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 4.383      ;
; 5.949 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[5]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.962      ;
; 5.977 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[7]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.934      ;
; 6.058 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.235      ;
; 6.116 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.177      ;
; 6.130 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[3]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.781      ;
; 6.156 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.137      ;
; 6.171 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.122      ;
; 6.222 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 4.077      ;
; 6.226 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.067      ;
; 6.242 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 4.062      ;
; 6.242 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 4.063      ;
; 6.246 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 4.059      ;
; 6.248 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 4.055      ;
; 6.272 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 4.030      ;
; 6.279 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 4.027      ;
; 6.283 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.010      ;
; 6.285 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 4.008      ;
; 6.304 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 4.002      ;
; 6.406 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[9]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.505      ;
; 6.408 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.509      ;
; 6.468 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[15]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.463      ;
; 6.508 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 3.798      ;
; 6.524 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 3.782      ;
; 6.534 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.383      ;
; 6.534 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.383      ;
; 6.534 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 3.771      ;
; 6.539 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.378      ;
; 6.548 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 3.756      ;
; 6.550 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 3.755      ;
; 6.550 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 3.756      ;
; 6.566 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 3.738      ;
; 6.567 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.350      ;
; 6.568 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 3.731      ;
; 6.573 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.344      ;
; 6.579 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 3.727      ;
; 6.594 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[13]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.337      ;
; 6.598 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.271      ; 3.712      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.598 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.332      ;
; 6.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 3.713      ;
; 6.608 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.271      ; 3.702      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.612 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.318      ;
; 6.614 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 3.690      ;
; 6.615 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 3.697      ;
; 6.615 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 3.693      ;
; 6.616 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 3.696      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.617 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.313      ;
; 6.622 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 3.689      ;
; 6.633 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[14]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.298      ;
; 6.642 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.276      ; 3.673      ;
; 6.646 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.270      ; 3.663      ;
; 6.653 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 3.659      ;
; 6.656 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 3.647      ;
; 6.656 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.267      ; 3.650      ;
; 6.660 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.257      ;
; 6.660 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.257      ;
; 6.661 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 3.641      ;
; 6.662 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.271      ; 3.648      ;
; 6.663 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.254      ;
; 6.665 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.252      ;
; 6.673 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 3.638      ;
; 6.680 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 3.625      ;
; 6.687 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 3.617      ;
; 6.690 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 3.618      ;
; 6.692 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 3.613      ;
; 6.693 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.224      ;
; 6.699 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.217      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                             ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tlv5618a_device:tlv5618a_device1|R0                                                                                         ; tlv5618a_device:tlv5618a_device1|R0                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tlv5618a_device:tlv5618a_device1|R1                                                                                         ; tlv5618a_device:tlv5618a_device1|R1                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tlv5618a_device:tlv5618a_device1|ab                                                                                         ; tlv5618a_device:tlv5618a_device1|ab                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_sclk                                            ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_sclk                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|flag                                                ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|flag                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|start                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.423 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.077      ;
; 0.435 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.089      ;
; 0.446 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.100      ;
; 0.446 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.094      ;
; 0.458 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.112      ;
; 0.469 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[2][0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                     ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[0][0]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.479 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.127      ;
; 0.485 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.487 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.140      ;
; 0.488 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.148      ;
; 0.490 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.147      ;
; 0.491 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[7]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[7]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[3]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[3]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[3]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.145      ;
; 0.491 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.139      ;
; 0.492 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[7]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[7]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[6]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[4]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[5]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.141      ;
; 0.494 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[1]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[1]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[1]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.148      ;
; 0.504 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.157      ;
; 0.505 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.157      ;
; 0.508 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.776      ;
; 0.508 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.156      ;
; 0.508 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.156      ;
; 0.509 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.161      ;
; 0.509 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.157      ;
; 0.509 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|busy                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.162      ;
; 0.510 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.513 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.165      ;
; 0.518 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.170      ;
; 0.520 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.178      ;
; 0.532 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.192      ;
; 0.533 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.173      ;
; 0.533 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.179      ;
; 0.534 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.185      ;
; 0.534 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.185      ;
; 0.537 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.189      ;
; 0.538 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.184      ;
; 0.547 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.187      ;
; 0.548 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.202      ;
; 0.549 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.201      ;
; 0.555 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.202      ;
; 0.556 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.196      ;
; 0.566 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.212      ;
; 0.568 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.225      ;
; 0.596 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.598 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10]                                                     ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[10]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                            ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                              ; tlv5618a_device:tlv5618a_device1|BUFFER[9]                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.603 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                                              ; tlv5618a_device:tlv5618a_device1|BUFFER[0]                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.605 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.607 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[4] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.611 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.622 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[6]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.622 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|busy                                                ; tlv5618a_device:tlv5618a_device1|flag                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 6.997 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.149 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 4.732 ; 0.000         ;
; clk                                              ; 9.594 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.997 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[0]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.954      ;
; 7.131 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[1]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.820      ;
; 7.483 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[6]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.456      ;
; 7.672 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[4]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.267      ;
; 7.725 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 2.409      ;
; 7.732 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[1]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.207      ;
; 7.753 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 2.382      ;
; 7.872 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[0]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.067      ;
; 7.907 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[2]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.032      ;
; 7.937 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 2.205      ;
; 7.938 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 2.204      ;
; 7.954 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 2.180      ;
; 7.965 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 2.177      ;
; 7.989 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[5]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.950      ;
; 7.995 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 2.140      ;
; 8.011 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[7]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.928      ;
; 8.016 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 2.118      ;
; 8.039 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 2.095      ;
; 8.059 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 2.076      ;
; 8.091 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 2.050      ;
; 8.105 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 2.030      ;
; 8.117 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 2.024      ;
; 8.117 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 2.017      ;
; 8.120 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 2.015      ;
; 8.127 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 2.014      ;
; 8.128 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 2.013      ;
; 8.131 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 2.011      ;
; 8.134 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 2.006      ;
; 8.136 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 2.006      ;
; 8.152 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 1.986      ;
; 8.183 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[3]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.756      ;
; 8.234 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 1.908      ;
; 8.236 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 1.906      ;
; 8.245 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.698      ;
; 8.245 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.896      ;
; 8.246 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.895      ;
; 8.246 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 1.896      ;
; 8.247 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.696      ;
; 8.251 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.692      ;
; 8.261 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.880      ;
; 8.261 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 1.881      ;
; 8.268 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[12]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.873      ;
; 8.274 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.669      ;
; 8.275 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a8~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 1.867      ;
; 8.298 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 1.851      ;
; 8.299 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 1.850      ;
; 8.303 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.640      ;
; 8.305 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 1.844      ;
; 8.307 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.636      ;
; 8.307 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|DATA[9]                                                 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_din                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.632      ;
; 8.309 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.832      ;
; 8.310 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 1.838      ;
; 8.313 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.630      ;
; 8.313 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.630      ;
; 8.314 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 1.834      ;
; 8.314 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.142      ; 1.837      ;
; 8.315 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.628      ;
; 8.315 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[15]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.636      ;
; 8.319 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.624      ;
; 8.319 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[14]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.632      ;
; 8.324 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.619      ;
; 8.324 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 1.824      ;
; 8.329 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 1.819      ;
; 8.331 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 1.807      ;
; 8.332 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.809      ;
; 8.333 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a3~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 1.809      ;
; 8.334 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 1.806      ;
; 8.335 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 1.813      ;
; 8.337 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 1.812      ;
; 8.338 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 1.807      ;
; 8.342 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.601      ;
; 8.342 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.601      ;
; 8.346 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a4~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.795      ;
; 8.352 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a1~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 1.793      ;
; 8.355 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 1.786      ;
; 8.360 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a5~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.787      ;
; 8.363 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[9]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.580      ;
; 8.367 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[9]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.576      ;
; 8.371 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.572      ;
; 8.372 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.571      ;
; 8.375 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.568      ;
; 8.376 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.567      ;
; 8.378 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[15]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.566      ;
; 8.381 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.562      ;
; 8.381 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.562      ;
; 8.382 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[14]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.562      ;
; 8.383 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.560      ;
; 8.383 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[13]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.568      ;
; 8.387 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.556      ;
; 8.387 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                           ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[12]                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.564      ;
; 8.388 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.555      ;
; 8.392 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.551      ;
; 8.410 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.533      ;
; 8.410 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.533      ;
; 8.411 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[5]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.540      ;
; 8.411 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[6]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.540      ;
; 8.411 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[7]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.540      ;
; 8.411 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.540      ;
; 8.411 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[3]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.540      ;
; 8.411 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[4]                                                  ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|cnt[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.540      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.149 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.478      ;
; 0.152 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.156 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.160 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.170 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.173 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.176 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.506      ;
; 0.177 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.180 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.509      ;
; 0.181 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.510      ;
; 0.185 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.517      ;
; 0.185 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.508      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                             ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.516      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|R0                                                                                         ; tlv5618a_device:tlv5618a_device1|R0                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|R1                                                                                         ; tlv5618a_device:tlv5618a_device1|R1                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|ab                                                                                         ; tlv5618a_device:tlv5618a_device1|ab                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_sclk                                            ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_sclk                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|flag                                                ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|flag                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|start                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.188 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.516      ;
; 0.191 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.519      ;
; 0.192 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.515      ;
; 0.192 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[2][0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                     ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[0][0]                                       ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.518      ;
; 0.196 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.523      ;
; 0.197 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.524      ;
; 0.199 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.525      ;
; 0.199 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.533      ;
; 0.203 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.535      ;
; 0.204 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[4]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[7]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[7]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[7]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[7]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[5]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[3]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[3]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[3]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.532      ;
; 0.205 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.535      ;
; 0.206 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[6]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[1]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[1]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[1]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.534      ;
; 0.208 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.530      ;
; 0.209 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.531      ;
; 0.210 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.530      ;
; 0.210 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.531      ;
; 0.211 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.533      ;
; 0.213 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.533      ;
; 0.215 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.535      ;
; 0.216 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.542      ;
; 0.216 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|busy                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.546      ;
; 0.217 ; tlv5618a_device:tlv5618a_device1|start                                                                                      ; tlv5618a_device:tlv5618a_device1|tlv5618a_interface:tlv5618a_interface1|dac_csn                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                      ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.540      ;
; 0.251 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10]                                                     ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[10]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                              ; tlv5618a_device:tlv5618a_device1|BUFFER[9]                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                            ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                                              ; tlv5618a_device:tlv5618a_device1|BUFFER[0]                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                         ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                   ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.260 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[4] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.265 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[6]                                                    ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_a8h:auto_generated|pipeline_dffe[1] ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                  ; nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 3.580 ; 0.149 ; N/A      ; N/A     ; 4.716               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; 3.580 ; 0.149 ; N/A      ; N/A     ; 4.716               ;
;  clk                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dac_sclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_din       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_csn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_din       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_csn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_din       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_csn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_din       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_csn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 2351     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 2351     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                              ; clk                                              ; Base      ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dac_csn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_din     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dac_csn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_din     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Dec 05 12:31:07 2018
Info: Command: quartus_sta NCO -c NCO
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'NCO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[0]} {PLL1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.580               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.438               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.719               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.918               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.997
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.997               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Wed Dec 05 12:31:09 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


