CAPI=2:

# Copyright 2021 OpenHW Group
# Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

name: "openhwgroup.org:ip:cv32e40p"
description: "OpenHW Group RISC-V Core CV32E40P"

filesets:
  files_rtl:
    files:
    - openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
    - openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
    - openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_fp_wrapper.sv
    - openhwgroup_cv32e40p/rtl/cv32e40p_top.sv
    file_type: systemVerilogSource

  files_fpu:
    files:
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
    file_type: systemVerilogSource


  files_fpu_div:
    files:
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
    - openhwgroup_cv32e40p/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
    file_type: systemVerilogSource


  files_clk_gate:
    files:
    - openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
    file_type: systemVerilogSource

  ff_regfile:
    files:
    - openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv
    file_type: systemVerilogSource

  latch_regfile:
    files:
    - openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
    - files_rtl
    - ff_regfile
    - files_fpu
    - files_fpu_div
    - target_sim? (files_clk_gate)
