<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_451_DK_8LED_2CT_AU_SANGDON.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DK_8LED_2CT_AU_SANGDON.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DK_8LED_2CT_AU_SANGDON.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DK_8LED_2CT_AU_SANGDON.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_AU_SANGDON.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DK_8LED_2CT_AU_SANGDON.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DK_8LED_2CT_AU_SANGDON.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DK_8LED_2CT_AU_SANGDON.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DK_8LED_2CT_AU_SANGDON.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DK_8LED_2CT_AU_SANGDON.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_2CT_AU_SANGDON.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DK_8LED_2CT_AU_SANGDON.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DK_8LED_2CT_AU_SANGDON.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DK_8LED_2CT_AU_SANGDON.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DK_8LED_2CT_AU_SANGDON.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DK_8LED_2CT_AU_SANGDON.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_AU_SANGDON_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_2CT_AU_SANGDON_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DK_8LED_2CT_AU_SANGDON_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_SANGDON_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_8led_2ct_au_sangdon.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dk_8led_2ct_au_sangdon.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dk_8led_2ct_au_sangdon.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-725705086963122106" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3580724756686685146" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2050903023303684612" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695890" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2021583476838036432" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695899" xil_pn:in_ck="-7669445483767848354" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4503883395180993911" xil_pn:start_ts="1570695890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.lso"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.ngc"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.ngr"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.prj"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.stx"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.syr"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.xst"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_vhdl.prj"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1570695899" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7126891844043168327" xil_pn:start_ts="1570695899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695905" xil_pn:in_ck="-3385039217042454513" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-601452408790722989" xil_pn:start_ts="1570695899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.bld"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.ngd"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570695910" xil_pn:in_ck="7833345183702886096" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1570695905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.pcf"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.map"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.mrp"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.ncd"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.ngm"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_map.xrpt"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_summary.xml"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570695927" xil_pn:in_ck="-6256463457634895191" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1570695910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.ncd"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.pad"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.par"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.ptwx"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.unroutes"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.xpi"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_pad.csv"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_pad.txt"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570695933" xil_pn:in_ck="-2085521001657963260" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1570695927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dk_8led_2ct_au_sangdon.bgn"/>
      <outfile xil_pn:name="dk_8led_2ct_au_sangdon.bit"/>
      <outfile xil_pn:name="dk_8led_2ct_au_sangdon.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1570696046" xil_pn:in_ck="7902008978486924494" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1570696044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570695927" xil_pn:in_ck="2746130182082054988" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1570695923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.twr"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_SANGDON.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
