{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614239913947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614239913955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 24 23:58:33 2021 " "Processing started: Wed Feb 24 23:58:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614239913955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614239913955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TAG_Computer -c TAG_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off TAG_Computer -c TAG_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614239913955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614239916512 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "TAG_Computer.qsys " "Elaborating Qsys system entity \"TAG_Computer.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614239924123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:47 Progress: Loading TAG_Computer/TAG_Computer.qsys " "2021.02.24.23:58:47 Progress: Loading TAG_Computer/TAG_Computer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239927506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:48 Progress: Reading input file " "2021.02.24.23:58:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239928234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:48 Progress: Adding ARM_A9_HPS \[altera_hps 15.0\] " "2021.02.24.23:58:48 Progress: Adding ARM_A9_HPS \[altera_hps 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239928315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module ARM_A9_HPS " "2021.02.24.23:58:49 Progress: Parameterizing module ARM_A9_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding HEX0_1 \[altera_avalon_pio 15.0\] " "2021.02.24.23:58:49 Progress: Adding HEX0_1 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module HEX0_1 " "2021.02.24.23:58:49 Progress: Parameterizing module HEX0_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding HEX2_3 \[altera_avalon_pio 15.0\] " "2021.02.24.23:58:49 Progress: Adding HEX2_3 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module HEX2_3 " "2021.02.24.23:58:49 Progress: Parameterizing module HEX2_3" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding HEX4_5 \[altera_avalon_pio 15.0\] " "2021.02.24.23:58:49 Progress: Adding HEX4_5 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module HEX4_5 " "2021.02.24.23:58:49 Progress: Parameterizing module HEX4_5" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding Interval_Timer \[altera_avalon_timer 15.0\] " "2021.02.24.23:58:49 Progress: Adding Interval_Timer \[altera_avalon_timer 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module Interval_Timer " "2021.02.24.23:58:49 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 15.0\] " "2021.02.24.23:58:49 Progress: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_To_FPGA_Bridge " "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 15.0\] " "2021.02.24.23:58:49 Progress: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_To_HPS_Bridge " "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding JTAG_UART_For_ARM0 \[altera_avalon_jtag_uart 15.0\] " "2021.02.24.23:58:49 Progress: Adding JTAG_UART_For_ARM0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_UART_For_ARM0 " "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_UART_For_ARM0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding JTAG_UART_For_ARM1 \[altera_avalon_jtag_uart 15.0\] " "2021.02.24.23:58:49 Progress: Adding JTAG_UART_For_ARM1 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_UART_For_ARM1 " "2021.02.24.23:58:49 Progress: Parameterizing module JTAG_UART_For_ARM1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding LEDS \[altera_avalon_pio 15.0\] " "2021.02.24.23:58:49 Progress: Adding LEDS \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module LEDS " "2021.02.24.23:58:49 Progress: Parameterizing module LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.0\] " "2021.02.24.23:58:49 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module Onchip_SRAM " "2021.02.24.23:58:49 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding PushButtons \[altera_avalon_pio 15.0\] " "2021.02.24.23:58:49 Progress: Adding PushButtons \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module PushButtons " "2021.02.24.23:58:49 Progress: Parameterizing module PushButtons" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 15.0\] " "2021.02.24.23:58:49 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module SDRAM " "2021.02.24.23:58:49 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding Slider_Switches \[altera_avalon_pio 15.0\] " "2021.02.24.23:58:49 Progress: Adding Slider_Switches \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Parameterizing module Slider_Switches " "2021.02.24.23:58:49 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:49 Progress: Adding SysID \[altera_avalon_sysid_qsys 15.0\] " "2021.02.24.23:58:49 Progress: Adding SysID \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239929666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:50 Progress: Parameterizing module SysID " "2021.02.24.23:58:50 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239930399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:50 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.0\] " "2021.02.24.23:58:50 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239930400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:50 Progress: Parameterizing module System_PLL " "2021.02.24.23:58:50 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239930429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:50 Progress: Building connections " "2021.02.24.23:58:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239930430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:50 Progress: Parameterizing connections " "2021.02.24.23:58:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239930473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:58:50 Progress: Validating " "2021.02.24.23:58:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239930475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.24.23:59:03 Progress: Done reading input file " "2021.02.24.23:59:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239943548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "TAG_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "TAG_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "TAG_Computer.ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "TAG_Computer.ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "TAG_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "TAG_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "TAG_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "TAG_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "TAG_Computer.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "TAG_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "TAG_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer.SysID: Time stamp will be automatically updated when this component is generated. " "TAG_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946834 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "TAG_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit. " "TAG_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946835 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "TAG_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master " "TAG_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239946835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer: Generating TAG_Computer \"TAG_Computer\" for QUARTUS_SYNTH " "TAG_Computer: Generating TAG_Computer \"TAG_Computer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239949476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239957371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239957901 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239957901 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239957904 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239957904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\" " "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239963426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239963873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239964163 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239964168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239964168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1614239964169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"TAG_Computer\" instantiated altera_hps \"ARM_A9_HPS\" " "ARM_A9_HPS: \"TAG_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239966621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1: Starting RTL generation for module 'TAG_Computer_HEX0_1' " "HEX0_1: Starting RTL generation for module 'TAG_Computer_HEX0_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239966816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_HEX0_1 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0001_HEX0_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0001_HEX0_1_gen//TAG_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  \] " "HEX0_1:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_HEX0_1 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0001_HEX0_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0001_HEX0_1_gen//TAG_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239966816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1: Done RTL generation for module 'TAG_Computer_HEX0_1' " "HEX0_1: Done RTL generation for module 'TAG_Computer_HEX0_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1: \"TAG_Computer\" instantiated altera_avalon_pio \"HEX0_1\" " "HEX0_1: \"TAG_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'TAG_Computer_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'TAG_Computer_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TAG_Computer_Interval_Timer --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0002_Interval_Timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0002_Interval_Timer_gen//TAG_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TAG_Computer_Interval_Timer --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0002_Interval_Timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0002_Interval_Timer_gen//TAG_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'TAG_Computer_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'TAG_Computer_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"TAG_Computer\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"TAG_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_To_FPGA_Bridge: \"TAG_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\" " "JTAG_To_FPGA_Bridge: \"TAG_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_For_ARM0: Starting RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0' " "JTAG_UART_For_ARM0: Starting RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_For_ARM0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TAG_Computer_JTAG_UART_For_ARM0 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0003_JTAG_UART_For_ARM0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0003_JTAG_UART_For_ARM0_gen//TAG_Computer_JTAG_UART_For_ARM0_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART_For_ARM0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TAG_Computer_JTAG_UART_For_ARM0 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0003_JTAG_UART_For_ARM0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0003_JTAG_UART_For_ARM0_gen//TAG_Computer_JTAG_UART_For_ARM0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239967998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_For_ARM0: Done RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0' " "JTAG_UART_For_ARM0: Done RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_For_ARM0: \"TAG_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_For_ARM0\" " "JTAG_UART_For_ARM0: \"TAG_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_For_ARM0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Starting RTL generation for module 'TAG_Computer_LEDS' " "LEDS: Starting RTL generation for module 'TAG_Computer_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_LEDS --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0004_LEDS_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0004_LEDS_gen//TAG_Computer_LEDS_component_configuration.pl  --do_build_sim=0  \] " "LEDS:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_LEDS --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0004_LEDS_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0004_LEDS_gen//TAG_Computer_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Done RTL generation for module 'TAG_Computer_LEDS' " "LEDS: Done RTL generation for module 'TAG_Computer_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: \"TAG_Computer\" instantiated altera_avalon_pio \"LEDS\" " "LEDS: \"TAG_Computer\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'TAG_Computer_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'TAG_Computer_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TAG_Computer_Onchip_SRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0005_Onchip_SRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0005_Onchip_SRAM_gen//TAG_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TAG_Computer_Onchip_SRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0005_Onchip_SRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0005_Onchip_SRAM_gen//TAG_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'TAG_Computer_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'TAG_Computer_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"TAG_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"TAG_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons: Starting RTL generation for module 'TAG_Computer_PushButtons' " "PushButtons: Starting RTL generation for module 'TAG_Computer_PushButtons'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_PushButtons --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0006_PushButtons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0006_PushButtons_gen//TAG_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  \] " "PushButtons:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_PushButtons --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0006_PushButtons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0006_PushButtons_gen//TAG_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons: Done RTL generation for module 'TAG_Computer_PushButtons' " "PushButtons: Done RTL generation for module 'TAG_Computer_PushButtons'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons: \"TAG_Computer\" instantiated altera_avalon_pio \"PushButtons\" " "PushButtons: \"TAG_Computer\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'TAG_Computer_SDRAM' " "SDRAM: Starting RTL generation for module 'TAG_Computer_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=TAG_Computer_SDRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0007_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0007_SDRAM_gen//TAG_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=TAG_Computer_SDRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0007_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0007_SDRAM_gen//TAG_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239968919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'TAG_Computer_SDRAM' " "SDRAM: Done RTL generation for module 'TAG_Computer_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"TAG_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"TAG_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'TAG_Computer_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'TAG_Computer_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_Slider_Switches --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0008_Slider_Switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0008_Slider_Switches_gen//TAG_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_Slider_Switches --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0008_Slider_Switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3617033524529047866.dir/0008_Slider_Switches_gen//TAG_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'TAG_Computer_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'TAG_Computer_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"TAG_Computer\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"TAG_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"TAG_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"TAG_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239969516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"TAG_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"TAG_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239970527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239976500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239976899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239977288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239977699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239978064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239978459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239978840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239979224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239979604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239979997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239980368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239980735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"TAG_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"TAG_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239986035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"TAG_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"TAG_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239987219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"TAG_Computer\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"TAG_Computer\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239987226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"TAG_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"TAG_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239987233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"TAG_Computer\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"TAG_Computer\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239987236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239987286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\" " "JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\" " "SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\" " "ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\" " "JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\" " "SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_015: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_015\" " "Router_015: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_015\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\" " "ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_010: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_010\" " "Cmd_mux_010: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\" " "Rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\" " "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239988524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239989268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\" " "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/tag-fpga/TAG_Computer/db/ip/TAG_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614239990098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614240008932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614240008947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614240008950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAG_Computer: Done \"TAG_Computer\" with 67 modules, 135 files " "TAG_Computer: Done \"TAG_Computer\" with 67 modules, 135 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1614240008950 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "TAG_Computer.qsys " "Finished elaborating Qsys system entity \"TAG_Computer.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614240010510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Verilog " "Found entity 1: TAG_Computer_Verilog" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "D:/tag-fpga/TAG_Computer/HexTo7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013787 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "D:/tag-fpga/TAG_Computer/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/tag_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/tag_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer " "Found entity 1: TAG_Computer" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TAG_Computer/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TAG_Computer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_irq_mapper_001 " "Found entity 1: TAG_Computer_irq_mapper_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_irq_mapper " "Found entity 1: TAG_Computer_irq_mapper" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1 " "Found entity 1: TAG_Computer_mm_interconnect_1" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013804 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_rsp_mux " "Found entity 1: TAG_Computer_mm_interconnect_1_rsp_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_rsp_demux " "Found entity 1: TAG_Computer_mm_interconnect_1_rsp_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_cmd_mux " "Found entity 1: TAG_Computer_mm_interconnect_1_cmd_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_cmd_demux " "Found entity 1: TAG_Computer_mm_interconnect_1_cmd_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013811 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_router_001_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_1_router_001_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013816 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_1_router_001 " "Found entity 2: TAG_Computer_mm_interconnect_1_router_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_router_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_1_router_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013817 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_1_router " "Found entity 2: TAG_Computer_mm_interconnect_1_router" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "TAG_Computer/synthesis/submodules/credit_producer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0 " "Found entity 1: TAG_Computer_mm_interconnect_0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_mux_002" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_mux " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_demux_010 " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_demux_010" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_010.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_demux_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_demux " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_mux_010 " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_mux_010" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_010.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_mux_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_mux " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_demux_002" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_demux " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013864 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013864 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013864 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013864 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "TAG_Computer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "TAG_Computer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_015_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_015_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013876 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_015 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_015" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_007_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_007_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013879 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_007 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_007" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_006_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_006_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013880 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_006 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_006" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_005_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_005_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013882 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_005 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_005" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_003_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013884 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_003 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_003" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_002_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013886 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_002 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_002" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614240013887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013888 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router " "Found entity 2: TAG_Computer_mm_interconnect_0_router" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_System_PLL " "Found entity 1: TAG_Computer_System_PLL" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "TAG_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_System_PLL_sys_pll " "Found entity 1: TAG_Computer_System_PLL_sys_pll" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_SysID " "Found entity 1: TAG_Computer_SysID" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SysID.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SysID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Slider_Switches " "Found entity 1: TAG_Computer_Slider_Switches" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Slider_Switches.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_SDRAM_input_efifo_module " "Found entity 1: TAG_Computer_SDRAM_input_efifo_module" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013901 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_SDRAM " "Found entity 2: TAG_Computer_SDRAM" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TAG_Computer_SDRAM_test_component.v(234) " "Verilog HDL warning at TAG_Computer_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614240013903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TAG_Computer_SDRAM_test_component.v(235) " "Verilog HDL warning at TAG_Computer_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614240013903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_SDRAM_test_component_ram_module " "Found entity 1: TAG_Computer_SDRAM_test_component_ram_module" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013903 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_SDRAM_test_component " "Found entity 2: TAG_Computer_SDRAM_test_component" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_PushButtons " "Found entity 1: TAG_Computer_PushButtons" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_PushButtons.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_PushButtons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Onchip_SRAM " "Found entity 1: TAG_Computer_Onchip_SRAM" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_LEDS " "Found entity 1: TAG_Computer_LEDS" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_LEDS.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_uart_for_arm0.v 5 5 " "Found 5 design units, including 5 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_uart_for_arm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_w " "Found entity 1: TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_w" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013910 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_JTAG_UART_For_ARM0_scfifo_w " "Found entity 2: TAG_Computer_JTAG_UART_For_ARM0_scfifo_w" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013910 ""} { "Info" "ISGN_ENTITY_NAME" "3 TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_r " "Found entity 3: TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_r" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013910 ""} { "Info" "ISGN_ENTITY_NAME" "4 TAG_Computer_JTAG_UART_For_ARM0_scfifo_r " "Found entity 4: TAG_Computer_JTAG_UART_For_ARM0_scfifo_r" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013910 ""} { "Info" "ISGN_ENTITY_NAME" "5 TAG_Computer_JTAG_UART_For_ARM0 " "Found entity 5: TAG_Computer_JTAG_UART_For_ARM0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file tag_computer/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file tag_computer/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013925 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013925 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Interval_Timer " "Found entity 1: TAG_Computer_Interval_Timer" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Interval_Timer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_hex0_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_hex0_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_HEX0_1 " "Found entity 1: TAG_Computer_HEX0_1" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_HEX0_1.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_HEX0_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS " "Found entity 1: TAG_Computer_ARM_A9_HPS" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS_hps_io " "Found entity 1: TAG_Computer_ARM_A9_HPS_hps_io" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS_hps_io_border " "Found entity 1: TAG_Computer_ARM_A9_HPS_hps_io_border" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240013999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240013999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS_fpga_interfaces " "Found entity 1: TAG_Computer_ARM_A9_HPS_fpga_interfaces" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614240014001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/tag_computer.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/tag_computer.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/tag_computer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/tag_computer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014016 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_arm_a9_hps.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_arm_a9_hps.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014025 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014042 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io_border.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io_border.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_arm_a9_hps_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014052 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_hex0_1.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_HEX0_1.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_hex0_1.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_HEX0_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_hex0_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_hex0_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014054 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_interval_timer.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Interval_Timer.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_interval_timer.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Interval_Timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_interval_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_interval_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014055 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014064 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014074 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014076 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014077 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_uart_for_arm0.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_jtag_uart_for_arm0.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_jtag_uart_for_arm0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_jtag_uart_for_arm0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014087 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_leds.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_LEDS.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_leds.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_LEDS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014089 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_onchip_sram.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_onchip_sram.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_onchip_sram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_onchip_sram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014090 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_pushbuttons.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_PushButtons.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_pushbuttons.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_PushButtons.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_pushbuttons.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_pushbuttons.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014091 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_sdram.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_sdram.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014101 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_sdram_test_component.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_sdram_test_component.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_sdram_test_component.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_sdram_test_component.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014108 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_slider_switches.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Slider_Switches.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_slider_switches.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Slider_Switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_slider_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_slider_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014109 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "TAG_Computer_SysID tag_computer_sysid.v(21) " "Verilog HDL error at tag_computer_sysid.v(21): module \"TAG_Computer_SysID\" cannot be declared more than once" {  } { { "db/ip/tag_computer/submodules/tag_computer_sysid.v" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/tag_computer/submodules/tag_computer_sysid.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1614240014111 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "TAG_Computer_SysID TAG_Computer_SysID.v(21) " "HDL info at TAG_Computer_SysID.v(21): see declaration for object \"TAG_Computer_SysID\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SysID.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SysID.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614240014111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_sysid.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_sysid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014111 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_system_pll.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_system_pll.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_system_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_system_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014112 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_system_pll_sys_pll.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_system_pll_sys_pll.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_system_pll_sys_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_system_pll_sys_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_irq_mapper.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014114 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_irq_mapper_001.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper_001.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_irq_mapper_001.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_irq_mapper_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_irq_mapper_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014153 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014155 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014157 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014161 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014170 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014191 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_010.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_010.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_010.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_010.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_010.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_cmd_mux_010.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014200 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014211 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_002.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014221 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_003.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014231 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_005.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_006.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014250 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_007.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014252 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_015.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_015.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_015.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_015.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_router_015.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014253 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014255 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014256 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_010.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_010.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_010.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_010.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_010.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_demux_010.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014277 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014291 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014292 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014294 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014305 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router_001.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router_001.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014314 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014316 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014326 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014332 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_packets_to_master.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014343 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_sc_fifo.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014343 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_bytes_to_packets.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014345 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_clock_crosser.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_idle_inserter.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014347 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_idle_remover.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_jtag_interface.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014357 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_packets_to_bytes.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014366 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_pipeline_base.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014367 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_pipeline_stage.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014367 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_default_burst_converter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014369 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_incr_burst_converter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014377 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_jtag_dc_streaming.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014387 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_jtag_sld_node.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014389 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_jtag_streaming.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014400 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_dll_cyclonev.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014401 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014417 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014426 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_oct_cyclonev.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014428 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_address_alignment.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014429 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_arbitrator.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014429 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_axi_master_ni.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014439 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_axi_slave_ni.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_axi_slave_ni.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_axi_slave_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_axi_slave_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014459 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter_13_1.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014471 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter_new.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014485 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_uncompressor.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014487 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_master_agent.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014496 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_master_translator.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014506 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_reorder_memory.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014516 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_slave_agent.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_slave_translator.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_traffic_limiter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_width_adapter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014560 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_reset_controller.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_controller.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014569 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_reset_synchronizer.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014570 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_up_avalon_reset_from_locked_signal.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014572 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_wrap_burst_converter.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014580 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/credit_producer.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/credit_producer.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/credit_producer.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/credit_producer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/credit_producer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/credit_producer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014594 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014604 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_memphy.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014630 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_ldc.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014632 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_altdqdqs.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_clock_pair_generator.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_generic_ddio.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_iss_probe.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014663 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_phy_csr.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_reset.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_reset_sync.v D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_pll.sv D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv " "File \"d:/tag-fpga/tag_computer/db/ip/tag_computer/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1614240014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tag_computer/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/tag_computer/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614240014668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tag-fpga/TAG_Computer/TAG_Computer.map.smsg " "Generated suppressed messages file D:/tag-fpga/TAG_Computer/TAG_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614240014793 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614240015047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 25 00:00:15 2021 " "Processing ended: Thu Feb 25 00:00:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614240015047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614240015047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614240015047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614240015047 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614240015682 ""}
