module ULA(input [7:0] SrcA, SrcB,
	   input [2:0]	ULAControl,
	   output reg [7:0] ULAResult,
	   output reg  z);
	   
	always@(*) begin
	   case (ULAControl)
	   3'b000 : ULAResult =  SrcA + SrcB;
	   3'b001 : ULAResult =  SrcA + (~SrcB + 1);
	   3'b010 : ULAResult =  SrcA & SrcB;
	   3'b011 : ULAResult =  SrcA | SrcB;
	   3'b101 : ULAResult =  (SrcA < SrcB)? 1 : 0;
	   default: ULAResult  = 8'b0;	   
	   endcase 
	   
	   z = (ULAResult == 8'b0)? 1 : 0;
		
	end
	
endmodule
