<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/memory/common/xml/attribute_info/pmic_eff_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2023                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_MFG_ID</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Manufacturer ID Code for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <mssAccessorName>pmic0_mfg_id</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWA Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWA Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWA Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWA for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWA will be enabled for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SEQUENCE_CFG0_R40</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg0 will be enabled for PMIC0
          and written to PMIC0 reg R40 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_sequence_cfg0_r40</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWB Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWB Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWB Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWB for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWB will be enabled for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_sequence_order</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SEQUENCE_CFG1_R41</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg1 will be enabled for PMIC0
          and written to PMIC0 reg R41 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_sequence_cfg1_r41</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWC Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWC Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWC Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWC for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWC will be enabled for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SEQUENCE_CFG2_R42</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg2 will be enabled for PMIC0
          and written to PMIC0 reg R42 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_sequence_cfg2_r42</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWD Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWD Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWD Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWD for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWD will be enabled for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SEQUENCE_CFG3_R43</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg3 will be enabled for PMIC0
          and written to PMIC0 reg R40 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_sequence_cfg3_r43</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_MFG_ID</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Manufacturer ID Code for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <mssAccessorName>pmic1_mfg_id</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWA Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWA Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWA Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWA for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWA will be enabled for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SEQUENCE_CFG0_R40</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg0 will be enabled for PMIC1
          and written to PMIC1 reg R40 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_sequence_cfg0_r40</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWB Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWB Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWB Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWB for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWB will be enabled for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_sequence_order</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SEQUENCE_CFG1_R41</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg1 will be enabled for PMIC1
          and written to PMIC1 reg R41 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_sequence_cfg1_r41</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWC Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWC Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWC Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWC
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWC will be enabled for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SEQUENCE_CFG2_R42</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg2 will be enabled for PMIC1
          and written to PMIC1 reg R42 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_sequence_cfg2_r42</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWD Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWD Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWD Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWD for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWD will be enabled for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SEQUENCE_CFG3_R43</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg3 will be enabled for PMIC1
          and written to PMIC1 reg R43 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_sequence_cfg3_r43</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_MFG_ID</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Manufacturer ID Code for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <mssAccessorName>pmic2_mfg_id</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWA Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWA Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWA Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWA for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWA will be enabled for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SEQUENCE_CFG0_R40</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg0 will be enabled for PMIC2
          and written to PMIC2 reg R40 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_sequence_cfg0_r40</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWB Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWB Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWB Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWB for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWB will be enabled for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SEQUENCE_CFG1_R41</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg1 will be enabled for PMIC2
          and written to PMIC2 reg R41 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_sequence_cfg1_r41</mssAccessorName>
    </attribute>


    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWC Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWC Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWC Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWC for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWC will be enabled for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SEQUENCE_CFG2_R42</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg2 will be enabled for PMIC2
          and written to PMIC2 reg R42 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_sequence_cfg2_r42</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWD Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWD Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWD Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWD for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWD will be enabled for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SEQUENCE_CFG3_R43</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg3 will be enabled for PMIC2
          and written to PMIC2 reg R43 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_sequence_cfg3_r43</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_MFG_ID</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Manufacturer ID Code for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <mssAccessorName>pmic3_mfg_id</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWA Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWA Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWA Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWA for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWA will be enabled for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SEQUENCE_CFG0_R40</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg0 will be enabled for PMIC3
          and written to PMIC3 reg R40 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_sequence_cfg0_r40</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWB Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWB Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWB Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWB for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWB will be enabled for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SEQUENCE_CFG1_R41</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg1 will be enabled for PMIC3
          and written to PMIC3 reg R41 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_sequence_cfg1_r41</mssAccessorName>
    </attribute>


    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWC Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWC Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWC Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWC for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWC will be enabled for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SEQUENCE_CFG2_R42</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg2 will be enabled for PMIC3
          and written to PMIC3 reg R42 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_sequence_cfg2_r42</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_VOLTAGE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWD Voltage Setting
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_voltage_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_VOLTAGE_RANGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWD Voltage Range
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_voltage_range_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_VOLTAGE_COARSE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWD Voltage Range Coarse Offset
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_voltage_coarse_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_SEQUENCE_DELAY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Delay after the sequence which enables SWD for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_sequence_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_SEQUENCE_ORDER</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence at which SWD will be enabled for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_sequence_order</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SEQUENCE_CFG3_R43</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          The sequence for cfg3 will be enabled for PMIC3
          and written to PMIC3 reg R43 when using SPD REV 0.7.0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_sequence_cfg3_r43</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_REDUNDANCY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Redundant PMIC exists for PMIC0
        </description>
        <enum>
          DISABLED = 0,
          ENABLED = 1
        </enum>
        <valueType>uint8</valueType>
        <writeable/>
        <initToZero></initToZero>
        <mssAccessorName>pmic0_redundancy</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_REVISION</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Revision ID of PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_revision</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_PHASE_COMB</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Phase configuration for PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_phase_comb</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SEQUENCE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Sequence order to enable PMIC0
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_sequence</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC0_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic0_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC0_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic0_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC0_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic0_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC0_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic0_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWA_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWA Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swa_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWB_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWB Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swb_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWC_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWC Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swc_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC0_SWD_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC0 SWD Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic0_swd_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_REDUNDANCY</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Redundant PMIC exists for PMIC1
        </description>
        <enum>
          DISABLED = 0,
          ENABLED = 1
        </enum>
        <valueType>uint8</valueType>
        <writeable/>
        <initToZero></initToZero>
        <mssAccessorName>pmic1_redundancy</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_REVISION</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Revision ID of PMIC1
        </description>
        <valueType>uint8</valueType>
        <writeable/>
        <initToZero></initToZero>
        <mssAccessorName>pmic1_revision</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_PHASE_COMB</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Phase configuration for PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_phase_comb</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SEQUENCE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Sequence order to enable PMIC1
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_sequence</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC1_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic1_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC1_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic1_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC1_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic1_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC1_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic1_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWA_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWA Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swa_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWB_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWB Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swb_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWC_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWC Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swc_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC1_SWD_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC1 SWD Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic1_swd_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_REVISION</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Revision ID of PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_revision</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_PHASE_COMB</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Phase configuration for PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_phase_comb</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SEQUENCE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Sequence order to enable PMIC2
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_sequence</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC2_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic2_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC2_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic2_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC2_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic2_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC2_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic2_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWA_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWA Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swa_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWB_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWB Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swb_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWC_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWC Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swc_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC2_SWD_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC2 SWD Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic2_swd_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_REVISION</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Revision ID of PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_revision</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_PHASE_COMB</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Phase configuration for PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_phase_comb</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SEQUENCE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Sequence order to enable PMIC3
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_sequence</mssAccessorName>
    </attribute>

     <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC3_SWA_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWA Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic3_swa_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC3_SWB_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWB Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic3_swb_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC3_SWC_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWC Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic3_swc_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EFD_PMIC3_SWD_VOLTAGE_OFFSET</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWD Voltage Offset (signed, 1 bit increments)
        </description>
        <initToZero></initToZero>
        <valueType>int8</valueType>
        <writeable/>
        <mssAccessorName>efd_pmic3_swd_voltage_offset</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWA_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWA Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swa_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWB_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWB Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swb_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWC_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWC Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swc_current_warning</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_PMIC3_SWD_CURRENT_WARNING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          PMIC3 SWD Current Warning Threshold. Directly maps to registers R1C to R1F.
          Bits [7:2] x 0.125mA = threshold, bits [1:0] Reserved (0)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>pmic3_swd_current_warning</mssAccessorName>
    </attribute>

</attributes>
