/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/resetgen2TMR.v                                                                *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 16/08/2022 12:58:37                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/mopshub_top_board_canakari_ftrim/hdl   *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -c tmrg.cfg -vvv  *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: resetgen2.v                                                                            *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-29 13:49:21                                                *
 *           File Size         : 1823                                                               *
 *           MD5 hash          : b1b90fed274508cb719b7143cff8f8c2                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module resetgen2TMR(
  input wire  clockA ,
  input wire  clockB ,
  input wire  clockC ,
  input wire  resetA ,
  input wire  resetB ,
  input wire  resetC ,
  output wire  sync_resetA ,
  output wire  sync_resetB ,
  output wire  sync_resetC 
);
wor countTmrErrorC;
wire [1:0] countVotedC;
wor activeTmrErrorC;
wire activeVotedC;
wor countTmrErrorB;
wire [1:0] countVotedB;
wor activeTmrErrorB;
wire activeVotedB;
wor countTmrErrorA;
wire [1:0] countVotedA;
wor activeTmrErrorA;
wire activeVotedA;
reg  activeA ;
reg  activeB ;
reg  activeC ;
reg  [1:0] countA ;
reg  [1:0] countB ;
reg  [1:0] countC ;

always @( posedge clockA or negedge resetA )
  begin
    if (resetA==1'b0)
      begin
        activeA <= 1'b1;
        countA <= 2'b00;
      end
    else
      begin
        countA <= countVotedA;
        activeA <= activeVotedA;
        if (activeVotedA==1'b1)
          if (countVotedA==2'b11)
            activeA <= 1'b0;
          else
            countA <= countVotedA+1;
      end
  end

always @( posedge clockB or negedge resetB )
  begin
    if (resetB==1'b0)
      begin
        activeB <= 1'b1;
        countB <= 2'b00;
      end
    else
      begin
        countB <= countVotedB;
        activeB <= activeVotedB;
        if (activeVotedB==1'b1)
          if (countVotedB==2'b11)
            activeB <= 1'b0;
          else
            countB <= countVotedB+1;
      end
  end

always @( posedge clockC or negedge resetC )
  begin
    if (resetC==1'b0)
      begin
        activeC <= 1'b1;
        countC <= 2'b00;
      end
    else
      begin
        countC <= countVotedC;
        activeC <= activeVotedC;
        if (activeVotedC==1'b1)
          if (countVotedC==2'b11)
            activeC <= 1'b0;
          else
            countC <= countVotedC+1;
      end
  end
assign sync_resetA =  resetA&~activeVotedA;
assign sync_resetB =  resetB&~activeVotedB;
assign sync_resetC =  resetC&~activeVotedC;

majorityVoter activeVoterA (
    .inA(activeA),
    .inB(activeB),
    .inC(activeC),
    .out(activeVotedA),
    .tmrErr(activeTmrErrorA)
    );

majorityVoter #(.WIDTH(2)) countVoterA (
    .inA(countA),
    .inB(countB),
    .inC(countC),
    .out(countVotedA),
    .tmrErr(countTmrErrorA)
    );

majorityVoter activeVoterB (
    .inA(activeA),
    .inB(activeB),
    .inC(activeC),
    .out(activeVotedB),
    .tmrErr(activeTmrErrorB)
    );

majorityVoter #(.WIDTH(2)) countVoterB (
    .inA(countA),
    .inB(countB),
    .inC(countC),
    .out(countVotedB),
    .tmrErr(countTmrErrorB)
    );

majorityVoter activeVoterC (
    .inA(activeA),
    .inB(activeB),
    .inC(activeC),
    .out(activeVotedC),
    .tmrErr(activeTmrErrorC)
    );

majorityVoter #(.WIDTH(2)) countVoterC (
    .inA(countA),
    .inB(countB),
    .inC(countC),
    .out(countVotedC),
    .tmrErr(countTmrErrorC)
    );
endmodule

