xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
BRAM_4bit_512x240.v,verilog,xil_defaultlib,../../../../Vivado_VGA_Controller.gen/sources_1/ip/BRAM_4bit_512x240/sim/BRAM_4bit_512x240.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
