Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Reading design: write.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "write.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "write"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : write
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/final_i2c/single_master_EEPROM/rtc.vhd" in Library work.
Entity <write> compiled.
Entity <write> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <write> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <write> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 120: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 129: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 138: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 181: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 184: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 186: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 188: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 190: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 192: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 194: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 209: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 212: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 214: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 216: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 218: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 220: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 223: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 238: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 241: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 243: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 245: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 247: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 249: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "E:/final_i2c/single_master_EEPROM/rtc.vhd" line 251: Index value(s) does not match array range, simulation mismatch.
Entity <write> analyzed. Unit <write> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <write>.
    Related source file is "E:/final_i2c/single_master_EEPROM/rtc.vhd".
WARNING:Xst:653 - Signal <dataye> is used but never assigned. This sourceless signal will be automatically connected to value 00010000.
WARNING:Xst:653 - Signal <datas> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <datamon> is used but never assigned. This sourceless signal will be automatically connected to value 01001000.
WARNING:Xst:653 - Signal <datam> is used but never assigned. This sourceless signal will be automatically connected to value 10011010.
WARNING:Xst:653 - Signal <datah> is used but never assigned. This sourceless signal will be automatically connected to value 11000100.
WARNING:Xst:653 - Signal <datadate> is used but never assigned. This sourceless signal will be automatically connected to value 10001100.
WARNING:Xst:653 - Signal <datada> is used but never assigned. This sourceless signal will be automatically connected to value 10000000.
WARNING:Xst:653 - Signal <control> is used but never assigned. This sourceless signal will be automatically connected to value 00001011.
WARNING:Xst:646 - Signal <ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <ps>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 39                                             |
    | Inputs             | 33                                             |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | reset                     (positive)           |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <add>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | add$and0000               (positive)           |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x1-bit ROM for signal <control$mux0000> created at line 80.
    Found 8x7-bit ROM for signal <$rom0000>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit register for signal <scl>.
    Found 1-bit register for signal <l1>.
    Found 1-bit 8-to-1 multiplexer for signal <add$mux0000> created at line 120.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i$add0000> created at line 56.
    Found 32-bit adder for signal <i$share0000> created at line 76.
    Found 32-bit adder for signal <i$share0001> created at line 116.
    Found 32-bit adder for signal <i$share0002> created at line 175.
    Found 32-bit adder for signal <i$share0003> created at line 273.
    Found 32-bit register for signal <j>.
    Found 32-bit adder for signal <j$add0000> created at line 107.
    Found 32-bit adder for signal <j$addsub0000> created at line 147.
    Found 32-bit adder for signal <j$addsub0001> created at line 264.
    Found 32-bit 4-to-1 multiplexer for signal <j$mux0002> created at line 146.
    Found 32-bit comparator greatequal for signal <l1$cmp_ge0000> created at line 206.
    Found 32-bit comparator greater for signal <l1$cmp_gt0000> created at line 201.
    Found 1-bit register for signal <Mtridata_sda> created at line 275.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0000> created at line 280.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0001> created at line 230.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0002> created at line 119.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0003> created at line 132.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0004> created at line 79.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0005> created at line 92.
    Found 32-bit comparator greatequal for signal <Mtridata_sda$cmp_ge0006> created at line 62.
    Found 32-bit comparator greater for signal <Mtridata_sda$cmp_gt0000> created at line 175.
    Found 32-bit comparator greater for signal <Mtridata_sda$cmp_gt0001> created at line 123.
    Found 32-bit comparator greater for signal <Mtridata_sda$cmp_gt0002> created at line 116.
    Found 32-bit comparator greater for signal <Mtridata_sda$cmp_gt0003> created at line 83.
    Found 32-bit comparator greater for signal <Mtridata_sda$cmp_gt0004> created at line 76.
    Found 1-bit register for signal <Mtrien_sda> created at line 275.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0000> created at line 273.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0001> created at line 276.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0002> created at line 175.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0003> created at line 201.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0004> created at line 116.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0005> created at line 123.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0006> created at line 76.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0007> created at line 83.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0008> created at line 55.
    Found 32-bit comparator lessequal for signal <ps$cmp_le0009> created at line 58.
    Found 32-bit comparator less for signal <ps$cmp_lt0000> created at line 280.
    Found 32-bit comparator less for signal <ps$cmp_lt0001> created at line 230.
    Found 32-bit comparator less for signal <ps$cmp_lt0002> created at line 263.
    Found 32-bit comparator less for signal <ps$cmp_lt0003> created at line 132.
    Found 32-bit comparator less for signal <ps$cmp_lt0004> created at line 146.
    Found 32-bit comparator less for signal <ps$cmp_lt0005> created at line 92.
    Found 32-bit comparator less for signal <ps$cmp_lt0006> created at line 106.
    Found 32-bit comparator less for signal <ps$cmp_lt0007> created at line 62.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  68 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  32 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <write> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 8x1-bit ROM                                           : 1
 8x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 8
# Registers                                            : 6
 1-bit register                                        : 4
 32-bit register                                       : 2
# Comparators                                          : 32
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 6
 32-bit comparator less                                : 8
 32-bit comparator lessequal                           : 10
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <add/FSM> on signal <add[1:8]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000001
 10000000 | 00000010
 01000000 | 00000100
 11000000 | 00001000
 00100000 | 00010000
 10100000 | 00100000
 01100000 | 01000000
 01110000 | 10000000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps/FSM> on signal <ps[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 start  | 000
 state1 | 111
 state2 | 110
 state3 | 010
 stop   | 011
 finish | 001
--------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd8 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch l1 hinder the constant cleaning in the block write.
   You should achieve better results by setting this init to 0.

Synthesizing (advanced) Unit <write>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_control_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <write> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 8x1-bit ROM                                           : 1
 8x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 8
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 32
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 6
 32-bit comparator less                                : 8
 32-bit comparator lessequal                           : 10
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd8 hinder the constant cleaning in the block FSM_1-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch l1 hinder the constant cleaning in the block write.
   You should achieve better results by setting this init to 0.

Optimizing unit <write> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block write, actual ratio is 72.
FlipFlop i_1 has been replicated 1 time(s)
FlipFlop i_2 has been replicated 1 time(s)
FlipFlop ps_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : write.ngr
Top Level Output File Name         : write
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 2476
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 68
#      LUT2                        : 61
#      LUT2_D                      : 7
#      LUT2_L                      : 47
#      LUT3                        : 104
#      LUT3_D                      : 58
#      LUT3_L                      : 20
#      LUT4                        : 1051
#      LUT4_D                      : 166
#      LUT4_L                      : 71
#      MUXCY                       : 502
#      MUXF5                       : 50
#      VCC                         : 1
#      XORCY                       : 256
# FlipFlops/Latches                : 82
#      FDE                         : 82
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 2
#      OBUFT                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      857  out of    960    89%  
 Number of Slice Flip Flops:             82  out of   1920     4%  
 Number of 4 input LUTs:               1666  out of   1920    86%  
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of     83     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 36.443ns (Maximum Frequency: 27.440MHz)
   Minimum input arrival time before clock: 7.225ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 36.443ns (frequency: 27.440MHz)
  Total number of paths / destination ports: 6417625072221 / 91
-------------------------------------------------------------------------
Delay:               36.443ns (Levels of Logic = 73)
  Source:            i_3 (FF)
  Destination:       i_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_3 to i_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.591   1.260  i_3 (i_3)
     LUT3:I0->O            1   0.704   0.000  Mcompar_ps_cmp_lt0007_lut<0> (Mcompar_ps_cmp_lt0007_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_ps_cmp_lt0007_cy<0> (Mcompar_ps_cmp_lt0007_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<1> (Mcompar_ps_cmp_lt0007_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<2> (Mcompar_ps_cmp_lt0007_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<3> (Mcompar_ps_cmp_lt0007_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<4> (Mcompar_ps_cmp_lt0007_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<5> (Mcompar_ps_cmp_lt0007_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<6> (Mcompar_ps_cmp_lt0007_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<7> (Mcompar_ps_cmp_lt0007_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<8> (Mcompar_ps_cmp_lt0007_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<9> (Mcompar_ps_cmp_lt0007_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0007_cy<10> (Mcompar_ps_cmp_lt0007_cy<10>)
     MUXCY:CI->O          11   0.459   1.108  Mcompar_ps_cmp_lt0007_cy<11> (Mcompar_ps_cmp_lt0007_cy<11>)
     LUT3_D:I0->O          1   0.704   0.424  ps_cmp_eq001211_SW0 (N937)
     LUT4_D:I3->O         16   0.704   1.038  ps_cmp_eq001211 (N20)
     LUT4:I3->O            5   0.704   0.668  i_mux0000<1>1 (i_mux0000<1>)
     LUT3:I2->O            1   0.704   0.000  Mcompar_ps_cmp_lt0005_lut<0> (Mcompar_ps_cmp_lt0005_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_ps_cmp_lt0005_cy<0> (Mcompar_ps_cmp_lt0005_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<1> (Mcompar_ps_cmp_lt0005_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<2> (Mcompar_ps_cmp_lt0005_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<3> (Mcompar_ps_cmp_lt0005_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<4> (Mcompar_ps_cmp_lt0005_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<5> (Mcompar_ps_cmp_lt0005_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<6> (Mcompar_ps_cmp_lt0005_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<7> (Mcompar_ps_cmp_lt0005_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<8> (Mcompar_ps_cmp_lt0005_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<9> (Mcompar_ps_cmp_lt0005_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0005_cy<10> (Mcompar_ps_cmp_lt0005_cy<10>)
     MUXCY:CI->O           8   0.459   0.792  Mcompar_ps_cmp_lt0005_cy<11> (Mcompar_ps_cmp_lt0005_cy<11>)
     LUT3_D:I2->O         16   0.704   1.069  Mtridata_sda_and000011_1 (Mtridata_sda_and000011)
     LUT4:I2->O            7   0.704   0.712  i_mux0005<2> (i_mux0005<2>)
     LUT4:I3->O            1   0.704   0.000  Mcompar_ps_cmp_lt0003_lut<0> (Mcompar_ps_cmp_lt0003_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_ps_cmp_lt0003_cy<0> (Mcompar_ps_cmp_lt0003_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<1> (Mcompar_ps_cmp_lt0003_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<2> (Mcompar_ps_cmp_lt0003_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<3> (Mcompar_ps_cmp_lt0003_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<4> (Mcompar_ps_cmp_lt0003_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<5> (Mcompar_ps_cmp_lt0003_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<6> (Mcompar_ps_cmp_lt0003_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<7> (Mcompar_ps_cmp_lt0003_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<8> (Mcompar_ps_cmp_lt0003_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<9> (Mcompar_ps_cmp_lt0003_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0003_cy<10> (Mcompar_ps_cmp_lt0003_cy<10>)
     MUXCY:CI->O          20   0.459   1.137  Mcompar_ps_cmp_lt0003_cy<11> (Mcompar_ps_cmp_lt0003_cy<11>)
     LUT3_D:I2->O         12   0.704   0.965  i_mux0010<1>11_1 (i_mux0010<1>11)
     LUT4:I3->O            5   0.704   0.712  i_mux0010<2> (i_mux0010<2>)
     LUT3:I1->O            1   0.704   0.000  Mcompar_ps_cmp_lt0001_lut<0> (Mcompar_ps_cmp_lt0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_ps_cmp_lt0001_cy<0> (Mcompar_ps_cmp_lt0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<1> (Mcompar_ps_cmp_lt0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<2> (Mcompar_ps_cmp_lt0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<3> (Mcompar_ps_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<4> (Mcompar_ps_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<5> (Mcompar_ps_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<6> (Mcompar_ps_cmp_lt0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<7> (Mcompar_ps_cmp_lt0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<8> (Mcompar_ps_cmp_lt0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<9> (Mcompar_ps_cmp_lt0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0001_cy<10> (Mcompar_ps_cmp_lt0001_cy<10>)
     MUXCY:CI->O          36   0.459   1.267  Mcompar_ps_cmp_lt0001_cy<11> (Mcompar_ps_cmp_lt0001_cy<11>)
     LUT4:I3->O           43   0.704   1.266  i_mux0020<0>211 (N150)
     MUXF5:S->O            1   0.739   0.424  i_mux0020<10>323_SW0 (N1445)
     LUT4:I3->O            5   0.704   0.808  i_mux0015<10>1 (i_mux0015<10>)
     LUT4:I0->O            1   0.704   0.000  Mcompar_ps_cmp_lt0000_lut<5> (Mcompar_ps_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_ps_cmp_lt0000_cy<5> (Mcompar_ps_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0000_cy<6> (Mcompar_ps_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0000_cy<7> (Mcompar_ps_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0000_cy<8> (Mcompar_ps_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0000_cy<9> (Mcompar_ps_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_ps_cmp_lt0000_cy<10> (Mcompar_ps_cmp_lt0000_cy<10>)
     MUXCY:CI->O           8   0.459   0.761  Mcompar_ps_cmp_lt0000_cy<11> (Mcompar_ps_cmp_lt0000_cy<11>)
     LUT4_D:I3->O         15   0.704   1.052  i_mux0020<1>211 (N189)
     LUT4_L:I2->LO         1   0.704   0.104  i_mux0020<5>_SW0_SW0 (N570)
     LUT4:I3->O            1   0.704   0.000  i_mux0020<5> (i_mux0020<5>)
     FDE:D                     0.308          i_5
    ----------------------------------------
    Total                     36.443ns (20.876ns logic, 15.567ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 92 / 82
-------------------------------------------------------------------------
Offset:              7.225ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       Mtridata_sda (FF)
  Destination Clock: clk rising

  Data Path: reset to Mtridata_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   1.218   1.451  reset_IBUF (reset_IBUF)
     LUT3:I0->O            1   0.704   0.000  Mtridata_sda_and000059_SW1_G (N1716)
     MUXF5:I1->O           2   0.321   0.526  Mtridata_sda_and000059_SW1 (N656)
     LUT4:I1->O            1   0.704   0.595  Mtridata_sda_and000029_SW0 (N989)
     LUT4:I0->O            2   0.704   0.447  Mtridata_sda_and0000113 (Mtridata_sda_and0000)
     FDE:CE                    0.555          Mtridata_sda
    ----------------------------------------
    Total                      7.225ns (4.206ns logic, 3.019ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            scl (FF)
  Destination:       scl (PAD)
  Source Clock:      clk rising

  Data Path: scl to scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.633  scl (scl_OBUF)
     OBUF:I->O                 3.272          scl_OBUF (scl)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.17 secs
 
--> 

Total memory usage is 371608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    2 (   0 filtered)

