Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: sistema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sistema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sistema"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : sistema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : sistema.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/MEF_control.vhd" in Library work.
Architecture behavioral of Entity mef_control is up to date.
Compiling vhdl file "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/Registro.vhd" in Library work.
Architecture behavioral of Entity registro is up to date.
Compiling vhdl file "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/Contador.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/sistema.vhd" in Library work.
Entity <sistema> compiled.
Entity <sistema> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sistema> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEF_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sistema> in library <work> (Architecture <behavioral>).
Entity <sistema> analyzed. Unit <sistema> generated.

Analyzing Entity <MEF_control> in library <work> (Architecture <behavioral>).
Entity <MEF_control> analyzed. Unit <MEF_control> generated.

Analyzing Entity <registro> in library <work> (Architecture <behavioral>).
Entity <registro> analyzed. Unit <registro> generated.

Analyzing Entity <contador> in library <work> (Architecture <behavioral>).
Entity <contador> analyzed. Unit <contador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MEF_control>.
    Related source file is "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/MEF_control.vhd".
    Found finite state machine <FSM_0> for signal <actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | r (positive)                                   |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MEF_control> synthesized.


Synthesizing Unit <registro>.
    Related source file is "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/Registro.vhd".
WARNING:Xst:647 - Input <clk> is never used.
    Found 8-bit register for signal <led_aux>.
Unit <registro> synthesized.


Synthesizing Unit <contador>.
    Related source file is "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/Contador.vhd".
    Found 24-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <contador> synthesized.


Synthesizing Unit <sistema>.
    Related source file is "/home/jose/Documentos/Projects_ISE_9_2/tp3_modif/sistema.vhd".
Unit <sistema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MEF/actual> on signal <actual[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 00
 s2    | 01
 s3    | 11
-------------------
Loading device for application Rf_Device from file '3s100e.nph' in environment /opt/Xilinx9.2i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sistema> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sistema, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sistema.ngr
Top Level Output File Name         : sistema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 23
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 7
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 34
#      FDC                         : 26
#      FDCE                        : 7
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      22  out of    960     2%  
 Number of Slice Flip Flops:            34  out of   1920     1%  
 Number of 4 input LUTs:                41  out of   1920     2%  
 Number of IOs:                         12
 Number of bonded IOBs:                 12  out of     83    14%  
 Number of GCLKs:                        1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
tc_aux(cuenta/tc_cmp_eq0000_wg_cy<5>:O)| NONE(*)(reg/led_aux_3) | 8     |
clk                                    | BUFGP                  | 26    |
---------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
r                                  | IBUF                   | 34    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.732ns (Maximum Frequency: 211.327MHz)
   Minimum input arrival time before clock: 2.756ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'tc_aux'
  Clock period: 2.085ns (frequency: 479.616MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.085ns (Levels of Logic = 1)
  Source:            reg/led_aux_7 (FF)
  Destination:       reg/led_aux_0 (FF)
  Source Clock:      tc_aux rising
  Destination Clock: tc_aux rising

  Data Path: reg/led_aux_7 to reg/led_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.482  reg/led_aux_7 (reg/led_aux_7)
     LUT3:I2->O            1   0.704   0.000  reg/led_aux_mux0000<0>1 (reg/led_aux_mux0000<0>)
     FDPE:D                    0.308          reg/led_aux_0
    ----------------------------------------
    Total                      2.085ns (1.603ns logic, 0.482ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.732ns (frequency: 211.327MHz)
  Total number of paths / destination ports: 304 / 26
-------------------------------------------------------------------------
Delay:               4.732ns (Levels of Logic = 24)
  Source:            cuenta/cuenta_1 (FF)
  Destination:       cuenta/cuenta_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cuenta/cuenta_1 to cuenta/cuenta_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  cuenta/cuenta_1 (cuenta/cuenta_1)
     LUT1:I0->O            1   0.704   0.000  cuenta/Mcount_cuenta_cy<1>_rt (cuenta/Mcount_cuenta_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  cuenta/Mcount_cuenta_cy<1> (cuenta/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<2> (cuenta/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<3> (cuenta/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<4> (cuenta/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<5> (cuenta/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<6> (cuenta/Mcount_cuenta_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<7> (cuenta/Mcount_cuenta_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<8> (cuenta/Mcount_cuenta_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<9> (cuenta/Mcount_cuenta_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<10> (cuenta/Mcount_cuenta_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<11> (cuenta/Mcount_cuenta_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<12> (cuenta/Mcount_cuenta_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<13> (cuenta/Mcount_cuenta_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<14> (cuenta/Mcount_cuenta_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<15> (cuenta/Mcount_cuenta_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<16> (cuenta/Mcount_cuenta_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<17> (cuenta/Mcount_cuenta_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<18> (cuenta/Mcount_cuenta_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<19> (cuenta/Mcount_cuenta_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<20> (cuenta/Mcount_cuenta_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  cuenta/Mcount_cuenta_cy<21> (cuenta/Mcount_cuenta_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  cuenta/Mcount_cuenta_cy<22> (cuenta/Mcount_cuenta_cy<22>)
     XORCY:CI->O           1   0.804   0.000  cuenta/Mcount_cuenta_xor<23> (Result<23>)
     FDC:D                     0.308          cuenta/cuenta_23
    ----------------------------------------
    Total                      4.732ns (4.110ns logic, 0.622ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.756ns (Levels of Logic = 2)
  Source:            p1 (PAD)
  Destination:       MEF/actual_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: p1 to MEF/actual_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  p1_IBUF (p1_IBUF)
     LUT3:I1->O            1   0.704   0.000  MEF/actual_FFd2-In1 (MEF/actual_FFd2-In)
     FDC:D                     0.308          MEF/actual_FFd2
    ----------------------------------------
    Total                      2.756ns (2.230ns logic, 0.526ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tc_aux'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            reg/led_aux_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      tc_aux rising

  Data Path: reg/led_aux_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  reg/led_aux_7 (reg/led_aux_7)
     OBUF:I->O                 3.272          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
CPU : 5.09 / 5.18 s | Elapsed : 7.00 / 7.00 s
 
--> 


Total memory usage is 124492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

