### Standard Cell Libraries
- [DesignStart Physical IP](https://developer.arm.com/ip-products/designstart/physical-ip) (ARM)
  - The most comprehensive physical IP with no upfront fees â€“ for companies to produce commercial silicon or for universities to research
- [Open-Cell](http://www.si2.org/open-cell-library/) (Si2)
  - Silvaco's 15nm Open-Cell Library
  - No charge for universities and Si2 members
- [LibreCell](https://codeberg.org/tok/librecell), under [GNU General Public License v3.0](https://codeberg.org/tok/librecell/src/branch/master/librecell-common/LICENSE), [CERN Open Hardware Licence v2.0](https://codeberg.org/tok/librecell/src/branch/master/librecell-layout/LICENCE), and [GNU Affero General Public License v3.0](https://codeberg.org/tok/librecell/src/branch/master/librecell-lib/LICENSE)
  - Aims to be a toolbox for automated synthesis of CMOS logic cells.

### Hardware Functional Libraries
+ [FP-Gen](https://github.com/StanfordVLSI/FP-Gen) (Stanford), under [BSD 3-Clause "New" or "Revised" License](https://github.com/StanfordVLSI/FP-Gen/blob/master/LICENSE)
  - A Floating Point Adder/Multiplier/Multiply-Accumulate generator and testbench.
+ [FloPoCo](http://flopoco.gforge.inria.fr/)
  - A generator of arithmetic cores (Floating-Point Cores, but not only) for FPGAs (but not only).
+ [GenMul](https://github.com/amahzoon/genmul) (Univ. of Bremen)
  - GenMul is a multiplier generator which outputs multiplier circuits in Verilog.
+ [muIR](https://github.com/sfu-arch/muir-lib) (SFU), under [BSD 3-Clause License](https://github.com/sfu-arch/muir-lib/blob/master/LICENSE)
  - muIR is a library of hardware components for auto generating highly configurable parallel dataflow accelerator.
+ [HLSLibs](https://hlslibs.org/) (Mentor)
  - A free and open set of libraries implemented in standard C++ for bit-accurate hardware and software design.
+ [MatchLib](https://github.com/NVlabs/matchlib) (NVIDIA)
  - MatchLib is a SystemC/C++ library of commonly-used hardware functions and components that can be synthesized by most commercially-available HLS tools into RTL.
+ [HiFlipVX](https://github.com/TUD-ADS/HiFlipVX)
  - Open Source High-Level Synthesis FPGA Library for Image Processing.

