
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/shifter_4.v" into library work
Parsing module <shifter_4>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v" into library work
Parsing module <reset_conditioner_5>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/logic_operator_3.v" into library work
Parsing module <logic_operator_3>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/comparer_2.v" into library work
Parsing module <comparer_2>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/adder_1.v" into library work
Parsing module <adder_1>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <adder_1>.
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 38: Assignment to M_my_adder_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 39: Assignment to M_my_adder_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 40: Assignment to M_my_adder_n ignored, since the identifier is never used

Elaborating module <comparer_2>.

Elaborating module <logic_operator_3>.

Elaborating module <shifter_4>.

Elaborating module <reset_conditioner_5>.
WARNING:HDLCompiler:413 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 104: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 89: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 83. All outputs of instance <reset_cond> of block <reset_conditioner_5> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 33: Output port <z> of the instance <my_adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 33: Output port <v> of the instance <my_adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 33: Output port <n> of the instance <my_adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 83: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <led> created at line 110.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder_1>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/adder_1.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit subtractor for signal <sub> created at line 34.
    Found 9-bit adder for signal <n0038> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_1> synthesized.

Synthesizing Unit <comparer_2>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/comparer_2.v".
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <_n0025> created at line 17.
    Summary:
	inferred   2 Multiplexer(s).
Unit <comparer_2> synthesized.

Synthesizing Unit <logic_operator_3>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/logic_operator_3.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <logic_operator_3> synthesized.

Synthesizing Unit <shifter_4>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/shifter_4.v".
WARNING:Xst:647 - Input <alufn<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit shifter logical left for signal <a[7]_b[7]_shift_left_0_OUT> created at line 20
    Found 8-bit shifter logical right for signal <a[7]_b[7]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[7]_shift_right_2_OUT> created at line 26
    Found 8-bit 4-to-1 multiplexer for signal <ans> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 11.595ns

=========================================================================
