/*
 * Copyright 2012=2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include "imx6dl.dtsi"
#include "imx6qdl-wisehmi.dtsi"

/ {
	model = "Freescale i.MX6 Quad/Dual Wise HMI Board";
	compatible = "autorock,imx6dl-wisehmi", "autorock,imx6qdl-wisehmi", "fsl,imx6dl";
};

&lcd {
	status = "okay";
};

&ldb {
	status = "disabled";
};

&mxcfb1 {
	disp_dev = "lcd";
	status = "okay";
};

&fec {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&uart4 {
	status = "okay";
};

&usdhc2 {
	status = "okay";
};

&usdhc3 {
	status = "okay";
};

/*&flexcan1 {
	status = "okay";
};

&flexcan2 {
	status = "okay";
};*/

&usbh1 {
	status = "okay";
};


&iomuxc {
	imx6qdl-wisehmi {
		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				/*MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17            0x80000000
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16            0x80000000
				*/
				
				MX6QDL_PAD_EIM_A17__IPU1_CSI1_DATA12    0x80000000
				MX6QDL_PAD_EIM_A18__IPU1_CSI1_DATA13	0x80000000 
				MX6QDL_PAD_EIM_A19__IPU1_CSI1_DATA14	0x80000000 
				MX6QDL_PAD_EIM_A20__IPU1_CSI1_DATA15	0x80000000 
				MX6QDL_PAD_EIM_A21__IPU1_CSI1_DATA16	0x80000000 
				MX6QDL_PAD_EIM_A22__IPU1_CSI1_DATA17	0x80000000 
				MX6QDL_PAD_EIM_A23__IPU1_CSI1_DATA18	0x80000000 
				MX6QDL_PAD_EIM_A24__IPU1_CSI1_DATA19	0x80000000 
				MX6QDL_PAD_EIM_A16__IPU1_CSI1_PIXCLK	0x80000000 
				MX6QDL_PAD_EIM_DA11__IPU1_CSI1_HSYNC	0x80000000 
				MX6QDL_PAD_EIM_DA12__IPU1_CSI1_VSYNC	0x80000000
				
				/* PDN */
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18          0x80000000
				/* RSTB */
				MX6QDL_PAD_GPIO_7__GPIO1_IO07           0x80000000
				/* INTREQ */
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21         0x80000000
				/* MPOUT */
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19         0x80000000 
			>;
		};
	};
};

