Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun Mar 29 16:40:40 2020
| Host             : fitz-MS-7B00 running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.224        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.125        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        8 |       --- |             --- |
| Slice Logic             |     0.002 |     9720 |       --- |             --- |
|   LUT as Logic          |     0.002 |     4511 |     63400 |            7.12 |
|   Register              |    <0.001 |     3766 |    126800 |            2.97 |
|   CARRY4                |    <0.001 |       64 |     15850 |            0.40 |
|   F7/F8 Muxes           |    <0.001 |      275 |     63400 |            0.43 |
|   LUT as Shift Register |    <0.001 |       96 |     19000 |            0.51 |
|   Others                |     0.000 |      318 |       --- |             --- |
| Signals                 |     0.004 |     7880 |       --- |             --- |
| Block RAM               |     0.001 |       32 |       135 |           23.70 |
| MMCM                    |     0.112 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        1 |       240 |            0.42 |
| I/O                     |    <0.001 |       36 |       210 |           17.14 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.224 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.013 |      0.016 |
| Vccaux    |       1.800 |     0.080 |       0.062 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                          | Constraint (ns) |
+-------------------------------+-----------------------------------------------------------------+-----------------+
| clk_100MHz                    | clk_100MHz                                                      |            10.0 |
| clk_out1_design_1_clk_wiz_0   | design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0 |            50.0 |
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0 |            50.0 |
| clkfbout_design_1_clk_wiz_0   | design_1_i/clk_and_rst/clk_wiz/inst/clkfbout_design_1_clk_wiz_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_1 | design_1_i/clk_and_rst/clk_wiz/inst/clkfbout_design_1_clk_wiz_0 |            10.0 |
| sys_clk_pin                   | clk_100MHz                                                      |            10.0 |
+-------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     0.125 |
|   design_1_i                                                                |     0.125 |
|     axi_gpio_0                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                  |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                           |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                           |    <0.001 |
|     axi_intc_0                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         INTC_CORE_I                                                         |    <0.001 |
|     axi_uartlite_0                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             DELAY_16_I                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             MID_START_BIT_SRL16_I                                           |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|     clk_and_rst                                                             |     0.112 |
|       clk_wiz                                                               |     0.112 |
|         inst                                                                |     0.112 |
|       rst_clk_wiz_100M                                                      |    <0.001 |
|         U0                                                                  |    <0.001 |
|           EXT_LPF                                                           |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                       |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|           SEQ                                                               |    <0.001 |
|             SEQ_COUNTER                                                     |    <0.001 |
|     dtcm                                                                    |     0.001 |
|       axi_bram_ctrl_0                                                       |    <0.001 |
|         U0                                                                  |    <0.001 |
|           gext_inst.abcv4_0_ext_inst                                        |    <0.001 |
|             GEN_AXI4.I_FULL_AXI                                             |    <0.001 |
|               I_RD_CHNL                                                     |    <0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                   |    <0.001 |
|                 I_WRAP_BRST                                                 |    <0.001 |
|               I_WR_CHNL                                                     |    <0.001 |
|                 BID_FIFO                                                    |    <0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                   |    <0.001 |
|                 I_WRAP_BRST                                                 |    <0.001 |
|       blk_dtcm                                                              |    <0.001 |
|         U0                                                                  |    <0.001 |
|           inst_blk_mem_gen                                                  |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen           |    <0.001 |
|               valid.cstr                                                    |    <0.001 |
|                 ramloop[0].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[10].ram.r                                           |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[11].ram.r                                           |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[12].ram.r                                           |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[13].ram.r                                           |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[14].ram.r                                           |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[15].ram.r                                           |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[1].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[2].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[3].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[4].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[5].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[6].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[7].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[8].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|                 ramloop[9].ram.r                                            |    <0.001 |
|                   prim_noinit.ram                                           |    <0.001 |
|     ibex_core_axi_wallpaper_0                                               |     0.008 |
|       inst                                                                  |     0.008 |
|         data_lint_2_axi                                                     |    <0.001 |
|         inst_ibex_core                                                      |     0.008 |
|           cs_registers_i                                                    |    <0.001 |
|           ex_block_i                                                        |     0.001 |
|             alu_i                                                           |    <0.001 |
|             gen_multdiv_fast.multdiv_i                                      |     0.001 |
|           id_stage_i                                                        |     0.003 |
|             controller_i                                                    |    <0.001 |
|             registers_i                                                     |     0.003 |
|           if_stage_i                                                        |     0.002 |
|             prefetch_buffer_i                                               |    <0.001 |
|               fifo_i                                                        |    <0.001 |
|           load_store_unit_i                                                 |    <0.001 |
|         instr_lint_2_axi                                                    |    <0.001 |
|     ibex_core_axi_wallpaper_0_axi_periph                                    |     0.000 |
|     ibex_core_axi_wallpaper_0_axi_periph_1                                  |     0.002 |
|       m02_couplers                                                          |    <0.001 |
|         auto_pc                                                             |    <0.001 |
|           inst                                                              |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |    <0.001 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       m03_couplers                                                          |    <0.001 |
|         auto_pc                                                             |    <0.001 |
|           inst                                                              |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |    <0.001 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       m04_couplers                                                          |    <0.001 |
|         auto_pc                                                             |    <0.001 |
|           inst                                                              |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |    <0.001 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_samd.crossbar_samd                                            |    <0.001 |
|             addr_arbiter_ar                                                 |    <0.001 |
|             addr_arbiter_aw                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                              |    <0.001 |
|             splitter_aw_mi                                                  |    <0.001 |
|     itcm                                                                    |    <0.001 |
|       blk_itcm                                                              |    <0.001 |
|         U0                                                                  |    <0.001 |
|           inst_blk_mem_gen                                                  |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen           |    <0.001 |
|               valid.cstr                                                    |    <0.001 |
|                 has_mux_a.A                                                 |    <0.001 |
|                 has_mux_b.B                                                 |    <0.001 |
|                 ramloop[0].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[10].ram.r                                           |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[11].ram.r                                           |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[12].ram.r                                           |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[13].ram.r                                           |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[14].ram.r                                           |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[15].ram.r                                           |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[1].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[2].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[3].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[4].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[5].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[6].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[7].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[8].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|                 ramloop[9].ram.r                                            |    <0.001 |
|                   prim_init.ram                                             |    <0.001 |
|       ram_axi2_wallpaper_0                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           inst_ram_axi2                                                     |    <0.001 |
|             inst_axi2mem_0                                                  |    <0.001 |
|             inst_axi2mem_1                                                  |    <0.001 |
|     xlconcat_0                                                              |     0.000 |
+-----------------------------------------------------------------------------+-----------+


