# Odd-Clock-Divider-
A Verilog implementation of odd clock divider. This divider creates a 50% duty cycle divider. The divider is base on creating a phase shift in the signals and Xoring the signals. The digital clock dividers are efficient, cheaper, simple and faster from external PLLs.
![image](https://user-images.githubusercontent.com/53440597/131817578-e68f7b4c-5a95-44f6-9ff7-cb1eb09adef9.png)
