

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_VITIS_LOOP_33_3'
================================================================
* Date:           Wed Sep 10 15:26:30 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_3  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 14 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln33_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln33_1"   --->   Operation 15 'read' 'trunc_ln33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln3"   --->   Operation 16 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln33_2_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %sext_ln33_2"   --->   Operation 17 'read' 'sext_ln33_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 18 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln33_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln33_1"   --->   Operation 19 'read' 'sext_ln33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln33"   --->   Operation 20 'read' 'sext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln33_2_cast = sext i35 %sext_ln33_2_read"   --->   Operation 21 'sext' 'sext_ln33_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln33_1_cast = sext i32 %sext_ln33_1_read"   --->   Operation 22 'sext' 'sext_ln33_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln33_cast = sext i32 %sext_ln33_read"   --->   Operation 23 'sext' 'sext_ln33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln33_cast, i64 %i_2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i64 %i_2" [src/spmm_device_fpga.cpp:33]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_load = load i64 %indvar" [src/spmm_device_fpga.cpp:35]   --->   Operation 30 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "%icmp_ln33 = icmp_slt  i64 %i, i64 %sext_ln33_1_cast" [src/spmm_device_fpga.cpp:33]   --->   Operation 32 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%add_ln33_1 = add i64 %indvar_load, i64 1" [src/spmm_device_fpga.cpp:33]   --->   Operation 33 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body.preheader.exitStub, void %for.inc17.i.split" [src/spmm_device_fpga.cpp:33]   --->   Operation 34 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i64 %indvar_load, i64 3" [src/spmm_device_fpga.cpp:35]   --->   Operation 35 'shl' 'shl_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %indvar_load" [src/spmm_device_fpga.cpp:35]   --->   Operation 36 'trunc' 'trunc_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i64 %shl_ln35, i64 %A_read" [src/spmm_device_fpga.cpp:35]   --->   Operation 37 'add' 'add_ln35_1' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln35 = add i64 %add_ln35_1, i64 %sext_ln33_2_cast" [src/spmm_device_fpga.cpp:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln35, i32 6, i32 63" [src/spmm_device_fpga.cpp:35]   --->   Operation 39 'partselect' 'trunc_ln35_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%add_ln33 = add i64 %i, i64 1" [src/spmm_device_fpga.cpp:33]   --->   Operation 40 'add' 'add_ln33' <Predicate = (icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln33 = store i64 %add_ln33_1, i64 %indvar" [src/spmm_device_fpga.cpp:33]   --->   Operation 41 'store' 'store_ln33' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln33 = store i64 %add_ln33, i64 %i_2" [src/spmm_device_fpga.cpp:33]   --->   Operation 42 'store' 'store_ln33' <Predicate = (icmp_ln33)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i58 %trunc_ln35_2" [src/spmm_device_fpga.cpp:35]   --->   Operation 43 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln35" [src/spmm_device_fpga.cpp:35]   --->   Operation 44 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [7/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 45 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 46 [6/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 46 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 47 [5/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 47 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 48 [4/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 48 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 49 [3/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 49 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 50 [2/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 50 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 51 [1/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 51 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln35, i3 0" [src/spmm_device_fpga.cpp:35]   --->   Operation 52 'bitconcatenate' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem0_addr" [src/spmm_device_fpga.cpp:35]   --->   Operation 53 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i6 %trunc_ln3_read, i6 %trunc_ln4" [src/spmm_device_fpga.cpp:35]   --->   Operation 54 'add' 'add_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 55 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i6 %add_ln35_3, i6 %trunc_ln33_1_read" [src/spmm_device_fpga.cpp:35]   --->   Operation 55 'add' 'add_ln35_2' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.81>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [src/spmm_device_fpga.cpp:34]   --->   Operation 56 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/spmm_device_fpga.cpp:33]   --->   Operation 57 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln35_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln35_2, i3 0" [src/spmm_device_fpga.cpp:35]   --->   Operation 58 'bitconcatenate' 'shl_ln35_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %shl_ln35_1" [src/spmm_device_fpga.cpp:35]   --->   Operation 59 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (1.44ns)   --->   "%lshr_ln35 = lshr i512 %gmem0_addr_read, i512 %zext_ln35" [src/spmm_device_fpga.cpp:35]   --->   Operation 60 'lshr' 'lshr_ln35' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i512 %lshr_ln35" [src/spmm_device_fpga.cpp:35]   --->   Operation 61 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (1.37ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %trunc_ln35_1" [src/spmm_device_fpga.cpp:35]   --->   Operation 62 'write' 'write_ln35' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc17.i" [src/spmm_device_fpga.cpp:33]   --->   Operation 63 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar' [22]  (0.387 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'load' operation ('indvar_load', src/spmm_device_fpga.cpp:35) on local variable 'indvar' [27]  (0 ns)
	'add' operation ('add_ln33_1', src/spmm_device_fpga.cpp:33) [30]  (1.15 ns)
	'store' operation ('store_ln33', src/spmm_device_fpga.cpp:33) of variable 'add_ln33_1', src/spmm_device_fpga.cpp:33 on local variable 'indvar' [53]  (0.387 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', src/spmm_device_fpga.cpp:35) [42]  (0 ns)
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [43]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', src/spmm_device_fpga.cpp:35) on port 'gmem0' (src/spmm_device_fpga.cpp:35) [44]  (2.92 ns)

 <State 11>: 2.82ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln35', src/spmm_device_fpga.cpp:35) [49]  (1.44 ns)
	fifo write operation ('write_ln35', src/spmm_device_fpga.cpp:35) on port 'A_stream' (src/spmm_device_fpga.cpp:35) [51]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
