<?xml version="1.0" encoding="UTF-8"?>
<x86:instruction summary="Undefined Instruction" xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86">
<x86:mnemonic name="UD"/>
<table>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Op/En</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th></tr>
<tr>
<td>0F FF /r</td>
<td>UD0<sup>1</sup> <em>r32, r/m32</em></td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Raise invalid opcode exception.</td></tr>
<tr>
<td>0F B9 /r</td>
<td>UD1 <em>r32, r/m32</em></td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Raise invalid opcode exception.</td></tr>
<tr>
<td>0F 0B</td>
<td>UD2</td>
<td>ZO</td>
<td>Valid</td>
<td>Valid</td>
<td>Raise invalid opcode exception.</td></tr></table>
<blockquote>
<p>1. Some older processors decode the UD0 instruction without a ModR/M byte. As a result, those processors would deliver an invalid-opcode exception instead of a fault on instruction fetch when the instruction with a ModR/M byte (and any implied bytes) would cross a page or segment boundary.</p></blockquote>
<h2>Instruction Operand Encoding</h2>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>ZO</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Generates an invalid opcode exception. This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcodes for this instruction are reserved for this purpose.</p>
<p>Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory.</p>
<p>Even though it is the execution of the UD instruction that causes the invalid opcode exception, the instruction pointer saved by delivery of the exception references the UD instruction (and not the following instruction).</p>
<p>This instructionâ€™s operation is the same in non-64-bit modes and 64-bit mode.</p>
<h2>Operation</h2>
<pre>#UD (* Generates invalid opcode exception *);
</pre>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Exceptions (All Operating Modes)</h2>
<p>#UD Raises an invalid opcode exception in all operating modes.</p></x86:instruction>