# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" \
"../../../../Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" \

# Do not sort compile order
nosort
