# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../project_1.srcs/sim_1/imports/Downloads/four_bit_RCS_tb.v" \

# Do not sort compile order
nosort
