<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MC/MCRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_3c463fb0a03f5ca9e2abd53334bc8356.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MC/MCRegisterInfo.h - Target Register Description --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file describes an abstract interface used to get information about a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// target machines register file.  This information is used for a variety of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// purposed, especially register allocation.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_MC_MCREGISTERINFO_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_MC_MCREGISTERINFO_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator_8h.html">llvm/ADT/iterator.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegister_8h.html">llvm/MC/MCRegister.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// MCRegisterClass - Base class of TargetRegisterClass.</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html">   31</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">   33</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classuint16__t.html">iterator</a> = <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a>*;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#afb10dbb457e8263cdfae953b33001606">   34</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classuint16__t.html">const_iterator</a> = <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a>*;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">   36</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">iterator</a> <a class="code" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">   37</a></span>&#160;  <span class="keyword">const</span> uint8_t *<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">RegSet</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">   38</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">NameIdx</a>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">   39</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">   40</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">RegSetSize</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">   41</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">   42</a></span>&#160;  <span class="keyword">const</span> int8_t <a class="code" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">   43</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// getID() - Return the register class ID number.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">   47</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>; }</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// begin/end - Return all of the registers in this class.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">   51</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">iterator</a>       <a class="code" href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>; }</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">   52</a></span>&#160;  <a class="code" href="classuint16__t.html">iterator</a>         <a class="code" href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegsBegin + <a class="code" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; }</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// getNumRegs - Return the number of registers in this class.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">   56</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// getRegister - Return the specified register in the class.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">   60</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">getRegister</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; <a class="code" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>() &amp;&amp; <span class="stringliteral">&quot;Register number out of range!&quot;</span>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">return</span> RegsBegin[i];</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// contains - Return true if the specified register is included in this</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// register class.  This does not include virtual registers.</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">   67</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordtype">unsigned</span> RegNo = <a class="code" href="classunsigned.html">unsigned</a>(Reg);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">unsigned</span> InByte = RegNo % 8;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">unsigned</span> Byte = RegNo / 8;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (Byte &gt;= RegSetSize)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> (RegSet[Byte] &amp; (1 &lt;&lt; InByte)) != 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// contains - Return true if both registers are in this class.</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a9196984a533f399b73acb14ccbfc2c45">   77</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a9196984a533f399b73acb14ccbfc2c45">contains</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg1, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg1) &amp;&amp; <a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg2);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// getCopyCost - Return the cost of copying a value between two registers in</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// this class. A negative number means the register class is very expensive</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// to copy e.g. status flag register classes.</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">   84</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">getCopyCost</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>; }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// isAllocatable - Return true if this register class may be used to create</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// virtual registers.</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">   88</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">isAllocatable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>; }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/// MCRegisterDesc - This record contains information about a particular</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/// register.  The SubRegs field is a zero terminated array of registers that</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// are sub-registers of the specific register, e.g. AL, AH are sub-registers</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// of AX. The SuperRegs field is a zero terminated array of registers that are</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// super-registers of the specific register, e.g. RAX, EAX, are</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// super-registers of AX.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html">   98</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> {</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">   99</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">Name</a>;      <span class="comment">// Printable name for the reg (for debugging)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">  100</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>;   <span class="comment">// Sub-register set, described above</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">  101</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>; <span class="comment">// Super-register set, described above</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// Offset into MCRI::SubRegIndices of a list of sub-register indices for each</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// sub-register in SubRegs.</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">  105</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// RegUnits - Points to the list of register units. The low 4 bits holds the</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// Scale, the high bits hold an offset into DiffLists. See MCRegUnitIterator.</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">  109</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// Index into list with lane mask sequences. The sequence contains a lanemask</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// for every register unit.</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">  113</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">RegUnitLaneMasks</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// MCRegisterInfo base class - We assume that the target defines a static</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/// array of MCRegisterDesc objects that represent all of the machine</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// registers that the target has.  As such, we simply have to track a pointer</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/// to this array so that we can turn register number into a register</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/// descriptor.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/// Note this class is designed to be a base class of TargetRegisterInfo, which</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// is the interface used by codegen. However, specific targets *should never*</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/// specialize this class. MCRegisterInfo should only contain getters to access</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// TableGen generated physical register data. It must not be extended with</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/// virtual methods.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html">  128</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">  130</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">regclass_iterator</a> = <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// performed with a binary search.</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">  134</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> {</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">  135</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">  136</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">ToReg</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7647f42a0e2833ea9b4c151732b642a9">  138</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7647f42a0e2833ea9b4c151732b642a9">operator&lt;</a>(<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> RHS)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> FromReg &lt; RHS.<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>; }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  };</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// index, -1 in any being invalid.</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">  143</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> {</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">  144</a></span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">Offset</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">  145</a></span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">Size</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  };</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *Desc;                 <span class="comment">// Pointer to the descriptor array</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs;                           <span class="comment">// Number of entries in the array</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RAReg;                           <span class="comment">// Return address register</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PCReg;                           <span class="comment">// Program counter register</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Classes;             <span class="comment">// Pointer to the regclass array</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">unsigned</span> NumClasses;                        <span class="comment">// Number of entries in the array</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">unsigned</span> NumRegUnits;                       <span class="comment">// Number of regunits.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> (*RegUnitRoots)[2];         <span class="comment">// Pointer to regunit root table.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *DiffLists;                 <span class="comment">// Pointer to the difflists array</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RegUnitMaskSequences;    <span class="comment">// Pointer to lane mask sequences</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                              <span class="comment">// for register units.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *RegStrings;                     <span class="comment">// Pointer to the string table.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *RegClassStrings;                <span class="comment">// Pointer to the class strings.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *SubRegIndices;              <span class="comment">// Pointer to the subreg lookup</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                              <span class="comment">// array.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubRegIdxRanges;   <span class="comment">// Pointer to the subreg covered</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                              <span class="comment">// bit ranges array.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegIndices;                  <span class="comment">// Number of subreg indices.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *RegEncodingTable;           <span class="comment">// Pointer to array of register</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                              <span class="comment">// encodings.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">unsigned</span> L2DwarfRegsSize;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">unsigned</span> EHL2DwarfRegsSize;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">unsigned</span> Dwarf2LRegsSize;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">unsigned</span> EHDwarf2LRegsSize;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *L2DwarfRegs;        <span class="comment">// LLVM to Dwarf regs mapping</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *EHL2DwarfRegs;      <span class="comment">// LLVM to Dwarf regs mapping EH</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Dwarf2LRegs;        <span class="comment">// Dwarf to LLVM regs mapping</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *EHDwarf2LRegs;      <span class="comment">// Dwarf to LLVM regs mapping EH</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MCRegister, int&gt;</a> L2SEHRegs;        <span class="comment">// LLVM to SEH regs mapping</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MCRegister, int&gt;</a> L2CVRegs;         <span class="comment">// LLVM to CV regs mapping</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// Forward declaration to become a friend class of DiffListIterator.</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">  183</a></span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> SubT&gt; <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// DiffListIterator - Base iterator class that can traverse the</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// differentially encoded register and regunit lists in DiffLists.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// Don&#39;t use this class directly, use one of the specialized sub-classes</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// defined below.</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">  189</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a> {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> Val = 0;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="RDFGraph_8cpp.html#a361dad1df3e6d9b5610d40dcf49204c5">List</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">    /// Create an invalid iterator. Call init() to point to something useful.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    /// init - Point the iterator to InitVal, decoding subsequent values from</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">    /// DiffList. The iterator will initially point to InitVal, sub-classes are</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    /// responsible for skipping the seed value if it is not part of the list.</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">  200</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(<a class="code" href="classuint16__t.html">MCPhysReg</a> InitVal, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *DiffList) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      Val = InitVal;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      List = DiffList;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// advance - Move to the next list position, return the applied</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// differential. This function does not detect the end of the list, that</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    /// is the caller&#39;s responsibility (by checking for a 0 return value).</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a686cbee003645b53bc411aad25d9c671">  208</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a686cbee003645b53bc411aad25d9c671">advance</a>() {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = *List++;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      Val += <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    /// isValid - returns true if this iterator is not yet at the end.</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">  217</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="RDFGraph_8cpp.html#a361dad1df3e6d9b5610d40dcf49204c5">List</a>; }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// Dereference the iterator to get the value at the current position.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a040fdcfbf66c3597097262fa8261c3a0">  220</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a040fdcfbf66c3597097262fa8261c3a0">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Val; }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">    /// Pre-increment to move to the next position.</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">  223</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">operator++</a>() {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="comment">// The end of the list is encoded as a 0 differential.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="keywordflow">if</span> (!advance())</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        List = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a928eb1f3acab4685742c63ed6771bb0d">  229</a></span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">class</span> SubT&gt; <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">MCRegisterInfo::mc_difflist_iterator</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  };</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// Forward iterator using DiffListIterator.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> SubT&gt;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      : <span class="keyword">public</span> <a class="code" href="classllvm_1_1iterator__facade__base.html">iterator_facade_base</a>&lt;mc_difflist_iterator&lt;SubT&gt;,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                    std::forward_iterator_tag, MCPhysReg&gt; {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> Iter;<span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">    /// Current value as MCPhysReg, so we can return a reference to it.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span>    <a class="code" href="classuint16__t.html">MCPhysReg</a> Val;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#ae82fbdb204a4c2c14514e8c303057738">  242</a></span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#ae82fbdb204a4c2c14514e8c303057738">mc_difflist_iterator</a>(<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> Iter) : Iter(Iter) {}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">// Allow conversion between instantiations where valid.</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a4b61f176403f678028f6c1af67ea34d2">  245</a></span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a4b61f176403f678028f6c1af67ea34d2">mc_difflist_iterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *DiffList) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      Iter.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(Reg, DiffList);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      Val = *Iter;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// Allow default construction to build variables, but this doesn&#39;t build</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// a useful iterator.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">    /// Return an iterator past the last element.</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a28509f54c8c9f31179d0960398302a30">  256</a></span>&#160;<span class="comment"></span>    <span class="keyword">static</span> SubT <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a28509f54c8c9f31179d0960398302a30">end</a>() {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      SubT End;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      End.Iter.List = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">return</span> End;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a8e88bc092eb7540e2acf0b577e98683d">  262</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a8e88bc092eb7540e2acf0b577e98683d">operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">return</span> Iter.List == Arg.Iter.List;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#ac23a55cbb7572190d52fe622d129709a">  266</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#ac23a55cbb7572190d52fe622d129709a">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Val; }</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">using</span> mc_difflist_iterator::iterator_facade_base::operator++;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a692560e74519e55344d7421f224dfc90">  269</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a692560e74519e55344d7421f224dfc90">operator++</a>() {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Iter.List &amp;&amp; <span class="stringliteral">&quot;Cannot increment the end iterator!&quot;</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      ++Iter;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      Val = *Iter;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  };</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// Forward iterator over all sub-registers.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// TODO: Replace remaining uses of MCSubRegIterator.</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">  278</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>&lt;mc_subreg_iterator&gt; {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#a9a2cd1fc74d7ab0508ea4799a58957eb">  280</a></span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#a9a2cd1fc74d7ab0508ea4799a58957eb">mc_subreg_iterator</a>(<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> Iter)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        : <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>(Iter) {}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#a21126ca3f1adcc475e4430bc7f9a29d4">  283</a></span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#a21126ca3f1adcc475e4430bc7f9a29d4">mc_subreg_iterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        : <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>(Reg, MCRI-&gt;DiffLists + MCRI-&gt;get(Reg).SubRegs) {}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  };</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// Forward iterator over all super-registers.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// TODO: Replace remaining uses of MCSuperRegIterator.</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">  289</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>&lt;mc_superreg_iterator&gt; {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#ab5506e252d4d52112d040af97431a8a2">  292</a></span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#ab5506e252d4d52112d040af97431a8a2">mc_superreg_iterator</a>(<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> Iter)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        : <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>(Iter) {}</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#a9598ee53f6b1f4d36c665fbc68566a7a">  295</a></span>&#160;    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#a9598ee53f6b1f4d36c665fbc68566a7a">mc_superreg_iterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        : <a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a>(Reg,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                               MCRI-&gt;DiffLists + MCRI-&gt;get(Reg).SuperRegs) {}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  };</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// Return an iterator range over all sub-registers of \p Reg, excluding \p</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// Reg.</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">  302</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;mc_subreg_iterator&gt;</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(std::next(<a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a>(Reg, <span class="keyword">this</span>)),</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                      <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">mc_subreg_iterator::end</a>());</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// Return an iterator range over all sub-registers of \p Reg, including \p</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// Reg.</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">  309</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;mc_subreg_iterator&gt;</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">subregs_inclusive</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>({<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">this</span>}, <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">mc_subreg_iterator::end</a>());</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// Return an iterator range over all super-registers of \p Reg, excluding \p</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// Reg.</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">  315</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;mc_superreg_iterator&gt;</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">superregs</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(std::next(<a class="code" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a>(Reg, <span class="keyword">this</span>)),</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                      <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">mc_superreg_iterator::end</a>());</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// Return an iterator range over all super-registers of \p Reg, including \p</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// Reg.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;mc_superreg_iterator&gt;</a></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">  323</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">superregs_inclusive</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>({<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">this</span>}, <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">mc_superreg_iterator::end</a>());</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  }</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// Return an iterator range over all sub- and super-registers of \p Reg,</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// including \p Reg.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1detail_1_1concat__range.html">detail::concat_range&lt;const MCPhysReg, iterator_range&lt;mc_subreg_iterator&gt;</a>,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                       <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;mc_superreg_iterator&gt;</a>&gt;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">  331</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">sub_and_superregs_inclusive</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> concat&lt;const MCPhysReg&gt;(subregs_inclusive(Reg), superregs(Reg));</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// These iterators are allowed to sub-class DiffListIterator and access</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// internal list pointers.</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">  337</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a>;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#afa6c2775d1a263919820806bca50c085">  338</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a>;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">  339</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">  340</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#aafe231cee5e487fcce3d3735523e0069">  341</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a>;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">  342</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  /// Initialize MCRegisterInfo, called by TableGen</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// auto-generated routines. *DO NOT USE*.</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">  346</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <span class="keywordtype">unsigned</span> NR, <span class="keywordtype">unsigned</span> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                          <span class="keywordtype">unsigned</span> PC,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <span class="keywordtype">unsigned</span> <a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> (*RURoots)[2],</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                          <span class="keywordtype">unsigned</span> NRU,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *DL,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RUMS,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                          <span class="keyword">const</span> <span class="keywordtype">char</span> *Strings,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                          <span class="keyword">const</span> <span class="keywordtype">char</span> *ClassStrings,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *SubIndices,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                          <span class="keywordtype">unsigned</span> NumIndices,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13">RET</a>) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    Desc = <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    NumRegs = NR;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    RAReg = <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    PCReg = PC;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    Classes = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    DiffLists = DL;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    RegUnitMaskSequences = RUMS;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    RegStrings = Strings;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    RegClassStrings = ClassStrings;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    NumClasses = <a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    RegUnitRoots = RURoots;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    NumRegUnits = NRU;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    SubRegIndices = SubIndices;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    NumSubRegIndices = NumIndices;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    SubRegIdxRanges = SubIdxRanges;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    RegEncodingTable = <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13">RET</a>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">// Initialize DWARF register mapping variables</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    EHL2DwarfRegs = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    EHL2DwarfRegsSize = 0;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    L2DwarfRegs = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    L2DwarfRegsSize = 0;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    EHDwarf2LRegs = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    EHDwarf2LRegsSize = 0;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    Dwarf2LRegs = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    Dwarf2LRegsSize = 0;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  /// Used to initialize LLVM register to Dwarf</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  /// register number mapping. Called by TableGen auto-generated routines.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// *DO NOT USE*.</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">  390</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                              <span class="keywordtype">bool</span> isEH) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">if</span> (isEH) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      EHL2DwarfRegs = Map;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      EHL2DwarfRegsSize = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      L2DwarfRegs = Map;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      L2DwarfRegsSize = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  }</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">  /// Used to initialize Dwarf register to LLVM</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  /// register number mapping. Called by TableGen auto-generated routines.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">  /// *DO NOT USE*.</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">  404</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                              <span class="keywordtype">bool</span> isEH) {</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">if</span> (isEH) {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      EHDwarf2LRegs = Map;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      EHDwarf2LRegsSize = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      Dwarf2LRegs = Map;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      Dwarf2LRegsSize = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// number mapping. By default the SEH register number is just the same</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  /// as the LLVM register number.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  /// FIXME: TableGen these numbers. Currently this requires target specific</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// initialization code.</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">  420</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> LLVMReg, <span class="keywordtype">int</span> SEHReg) {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    L2SEHRegs[LLVMReg] = SEHReg;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">  424</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> LLVMReg, <span class="keywordtype">int</span> CVReg) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    L2CVRegs[LLVMReg] = CVReg;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// This method should return the register where the return</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// address can be found.</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">  430</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">getRARegister</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> RAReg;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// Return the register which is the program counter.</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">  435</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keywordflow">return</span> PCReg;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ac58894686ff5392f200b77e2d5877d64">  439</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ac58894686ff5392f200b77e2d5877d64">operator[]</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegNo &lt; NumRegs &amp;&amp;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;           <span class="stringliteral">&quot;Attempting to access record for invalid register number!&quot;</span>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> Desc[RegNo];</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// Provide a get method, equivalent to [], but more useful with a</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  /// pointer to this object.</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">  447</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;<span class="keyword">get</span>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <span class="keyword">const</span> {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">return</span> operator[](RegNo);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// Returns the physical register number of sub-register &quot;Index&quot;</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  /// for physical register RegNo. Return zero if the sub-register does not</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  /// exist.</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> getSubReg(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  /// Return a super-register of the specified register</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  /// Reg so its sub-register of index SubIdx is Reg.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> getMatchingSuperReg(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  /// For a given register pair, return the sub-register index</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  /// if the second register is a sub-register of the first. Return zero</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// otherwise.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubRegIndex(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SubRegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// Get the size of the bit range covered by a sub-register index.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  /// If the index isn&#39;t continuous, return the sum of the sizes of its parts.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  /// If the index is used to access subregisters of different sizes, return -1.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubRegIdxSize(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  /// Get the offset of the bit range covered by a sub-register index.</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// If an Offset doesn&#39;t make sense (the index isn&#39;t continuous, or is used to</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// access sub-registers at different offsets), return -1.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubRegIdxOffset(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  /// Return the human-readable symbolic target-specific name for the</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// specified physical register.</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">  478</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">return</span> RegStrings + <span class="keyword">get</span>(RegNo).<a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  /// Return the number of registers this target has (useful for</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  /// sizing arrays holding per register information)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">  484</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">return</span> NumRegs;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">  /// Return the number of sub-register indices</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// understood by the target. Index 0 is reserved for the no-op sub-register,</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  /// while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">  491</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">return</span> NumSubRegIndices;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  }</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// Return the number of (native) register units in the</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// target. Register units are numbered from 0 to getNumRegUnits() - 1. They</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// can be accessed through MCRegUnitIterator defined below.</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">  498</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">return</span> NumRegUnits;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  /// Map a target register to an equivalent dwarf register</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  /// number.  Returns -1 if there is no equivalent value.  The second</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">  /// parameter allows targets to use different numberings for EH info and</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  /// debugging info.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="StackMaps_8cpp.html#a5c1040e7ce3199cf1f9adfa1e7d7ad25">getDwarfRegNum</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum, <span class="keywordtype">bool</span> isEH) <span class="keyword">const</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  /// Map a dwarf register back to a target register. Returns None is there is</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  /// no mapping.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> getLLVMRegNum(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH) <span class="keyword">const</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  /// Map a target EH register number to an equivalent DWARF register</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  /// number.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> getDwarfRegNumFromDwarfEHRegNum(<span class="keywordtype">unsigned</span> RegNum) <span class="keyword">const</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// Map a target register to an equivalent SEH register</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  /// number.  Returns LLVM register number if there is no equivalent value.</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> getSEHRegNum(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <span class="keyword">const</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">  /// Map a target register to an equivalent CodeView register</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  /// number.</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> getCodeViewRegNum(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <span class="keyword">const</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">  524</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegisterClass.html">regclass_iterator</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Classes; }</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">  525</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegisterClass.html">regclass_iterator</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Classes+NumClasses; }</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a5ae82e458bfa2cb95aca8652be304f6c">  526</a></span>&#160;  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;regclass_iterator&gt;</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a5ae82e458bfa2cb95aca8652be304f6c">regclasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(regclass_begin(), regclass_end());</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">  530</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span>)(regclass_end()-regclass_begin());</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  /// Returns the register class associated with the enumeration</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  /// value.  See class MCOperandInfo.</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">  536</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>&amp; <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; getNumRegClasses() &amp;&amp; <span class="stringliteral">&quot;Register Class ID out of range&quot;</span>);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">return</span> Classes[i];</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  }</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">  541</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">getRegClassName</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada3eb06ada644390db065d37b3fd87ac">Class</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">return</span> RegClassStrings + Class-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">NameIdx</a>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  }</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">   /// Returns the encoding for RegNo</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">  546</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegNo &lt; NumRegs &amp;&amp;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;           <span class="stringliteral">&quot;Attempting to get encoding for invalid register number!&quot;</span>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">return</span> RegEncodingTable[RegNo];</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">  /// Returns true if RegB is a sub-register of RegA.</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">  553</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> isSuperRegister(RegB, RegA);</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">  /// Returns true if RegB is a super-register of RegA.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isSuperRegister(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <span class="keyword">const</span>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">  /// Returns true if RegB is a sub-register of RegA or if RegB == RegA.</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">  561</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">return</span> isSuperRegisterEq(RegB, RegA);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">  /// Returns true if RegB is a super-register of RegA or if</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">  /// RegB == RegA.</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">  567</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">return</span> RegA == RegB || isSuperRegister(RegA, RegB);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// Returns true if RegB is a super-register or sub-register of RegA</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// or if RegB == RegA.</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">  573</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">return</span> isSubRegisterEq(RegA, RegB) || isSuperRegister(RegA, RegB);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;};</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//                          Register List Iterators</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// MCRegisterInfo provides lists of super-registers, sub-registers, and</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">// aliasing registers. Use these iterator classes to traverse the lists.</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/// MCSubRegIterator enumerates all sub-registers of Reg.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/// If IncludeSelf is set, Reg itself is included in the list.</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIterator.html">  587</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIterator.html#af085591de2aed7f37f36dc4f9ec7049d">  589</a></span>&#160;  <a class="code" href="classllvm_1_1MCSubRegIterator.html#af085591de2aed7f37f36dc4f9ec7049d">MCSubRegIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                   <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>) {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(Reg, MCRI-&gt;DiffLists + MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">// Initially, the iterator points to Reg itself.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">if</span> (!IncludeSelf)</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;};</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/// Iterator that enumerates the sub-registers of a Reg and the associated</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/// sub-register indices.</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html">  600</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a> {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SRIter;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *SRIndex;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// Constructs an iterator that traverses subregisters and their</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// associated subregister indices.</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#a067b3c3d9f297a5f7f7da3277bc38f8a">  607</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCSubRegIndexIterator.html#a067b3c3d9f297a5f7f7da3277bc38f8a">MCSubRegIndexIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    : SRIter(Reg, MCRI) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    SRIndex = MCRI-&gt;SubRegIndices + MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  }</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">  /// Returns current sub-register.</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#af858f1c705b821986610cb81dcda2245">  613</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCSubRegIndexIterator.html#af858f1c705b821986610cb81dcda2245">getSubReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> *SRIter;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  }</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">  /// Returns sub-register index of the current sub-register.</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#ac6da77ae7e55006bcd05c1c288235d13">  618</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSubRegIndexIterator.html#ac6da77ae7e55006bcd05c1c288235d13">getSubRegIndex</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">return</span> *SRIndex;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  /// Returns true if this iterator is not yet at the end.</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#a4bc33f765fada85ad09c4910d122832d">  623</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCSubRegIndexIterator.html#a4bc33f765fada85ad09c4910d122832d">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SRIter.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); }</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">  /// Moves to the next position.</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#a8fcef61bbdeffde2a4363038d1ccdc11">  626</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCSubRegIndexIterator.html#a8fcef61bbdeffde2a4363038d1ccdc11">operator++</a>() {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    ++SRIter;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    ++SRIndex;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;};</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/// MCSuperRegIterator enumerates all super-registers of Reg.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/// If IncludeSelf is set, Reg itself is included in the list.</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html">  634</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html#a078d1ea992de6b0fcae912cdd33af95d">  638</a></span>&#160;  <a class="code" href="classllvm_1_1MCSuperRegIterator.html#a078d1ea992de6b0fcae912cdd33af95d">MCSuperRegIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                     <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>) {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(Reg, MCRI-&gt;DiffLists + MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="comment">// Initially, the iterator points to Reg itself.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="keywordflow">if</span> (!IncludeSelf)</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;};</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// Definition for isSuperRegister. Put it down here since it needs the</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// iterator defined above in addition to the MCRegisterInfo class itself.</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">  649</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">MCRegisterInfo::isSuperRegister</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB)<span class="keyword"> const</span>{</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegA, <span class="keyword">this</span>); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">if</span> (*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RegB)</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">//                               Register Units</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// Register units are used to compute register aliasing. Every register has at</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// least one register unit, but it can have more. Two registers overlap if and</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// only if they have a common register unit.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">// A target with a complicated sub-register structure will typically have many</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// fewer register units than actual registers. MCRI::getNumRegUnits() returns</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">// the number of register units in the target.</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">// MCRegUnitIterator enumerates a list of register units for Reg. The list is</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// in ascending numerical order.</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html">  670</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">  /// MCRegUnitIterator - Create an iterator that traverses the register units</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">  /// in Reg.</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html#ad3b4547b7252d2399f4c9ff6729f02ce">  676</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html#ad3b4547b7252d2399f4c9ff6729f02ce">MCRegUnitIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg &amp;&amp; <span class="stringliteral">&quot;Null register has no regunits&quot;</span>);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">// Decode the RegUnits MCRegisterDesc field.</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordtype">unsigned</span> RU = MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordtype">unsigned</span> Scale = RU &amp; 15;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = RU &gt;&gt; 4;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">// Initialize the iterator to Reg * Scale, and the List pointer to</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="comment">// DiffLists + Offset.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(Reg * Scale, MCRI-&gt;DiffLists + Offset);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="comment">// That may not be a valid unit, we need to advance by one to get the real</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">// unit number. The first differential can be 0 which would normally</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="comment">// terminate the list, but since we know every register has at least one</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// unit, we can allow a 0 differential here.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    advance();</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;};</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/// MCRegUnitMaskIterator enumerates a list of register units and their</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/// associated lane masks for Reg. The register units are in ascending</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/// numerical order.</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html">  698</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUIter;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *MaskListIter;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  /// Constructs an iterator that traverses the register units and their</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">  /// associated LaneMasks in Reg.</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#a354da5c3004b55b6143efd8272e6ab86">  707</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a354da5c3004b55b6143efd8272e6ab86">MCRegUnitMaskIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI)</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    : RUIter(Reg, MCRI) {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> Idx = MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">RegUnitLaneMasks</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      MaskListIter = &amp;MCRI-&gt;RegUnitMaskSequences[Idx];</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  /// Returns a (RegUnit, LaneMask) pair.</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#a8dc6b4730fcfb0b3c52b61aa88d0709e">  714</a></span>&#160;<span class="comment"></span>  std::pair&lt;unsigned,LaneBitmask&gt; <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a8dc6b4730fcfb0b3c52b61aa88d0709e">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">return</span> std::make_pair(*RUIter, *MaskListIter);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  /// Returns true if this iterator is not yet at the end.</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">  719</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RUIter.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">  /// Moves to the next position.</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#aba6a905204ce0f827ce747020530975f">  722</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#aba6a905204ce0f827ce747020530975f">operator++</a>() {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    ++MaskListIter;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    ++RUIter;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;};</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// Each register unit has one or two root registers. The complete set of</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">// registers containing a register unit is the union of the roots and their</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// super-registers. All registers aliasing Unit can be visited like this:</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">//   for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) {</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">//     for (MCSuperRegIterator SI(*RI, MCRI, true); SI.isValid(); ++SI)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">//       visit(*SI);</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//    }</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/// MCRegUnitRootIterator enumerates the root registers of a register unit.</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html">  738</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> {</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Reg0 = 0;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Reg1 = 0;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">  745</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">MCRegUnitRootIterator</a>(<span class="keywordtype">unsigned</span> RegUnit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI) {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegUnit &lt; MCRI-&gt;getNumRegUnits() &amp;&amp; <span class="stringliteral">&quot;Invalid register unit&quot;</span>);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    Reg0 = MCRI-&gt;RegUnitRoots[RegUnit][0];</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    Reg1 = MCRI-&gt;RegUnitRoots[RegUnit][1];</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">  /// Dereference to get the current root register.</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a26091e7aa33c8216eac3f9b36325fe0e">  752</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#a26091e7aa33c8216eac3f9b36325fe0e">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> Reg0;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// Check if the iterator is at the end of the list.</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">  757</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> Reg0;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  }</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  /// Preincrement to move to the next root register.</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">  762</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">operator++</a>() {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    Reg0 = Reg1;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    Reg1 = 0;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;};</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/// MCRegAliasIterator enumerates all registers aliasing Reg.  If IncludeSelf is</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/// set, Reg itself is included in the list.  This iterator does not guarantee</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/// any ordering or that entries are unique.</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html">  772</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordtype">bool</span> IncludeSelf;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RI;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> RRI;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a2eadaf6feef51fbb1fe642412ce54ae9">  783</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a2eadaf6feef51fbb1fe642412ce54ae9">MCRegAliasIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                     <span class="keywordtype">bool</span> IncludeSelf)</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    : Reg(Reg), MCRI(MCRI), IncludeSelf(IncludeSelf) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">// Initialize the iterators.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordflow">for</span> (RI = <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(Reg, MCRI); RI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++RI) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="keywordflow">for</span> (RRI = <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>(*RI, MCRI); RRI.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>(); ++RRI) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        <span class="keywordflow">for</span> (SI = <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>); SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) {</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;          <span class="keywordflow">if</span> (!(!IncludeSelf &amp;&amp; Reg == *SI))</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      }</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    }</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">  797</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); }</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a657e4584ea0df15863e1a9268e21c180">  799</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a657e4584ea0df15863e1a9268e21c180">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot dereference an invalid iterator.&quot;</span>);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">return</span> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">  804</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">advance</a>() {</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">// Assuming SI is valid.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">if</span> (SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>()) <span class="keywordflow">return</span>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    ++RRI;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">if</span> (RRI.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>()) {</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      SI = <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    ++RI;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>()) {</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      RRI = <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>(*RI, MCRI);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      SI = <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    }</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  }</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">  822</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">operator++</a>() {</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">do</span> advance();</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">while</span> (!IncludeSelf &amp;&amp; isValid() &amp;&amp; *SI == Reg);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  }</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;};</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#endif // LLVM_MC_MCREGISTERINFO_H</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a33e3fa0aa6155242492713170ed484b4"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">llvm::MCRegisterDesc::SuperRegs</a></div><div class="ttdeci">uint32_t SuperRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00101">MCRegisterInfo.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00233">Path.cpp:233</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad19f5f9b6ec38f68dff4186e01fd544e"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">llvm::MCRegisterClass::RegSet</a></div><div class="ttdeci">const uint8_t *const RegSet</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00037">MCRegisterInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a727c73c283c15391560826d1b13be358"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">llvm::MCRegisterInfo::DiffListIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Pre-increment to move to the next position. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00223">MCRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_acd76087d4ef26ee84843162fe508b606"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">llvm::MCRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00051">MCRegisterInfo.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a648f2d554c90e186da59a7443ecd3be2"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">llvm::MCRegisterDesc::SubRegs</a></div><div class="ttdeci">uint32_t SubRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00100">MCRegisterInfo.h:100</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a13b668dfdde073e843400eacff4e9188"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">llvm::MCRegisterClass::NameIdx</a></div><div class="ttdeci">const uint32_t NameIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00038">MCRegisterInfo.h:38</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="MCRegister_8h_html"><div class="ttname"><a href="MCRegister_8h.html">MCRegister.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator_html_ab5506e252d4d52112d040af97431a8a2"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#ab5506e252d4d52112d040af97431a8a2">llvm::MCRegisterInfo::mc_superreg_iterator::mc_superreg_iterator</a></div><div class="ttdeci">mc_superreg_iterator(MCRegisterInfo::DiffListIterator Iter)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00292">MCRegisterInfo.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac58894686ff5392f200b77e2d5877d64"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac58894686ff5392f200b77e2d5877d64">llvm::MCRegisterInfo::operator[]</a></div><div class="ttdeci">const MCRegisterDesc &amp; operator[](MCRegister RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00439">MCRegisterInfo.h:439</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a657e4584ea0df15863e1a9268e21c180"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a657e4584ea0df15863e1a9268e21c180">llvm::MCRegAliasIterator::operator*</a></div><div class="ttdeci">MCRegister operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00799">MCRegisterInfo.h:799</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_af5b822b1c0a4d19f19a6ff7bb6566052"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">llvm::MCRegisterClass::CopyCost</a></div><div class="ttdeci">const int8_t CopyCost</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00042">MCRegisterInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a01c82e023d72eda9e5dc3909e8fdcff2"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">llvm::MCRegisterClass::Allocatable</a></div><div class="ttdeci">const bool Allocatable</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00043">MCRegisterInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">llvm::MCRegisterInfo::mc_difflist_iterator</a></div><div class="ttdoc">Forward iterator using DiffListIterator. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00183">MCRegisterInfo.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a040fdcfbf66c3597097262fa8261c3a0"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a040fdcfbf66c3597097262fa8261c3a0">llvm::MCRegisterInfo::DiffListIterator::operator*</a></div><div class="ttdeci">MCRegister operator*() const</div><div class="ttdoc">Dereference the iterator to get the value at the current position. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00220">MCRegisterInfo.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a2e62a0441086f18af773153241b2df44"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">getID() - Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00047">MCRegisterInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="SIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html_ac23a55cbb7572190d52fe622d129709a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#ac23a55cbb7572190d52fe622d129709a">llvm::MCRegisterInfo::mc_difflist_iterator::operator*</a></div><div class="ttdeci">const MCPhysReg &amp; operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00266">MCRegisterInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html_a73b0d1192402b944dbc7aac0db77258d"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">llvm::MCRegUnitMaskIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00719">MCRegisterInfo.h:719</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html">llvm::MCRegUnitMaskIterator</a></div><div class="ttdoc">MCRegUnitMaskIterator enumerates a list of register units and their associated lane masks for Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00698">MCRegisterInfo.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a412da2ed683a7a3f9e888178753ee200"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">llvm::MCRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00524">MCRegisterInfo.h:524</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aed8be8a31de5f5e1a7233cf88ec67027"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">llvm::MCRegisterClass::RegsBegin</a></div><div class="ttdeci">const iterator RegsBegin</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00036">MCRegisterInfo.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_ab2c316d713c43cf1e464c319c20a0bd4"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">llvm::MCRegisterDesc::RegUnits</a></div><div class="ttdeci">uint32_t RegUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00109">MCRegisterInfo.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a686cbee003645b53bc411aad25d9c671"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a686cbee003645b53bc411aad25d9c671">llvm::MCRegisterInfo::DiffListIterator::advance</a></div><div class="ttdeci">MCRegister advance()</div><div class="ttdoc">advance - Move to the next list position, return the applied differential. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00208">MCRegisterInfo.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5b3e8d277800ba2430072436f053ab3d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">llvm::MCRegisterInfo::mapLLVMRegToCVReg</a></div><div class="ttdeci">void mapLLVMRegToCVReg(MCRegister LLVMReg, int CVReg)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00424">MCRegisterInfo.h:424</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a763600beb640b434f5a9d56009ee4114"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">llvm::MCRegAliasIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00822">MCRegisterInfo.h:822</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a989859615fcb74989b4f978c4d227a03"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">llvm::MCRegisterInfo::InitMCRegisterInfo</a></div><div class="ttdeci">void InitMCRegisterInfo(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const MCPhysReg(*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const LaneBitmask *RUMS, const char *Strings, const char *ClassStrings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET)</div><div class="ttdoc">Initialize MCRegisterInfo, called by TableGen auto-generated routines. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00346">MCRegisterInfo.h:346</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html_ad3b4547b7252d2399f4c9ff6729f02ce"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html#ad3b4547b7252d2399f4c9ff6729f02ce">llvm::MCRegUnitIterator::MCRegUnitIterator</a></div><div class="ttdeci">MCRegUnitIterator(MCRegister Reg, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00676">MCRegisterInfo.h:676</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00738">MCRegisterInfo.h:738</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad183dc79953e350b769b1dcfda4f0f1c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00067">MCRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIndexIterator_html_ac6da77ae7e55006bcd05c1c288235d13"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#ac6da77ae7e55006bcd05c1c288235d13">llvm::MCSubRegIndexIterator::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex() const</div><div class="ttdoc">Returns sub-register index of the current sub-register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00618">MCRegisterInfo.h:618</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ac33acd2efcc170ca04a2229d8c365629"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">llvm::MCRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">getRegister - Return the specified register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00060">MCRegisterInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">llvm::MCRegisterInfo::DiffListIterator</a></div><div class="ttdoc">DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00189">MCRegisterInfo.h:189</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5ada3eb06ada644390db065d37b3fd87ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada3eb06ada644390db065d37b3fd87ac">llvm::tgtok::Class</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1iterator__facade__base_html"><div class="ttname"><a href="classllvm_1_1iterator__facade__base.html">llvm::iterator_facade_base</a></div><div class="ttdoc">CRTP base class which implements the entire standard iterator facade in terms of a minimal subset of ...</div><div class="ttdef"><b>Definition:</b> <a href="iterator_8h_source.html#l00067">iterator.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_add373e8cc1604b10f735cbb647b7c3e8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">llvm::MCRegisterInfo::subregs_inclusive</a></div><div class="ttdeci">iterator_range&lt; mc_subreg_iterator &gt; subregs_inclusive(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all sub-registers of Reg, including Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00309">MCRegisterInfo.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1detail_1_1concat__range_html"><div class="ttname"><a href="classllvm_1_1detail_1_1concat__range.html">llvm::detail::concat_range</a></div><div class="ttdoc">Helper to store a sequence of ranges being concatenated and access them. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00921">STLExtras.h:921</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html_ae82fbdb204a4c2c14514e8c303057738"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#ae82fbdb204a4c2c14514e8c303057738">llvm::MCRegisterInfo::mc_difflist_iterator::mc_difflist_iterator</a></div><div class="ttdeci">mc_difflist_iterator(MCRegisterInfo::DiffListIterator Iter)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00242">MCRegisterInfo.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ab3e36b5a127a81ce85422157ebb4049a"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">llvm::MCRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">getNumRegs - Return the number of registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00056">MCRegisterInfo.h:56</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_af467713f396035d661eef448a8afd2aa"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a></div><div class="ttdeci">uint16_t Size</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00145">MCRegisterInfo.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00484">MCRegisterInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIndexIterator_html_a8fcef61bbdeffde2a4363038d1ccdc11"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#a8fcef61bbdeffde2a4363038d1ccdc11">llvm::MCSubRegIndexIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Moves to the next position. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00626">MCRegisterInfo.h:626</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_a26091e7aa33c8216eac3f9b36325fe0e"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a26091e7aa33c8216eac3f9b36325fe0e">llvm::MCRegUnitRootIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const</div><div class="ttdoc">Dereference to get the current root register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00752">MCRegisterInfo.h:752</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">llvm::MCRegisterInfo::SubRegCoveredBits</a></div><div class="ttdoc">SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00143">MCRegisterInfo.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html_a078d1ea992de6b0fcae912cdd33af95d"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html#a078d1ea992de6b0fcae912cdd33af95d">llvm::MCSuperRegIterator::MCSuperRegIterator</a></div><div class="ttdeci">MCSuperRegIterator(MCRegister Reg, const MCRegisterInfo *MCRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00638">MCRegisterInfo.h:638</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ad08a70c5c39a83a86528e4cd6ef66a16"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">llvm::MCRegisterInfo::mapLLVMRegToSEHReg</a></div><div class="ttdeci">void mapLLVMRegToSEHReg(MCRegister LLVMReg, int SEHReg)</div><div class="ttdoc">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00420">MCRegisterInfo.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13">llvm::ARCISD::RET</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00052">ARCISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIndexIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html">llvm::MCSubRegIndexIterator</a></div><div class="ttdoc">Iterator that enumerates the sub-registers of a Reg and the associated sub-register indices...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00600">MCRegisterInfo.h:600</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab7c254cf3539a51c7d3170e13e84e471"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs</a></div><div class="ttdeci">void mapLLVMRegsToDwarfRegs(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</div><div class="ttdoc">Used to initialize LLVM register to Dwarf register number mapping. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00390">MCRegisterInfo.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1b44c113e5e36696965e0a8e237d8644"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs</a></div><div class="ttdeci">void mapDwarfRegsToLLVMRegs(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</div><div class="ttdoc">Used to initialize Dwarf register to LLVM register number mapping. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00404">MCRegisterInfo.h:404</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html_a8e88bc092eb7540e2acf0b577e98683d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a8e88bc092eb7540e2acf0b577e98683d">llvm::MCRegisterInfo::mc_difflist_iterator::operator==</a></div><div class="ttdeci">bool operator==(const mc_difflist_iterator &amp;Arg) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00262">MCRegisterInfo.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html_a28509f54c8c9f31179d0960398302a30"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a28509f54c8c9f31179d0960398302a30">llvm::MCRegisterInfo::mc_difflist_iterator::end</a></div><div class="ttdeci">static SubT end()</div><div class="ttdoc">Return an iterator past the last element. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00256">MCRegisterInfo.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aee857c8ace16151063b1e57e3f8208c3"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">llvm::MCRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const</div><div class="ttdoc">getCopyCost - Return the cost of copying a value between two registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00084">MCRegisterInfo.h:84</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab8e1321ecb267615f4f4be14b92cf03a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00649">MCRegisterInfo.h:649</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a9196984a533f399b73acb14ccbfc2c45"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a9196984a533f399b73acb14ccbfc2c45">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg1, MCRegister Reg2) const</div><div class="ttdoc">contains - Return true if both registers are in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00077">MCRegisterInfo.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_af3a3e0220e065a66cab155a3cab82512"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">llvm::MCRegisterClass::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00052">MCRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5ae82e458bfa2cb95aca8652be304f6c"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5ae82e458bfa2cb95aca8652be304f6c">llvm::MCRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00526">MCRegisterInfo.h:526</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html_a8dc6b4730fcfb0b3c52b61aa88d0709e"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a8dc6b4730fcfb0b3c52b61aa88d0709e">llvm::MCRegUnitMaskIterator::operator*</a></div><div class="ttdeci">std::pair&lt; unsigned, LaneBitmask &gt; operator*() const</div><div class="ttdoc">Returns a (RegUnit, LaneMask) pair. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00714">MCRegisterInfo.h:714</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator_html_a9598ee53f6b1f4d36c665fbc68566a7a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#a9598ee53f6b1f4d36c665fbc68566a7a">llvm::MCRegisterInfo::mc_superreg_iterator::mc_superreg_iterator</a></div><div class="ttdeci">mc_superreg_iterator(MCRegister Reg, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00295">MCRegisterInfo.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a10add2603cf9d4706e64a3605783b764"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">llvm::MCRegisterInfo::isSuperRegisterEq</a></div><div class="ttdeci">bool isSuperRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00567">MCRegisterInfo.h:567</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a7f4e513f63bb708c94edb445b3d2152f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a></div><div class="ttdeci">unsigned FromReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00587">MCRegisterInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac5ea214c523615af8b7c8c6547ef59de"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">llvm::MCRegisterInfo::isSubRegisterEq</a></div><div class="ttdeci">bool isSubRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00561">MCRegisterInfo.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a2eadaf6feef51fbb1fe642412ce54ae9"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a2eadaf6feef51fbb1fe642412ce54ae9">llvm::MCRegAliasIterator::MCRegAliasIterator</a></div><div class="ttdeci">MCRegAliasIterator(MCRegister Reg, const MCRegisterInfo *MCRI, bool IncludeSelf)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00783">MCRegisterInfo.h:783</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a11124059eb4728d5aa71cbff07e9f178"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">llvm::MCRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00530">MCRegisterInfo.h:530</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIndexIterator_html_a067b3c3d9f297a5f7f7da3277bc38f8a"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#a067b3c3d9f297a5f7f7da3277bc38f8a">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator</a></div><div class="ttdeci">MCSubRegIndexIterator(MCRegister Reg, const MCRegisterInfo *MCRI)</div><div class="ttdoc">Constructs an iterator that traverses subregisters and their associated subregister indices...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00607">MCRegisterInfo.h:607</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html">llvm::MCRegisterDesc</a></div><div class="ttdoc">MCRegisterDesc - This record contains information about a particular register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00098">MCRegisterInfo.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a></div><div class="ttdoc">DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00134">MCRegisterInfo.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a866c90966cfeb5b916eaabdb27ebad84"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">llvm::MCRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const MCRegisterClass *Class) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00541">MCRegisterInfo.h:541</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a54ce2f65ac576478b6d8b6033568ba30"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">llvm::MCRegAliasIterator::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00804">MCRegisterInfo.h:804</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIndexIterator_html_a4bc33f765fada85ad09c4910d122832d"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#a4bc33f765fada85ad09c4910d122832d">llvm::MCSubRegIndexIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00623">MCRegisterInfo.h:623</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_a920aa6c311c3f95e1fd888b49bf99a5f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a></div><div class="ttdeci">uint16_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00144">MCRegisterInfo.h:144</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="regutils_8h_html_a1fa2460e32327ade49189c95740bc1b5"><div class="ttname"><a href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a></div><div class="ttdeci">#define NC</div><div class="ttdef"><b>Definition:</b> <a href="regutils_8h_source.html#l00042">regutils.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_a9fa31f1756d3d91f70bd18d6743d70e2"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">llvm::MCRegUnitRootIterator::MCRegUnitRootIterator</a></div><div class="ttdeci">MCRegUnitRootIterator(unsigned RegUnit, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00745">MCRegisterInfo.h:745</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1ab4a7380910579b6946391cc8a7f77f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">llvm::MCRegisterInfo::getProgramCounter</a></div><div class="ttdeci">MCRegister getProgramCounter() const</div><div class="ttdoc">Return the register which is the program counter. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00435">MCRegisterInfo.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a97b138b96791a09a0d9b9c77f0fb6e85"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">llvm::MCRegisterInfo::isSubRegister</a></div><div class="ttdeci">bool isSubRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00553">MCRegisterInfo.h:553</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a899252d3695b6b26deaaf15b218fe181"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a></div><div class="ttdeci">unsigned ToReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00136">MCRegisterInfo.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00478">MCRegisterInfo.h:478</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a7647f42a0e2833ea9b4c151732b642a9"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7647f42a0e2833ea9b4c151732b642a9">llvm::MCRegisterInfo::DwarfLLVMRegPair::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(DwarfLLVMRegPair RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00138">MCRegisterInfo.h:138</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a89ab0e2b454e61308937accfba0833e6"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">llvm::MCRegisterDesc::RegUnitLaneMasks</a></div><div class="ttdeci">uint16_t RegUnitLaneMasks</div><div class="ttdoc">Index into list with lane mask sequences. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00113">MCRegisterInfo.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1adcc58c9411eebe3577d71087f9efc3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">llvm::MCRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00525">MCRegisterInfo.h:525</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a3872756aa652373054074e7059a1b8f3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">llvm::MCRegisterInfo::superregs</a></div><div class="ttdeci">iterator_range&lt; mc_superreg_iterator &gt; superregs(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all super-registers of Reg, excluding Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00315">MCRegisterInfo.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a914a43f0a5015c097a33567d0915b829"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">llvm::MCRegisterClass::RegSetSize</a></div><div class="ttdeci">const uint16_t RegSetSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00040">MCRegisterInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html_a692560e74519e55344d7421f224dfc90"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a692560e74519e55344d7421f224dfc90">llvm::MCRegisterInfo::mc_difflist_iterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00269">MCRegisterInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a30a6e72ad651714d00afefb5b24c429f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">llvm::MCRegisterInfo::superregs_inclusive</a></div><div class="ttdeci">iterator_range&lt; mc_superreg_iterator &gt; superregs_inclusive(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all super-registers of Reg, including Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00323">MCRegisterInfo.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a880c6fef0e8ef11412a3dcceb4d606d7"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">llvm::MCRegisterClass::ID</a></div><div class="ttdeci">const uint16_t ID</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00041">MCRegisterInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html_af085591de2aed7f37f36dc4f9ec7049d"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html#af085591de2aed7f37f36dc4f9ec7049d">llvm::MCSubRegIterator::MCSubRegIterator</a></div><div class="ttdeci">MCSubRegIterator(MCRegister Reg, const MCRegisterInfo *MCRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00589">MCRegisterInfo.h:589</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a8ddd79e928fa782c64a2f78c9497559e"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">llvm::MCRegisterDesc::Name</a></div><div class="ttdeci">uint32_t Name</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00099">MCRegisterInfo.h:99</a></div></div>
<div class="ttc" id="RDFGraph_8cpp_html_a361dad1df3e6d9b5610d40dcf49204c5"><div class="ttname"><a href="RDFGraph_8cpp.html#a361dad1df3e6d9b5610d40dcf49204c5">List</a></div><div class="ttdeci">const NodeList &amp; List</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00201">RDFGraph.cpp:201</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a04922e6bf2f754ccfad845d7a0ec00a0"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const</div><div class="ttdoc">Return the number of sub-register indices understood by the target. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00491">MCRegisterInfo.h:491</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a973016c591557c107018a0e6478b30a9"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">llvm::MCRegisterInfo::isSuperOrSubRegisterEq</a></div><div class="ttdeci">bool isSuperOrSubRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00573">MCRegisterInfo.h:573</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html_aba6a905204ce0f827ce747020530975f"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#aba6a905204ce0f827ce747020530975f">llvm::MCRegUnitMaskIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Moves to the next position. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00722">MCRegisterInfo.h:722</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ad8a4bc938e710c17a4e7f9a3496c3ff5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">llvm::MCRegisterInfo::get</a></div><div class="ttdeci">const MCRegisterDesc &amp; get(MCRegister RegNo) const</div><div class="ttdoc">Provide a get method, equivalent to [], but more useful with a pointer to this object. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00447">MCRegisterInfo.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a55190f9c5dcc985095363d61aa37bea1"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">llvm::MCRegisterInfo::subregs</a></div><div class="ttdeci">iterator_range&lt; mc_subreg_iterator &gt; subregs(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all sub-registers of Reg, excluding Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00302">MCRegisterInfo.h:302</a></div></div>
<div class="ttc" id="iterator_8h_html"><div class="ttname"><a href="iterator_8h.html">iterator.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator_html_a9a2cd1fc74d7ab0508ea4799a58957eb"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#a9a2cd1fc74d7ab0508ea4799a58957eb">llvm::MCRegisterInfo::mc_subreg_iterator::mc_subreg_iterator</a></div><div class="ttdeci">mc_subreg_iterator(MCRegisterInfo::DiffListIterator Iter)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00280">MCRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_ad61c747e243c73c0e6b6a0cfcc4a45ad"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">llvm::MCRegisterDesc::SubRegIndices</a></div><div class="ttdeci">uint32_t SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00105">MCRegisterInfo.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_ab0db6d33fe274ffa971d57ed7861af95"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">llvm::MCRegUnitRootIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Preincrement to move to the next root register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00762">MCRegisterInfo.h:762</a></div></div>
<div class="ttc" id="StackMaps_8cpp_html_a5c1040e7ce3199cf1f9adfa1e7d7ad25"><div class="ttname"><a href="StackMaps_8cpp.html#a5c1040e7ce3199cf1f9adfa1e7d7ad25">getDwarfRegNum</a></div><div class="ttdeci">static unsigned getDwarfRegNum(unsigned Reg, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Go up the super-register chain until we hit a valid dwarf register number. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8cpp_source.html#l00092">StackMaps.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIndexIterator_html_af858f1c705b821986610cb81dcda2245"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#af858f1c705b821986610cb81dcda2245">llvm::MCSubRegIndexIterator::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg() const</div><div class="ttdoc">Returns current sub-register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00613">MCRegisterInfo.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_abd29ecab24058fdf823addcad29c6939"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check if the iterator is at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00757">MCRegisterInfo.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_afc7be341b51f3dbc8422f5cc78cdd812"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">llvm::MCRegisterClass::RegsSize</a></div><div class="ttdeci">const uint16_t RegsSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00039">MCRegisterInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_adb90b36bb8dc9eb671c9611a9016b161"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">llvm::MCRegisterInfo::sub_and_superregs_inclusive</a></div><div class="ttdeci">detail::concat_range&lt; const MCPhysReg, iterator_range&lt; mc_subreg_iterator &gt;, iterator_range&lt; mc_superreg_iterator &gt; &gt; sub_and_superregs_inclusive(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all sub- and super-registers of Reg, including Reg. ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00331">MCRegisterInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a154e99ffe7d9b27b2eafc9901779d05e"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">llvm::MCRegisterInfo::getRARegister</a></div><div class="ttdeci">MCRegister getRARegister() const</div><div class="ttdoc">This method should return the register where the return address can be found. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00430">MCRegisterInfo.h:430</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">llvm::MCRegisterInfo::mc_subreg_iterator</a></div><div class="ttdoc">Forward iterator over all sub-registers. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00278">MCRegisterInfo.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html_a354da5c3004b55b6143efd8272e6ab86"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a354da5c3004b55b6143efd8272e6ab86">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator</a></div><div class="ttdeci">MCRegUnitMaskIterator(MCRegister Reg, const MCRegisterInfo *MCRI)</div><div class="ttdoc">Constructs an iterator that traverses the register units and their associated LaneMasks in Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00707">MCRegisterInfo.h:707</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a46baa0c512639be98bd9e54fa5c5c0a5"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">llvm::MCRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">isAllocatable - Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00088">MCRegisterInfo.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_adc9cebbafe5456adc286a99d7e1c1e9f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">llvm::MCRegisterInfo::DiffListIterator::init</a></div><div class="ttdeci">void init(MCPhysReg InitVal, const MCPhysReg *DiffList)</div><div class="ttdoc">init - Point the iterator to InitVal, decoding subsequent values from DiffList. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00200">MCRegisterInfo.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator_html_a4b61f176403f678028f6c1af67ea34d2"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#a4b61f176403f678028f6c1af67ea34d2">llvm::MCRegisterInfo::mc_difflist_iterator::mc_difflist_iterator</a></div><div class="ttdeci">mc_difflist_iterator(MCRegister Reg, const MCPhysReg *DiffList)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00245">MCRegisterInfo.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">llvm::MCRegisterInfo::mc_superreg_iterator</a></div><div class="ttdoc">Forward iterator over all super-registers. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00289">MCRegisterInfo.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab9fbd0d154ab99458acf91eb9add02f4"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00536">MCRegisterInfo.h:536</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator_html_a21126ca3f1adcc475e4430bc7f9a29d4"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#a21126ca3f1adcc475e4430bc7f9a29d4">llvm::MCRegisterInfo::mc_subreg_iterator::mc_subreg_iterator</a></div><div class="ttdeci">mc_subreg_iterator(MCRegister Reg, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00283">MCRegisterInfo.h:283</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:23 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
