# Project-UART---reception-part
2021-05-07 The aim of the project is learn to describe these circuits in VHDL and gain experience with their simulation  using the Modelsim tool. 2021-05-07
