#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Tue Mar 21 21:48:33 2023
# Process ID: 13524
# Current directory: C:/Users/vojte/digital-electronics-1/06-counter/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11768 C:\Users\vojte\digital-electronics-1\06-counter\counter\counter.xpr
# Log file: C:/Users/vojte/digital-electronics-1/06-counter/counter/vivado.log
# Journal file: C:/Users/vojte/digital-electronics-1/06-counter/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xcvc1802-viva1596-1LHP-i-L C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/240173/digital-electronics-1/06-counter/counter' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7a50ticsg324-1L', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.gen/sources_1', nor could it be found using path 'C:/Users/240173/digital-electronics-1/06-counter/counter/counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7a50ticsg324-1L', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7a50ticsg324-1L', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.566 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1971.844 ; gain = 249.414
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] sig_cnt_8bit is not declared [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:112]
ERROR: [Synth 8-1568] actual of formal out port cnt cannot be an expression [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:112]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.395 ; gain = 296.965
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.422 ; gain = 15.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'cnt': port width = 8, actual width = 4 [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:112]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.422 ; gain = 15.434
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2054.340 ; gain = 16.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'cnt': port width = 8, actual width = 4 [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:112]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2054.363 ; gain = 16.941
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.410 ; gain = 7.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.410 ; gain = 7.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.250 ; gain = 7.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.250 ; gain = 7.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2062.250 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:56]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:58]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'L18' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'J17' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: 'J18' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:66]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'K2' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:70]
CRITICAL WARNING: [Common 17-69] Command failed: 'U13' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: 'N17' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:77]
Finished Parsing XDC File [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3245.613 ; gain = 1191.250
11 Infos, 0 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3248.059 ; gain = 1193.695
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3722.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'cnt': port width = 8, actual width = 12 [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:113]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3722.219 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3722.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (3#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/top.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3722.219 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:56]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:58]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'L18' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'J17' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: 'J18' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:66]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'K2' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:70]
CRITICAL WARNING: [Common 17-69] Command failed: 'U13' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: 'N17' is not a valid site or package pin name. [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:77]
Finished Parsing XDC File [C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3722.219 ; gain = 0.000
13 Infos, 0 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3722.219 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cnt_up_down_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4015.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 0b4525a6bc9b4739a35790cac7c0f16a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 0b4525a6bc9b4739a35790cac7c0f16a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav

****** Webtalk v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_cnt_up_down_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_cnt_up_down_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 21 23:04:19 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 21 23:04:19 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4015.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 652 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4044.191 ; gain = 17.863
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 4044.191 ; gain = 28.547
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem· p¯Ìstup k souboru, neboù jej pr·vÏ vyuûÌv· jin˝ proces: "C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem· p¯Ìstup k souboru, neboù jej pr·vÏ vyuûÌv· jin˝ proces: "C:/Users/vojte/digital-electronics-1/06-counter/counter/counter.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4051.691 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 23:08:00 2023...
