/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sat May  5 17:34:08 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkTestBenchDecode_h__
#define __mkTestBenchDecode_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkIMemory.h"


/* Class declaration for the mkTestBenchDecode module */
class MOD_mkTestBenchDecode : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cycle;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt64> INST_pc;
  MOD_Reg<tUInt8> INST_state;
 
 /* Constructor */
 public:
  MOD_mkTestBenchDecode(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUWide DEF_iMem_req_pc___d8;
  tUInt32 DEF__read__h83;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97;
  std::string DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d132;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d131;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d130;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d129;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d128;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d127;
  std::string DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72;
 
 /* Rules */
 public:
  void RL_start();
  void RL_countCycle();
  void RL_getstaus();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestBenchDecode &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTestBenchDecode &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTestBenchDecode &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTestBenchDecode &backing);
};

#endif /* ifndef __mkTestBenchDecode_h__ */
