// Seed: 3980861183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  assign module_1.id_4 = 0;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : 1] id_16 = (id_11 ? -1 : id_6 ? 1 : -1) == 1;
  logic id_17;
  wire id_18;
endmodule
module module_1 (
    output wor id_0
    , id_7,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13,
      id_9,
      id_15,
      id_7,
      id_8,
      id_11,
      id_12,
      id_9,
      id_7,
      id_7,
      id_12,
      id_8
  );
endmodule
