<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="pic/suatmm.jpg" />
<title>Chak-Wa Pui</title>
</head>
<body>
<div id="layout-content">
<p><img src="./pic/profile.jpg" width=190px align="right" style="margin:8px"/></p>
<h1>Jordan, Chak-Wa Pui (貝澤華)</h1>
<p>Principal Engineer <br />
<a href="https://www.noahlab.com.hk/">Huawei Noah's Ark Lab</a> <br />
B.Sc. (<a href="http://en.sjtu.edu.cn">SJTU</a>), Ph.D. (<a href="https://www.cuhk.edu.hk/">cuhk</a>)</p>
<a href="https://www.linkedin.com/in/jordan-chak-wa-pui-b91b78a8"><img src="./pic/LinkedIn_s.png"  height="30px"></a>
<a href="https://www.facebook.com/jordancwpui"><img src="./pic/Facebook_s.png" height="30px"></a>
<a href="https://github.com/jordanpui"><img src="./pic/github_s.jpg" height="30px"></a>
<a href="https://www.instagram.com/jordancwpui/"><img src="./pic/instagram.png" height="30px"></a>
<p><b><a href="./doc/cv_cwpui.pdf">Resume/CV</a></b> (as of Jun. 2022)</p>
<p><b>Email</b>: jordancwp AT gmail.com<br /></p>
<h2>About</h2>
<p>I am a Principal Engineer in the AI4EDA Team of Huawei Noah's Ark Lab.
I obtained my Ph.D. degree in Computer Science and Engineering from <a href="https://www.cuhk.edu.hk/">The Chinese University of Hong Kong</a> in 2019.
My advisor was Prof. <a href="http://www.cse.cuhk.edu.hk/~fyyoung/">Evangeline F.Y. Young</a>. 
Previously, I obtained my bachelor degree in Computer Science and Technology from <a href="http://en.sjtu.edu.cn">Shanghai Jiao Tong University</a>, in 2015.</p>
<p>During my Ph.D., I mainly focus on physical design but also have experience in logic synthesis and applying ML in EDA. 
I am one of the main contributors of several state-of-the-art P&amp;R tools and have won top3 in EDA contests many times.</p>
<p>During my time in industry, I have broad experience in logic synthesis, placement, and routing.
I have been the architect/major contributor of several key features/tools in the EDA chain, which are verified by the in-house design teams.</p>
<h2>Publications <font face="georgia, serif" size="3">(<a href="http://dblp.uni-trier.de/pers/hd/p/Pui:Chak=Wa"><img src="./pic/dblp-5.png" height="30px" style="margin-bottom:-7px"></a>, <a href="https://scholar.google.com.hk/citations?user=5pqag5YAAAAJ&amp;hl=en"><img src="./pic/google-scholar.png" height="20px" style="margin-bottom:-4px"></a>)</font></h2>
<h3>Journal Paper</h3>
<ul>
<li><p>[J4] <b>Chak-Wa Pui</b> and Evangeline F.Y. Young, 
'<a href="https://dl.acm.org/doi/10.1145/3377551">Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems</a>', 
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), 2020.</p>
</li>
<li><p>[J3] Gengjie Chen, <b>Chak-Wa Pui</b>, Haocheng Li, Evangeline F.Y. Young, 
'<a href="https://ieeexplore.ieee.org/document/8758352">Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search</a>', 
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2020.</p>
</li>
<li><p>[J2] Peishan Tu, <b>Chak-Wa Pui</b>, Evangeline F.Y. Young,
'<a href="https://ieeexplore.ieee.org/document/8695870">Simultaneous Reconnection Surgery Technique of Routing with Machine Learning-based Acceleration</a>', 
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2020.</p>
</li>
<li><p>[J1] Gengjie Chen, <b>Chak-Wa Pui</b>, Wing-Kai Chow, Ka-Chun Lam, Jian Kuang, Evangeline F.Y. Young and Bei Yu, 
'<a href="http://ieeexplore.ieee.org/document/8122004/">RippleFPGA: Routability-Driven Simultaneous Packing and Placement for Modern FPGAs</a>', 
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2018.</p>
</li>
</ul>
<h3>Conference Papers</h3>
<ul>
<li><p>[C11] Dan Zheng, Xiaopeng Zhang, <b>Chak-Wa Pui</b>, Evangeline F.Y. Young, 
'<a href="https://dl.acm.org/doi/10.1145/3394885.3431565">Multi-FPGA Co-optimization: Hybrid Routing and Competitive-based Time Division Multiplexing Assignment</a>', 
IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Virtual Conference, Jan.&nbsp;18-21, 2021.</p>
</li>
<li><p>[C10] Jinwei Liu, <b>Chak-Wa Pui</b>, Fangzhou Wang, Evangeline F.Y. Young, 
'<a href="https://ieeexplore.ieee.org/document/9218646">CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model</a>', 
ACM/IEEE Design Automation Conference&nbsp;(<b>DAC</b>), Virtual Conference, July&nbsp;19-23, 2020.</p>
</li>
<li><p>[C9] <b>Chak-Wa Pui</b> and Evangeline F.Y. Young, 
'<a href="https://ieeexplore.ieee.org/document/8942125">Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems</a>', 
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Westminster, CO, USA, Nov. 4-7, 2019.</p>
</li>
<li><p>[C8] <b>Chak-Wa Pui</b>, Gang Wu, Freddy Y. C. Mang, Evangeline F.Y. Young, 
'<a href="https://ieeexplore.ieee.org/document/8771330">An Analytical Approach for Time-Division Multiplexing Optimization in Multi-FPGA based Systems</a>', 
ACM/IEEE International Workshop on System-Level Interconnect Prediction (<b>SLIP</b>), Las Vegas, NV, USA, June 2, 2019.</p>
</li>
<li><p>[C7] Biying Xu, Shaolan Li, <b>Chak-Wa Pui</b>, Derong Liu, Linxiao Shen, Yibo Lin, Nan Sun and David Z. Pan, 
'<a href="https://dl.acm.org/doi/10.1145/3299902.3309751">Device Layer-Aware Analytical Placement for Analog Circuits</a>',
ACM International Symposium on Physical Design (<b>ISPD</b>), San Francisco, CA, USA, Apr. 14-17, 2019. (<font color="red"><b>Best Paper Award Nomination</b></font>)</p>
</li>
<li><p>[C6] Gengjie Chen, <b>Chak-Wa Pui</b>, Haocheng Li, Jingsong Chen, Bentian Jiang, Evangeline F.Y. Young, 
'<a href="https://dl.acm.org/citation.cfm?doid=3287624.3287678">Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search</a>', 
IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Tokyo, Japan, Jan. 21-24, 2019.</p>
</li>
<li><p>[C5] Peishan Tu, <b>Chak-Wa Pui</b>, Evangeline F.Y. Young, 
'<a href="https://dl.acm.org/citation.cfm?id=3194556/">Simultaneous Timing Driven Tree Surgery in Routing with Machine Learning-based Acceleration</a>', 
ACM Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), Chicago, IL, USA, May 23-25, 2018.</p>
</li>
<li><p>[C4] <b>Chak-Wa Pui</b>, Peishan Tu, Haocheng Li, Gengjie Chen, Evangeline F.Y. Young, 
'<a href="http://ieeexplore.ieee.org/document/8297387/">A Two-Step Search Engine For Large Scale Boolean Matching Under NP3 Equivalence</a>', 
IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Jeju Island, Korea, Jan. 22-25, 2018.</p>
</li>
<li><p>[C3] <b>Chak-Wa Pui</b>, Gengjie Chen, Yuzhe Ma, Evangeline F.Y. Young, Bei Yu, 
'<a href="http://ieeexplore.ieee.org/document/8203880/">Clock-Aware UltraScale FPGA Placement with Machine Learning Routability Prediction</a>', 
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Irvine, CA, USA, Nov. 13-16, 2017.</p>
</li>
<li><p>[C2] <b>Chak-Wa Pui</b>, Gengjie Chen, Wing-Kai Chow, Jian Kuang, Ka-Chun Lam, Peishan Tu, Hang Zhang, Evangeline F.Y. Young, Bei Yu, 
'<a href="http://ieeexplore.ieee.org/document/7827644/">RippleFPGA: A Routability-Driven Placement for Large-Scale Heterogeneous FPGAs</a>', 
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Austin, TX, USA, Nov. 7-10, 2016.</p>
</li>
<li><p>[C1] Wing-Kai Chow, <b>Chak-Wa Pui</b>, Evangeline F.Y. Young, 
'<a href="http://ieeexplore.ieee.org/document/7544326/">Legalization Algorithm for Multiple-Row Height Standard Cell Design</a>', 
ACM/IEEE Design Automation Conference (<b>DAC</b>), Austin, TX, USA, June 5-9, 2016. (<font color="red"><b>Best Paper Award Nomination</b></font>)</p>
</li>
</ul>
<h2>Honors &amp; Awards</h2>
<ul>
<li><p>3rd Place Award in ICCAD 2019 Contest on '<a href="http://iccad-contest.org/2019/problems.html">System-level FPGA Routing with Timing Division Multiplexing Technique</a>'</p>
</li>
<li><p>1st Place Award in ICCAD 2019 Contest on '<a href="http://iccad-contest.org/2019/problems.html">LEF/DEF Based Open-Source Global Router</a>'</p>
</li>
<li><p>ISPD&nbsp;2019 Best Paper Award Nomination</p>
</li>
<li><p>2nd Place Award in ISPD 2018 Contest on '<a href="http://www.ispd.cc/contests/18/">Initial Detailed Routing</a>'</p>
</li>
<li><p>3rd Place Award in ISPD 2017 Contest on '<a href="http://www.ispd.cc/contests/17/">Clock-Aware FPGA Placement</a>'</p>
</li>
<li><p>1st Place Award in ICCAD 2016 Contest on '<a href="http://cad-contest-2016.el.cycu.edu.tw/problem_B/default.html">NP3: Non-exact Projective NPNP Boolean Matching</a>'</p>
</li>
<li><p>DAC&nbsp;2016 Best Paper Award Nomination</p>
</li>
<li><p>2nd Place Award in ISPD 2016 Contest on '<a href="http://www.ispd.cc/contests/16/ispd2016_contest.html">Routability-Driven FPGA Placement</a>'</p>
</li>
<li><p>Full Postgraduate Studentship at CUHK, 2015-2019</p>
</li>
</ul>
<h2>Experiences</h2>
<p>Staff Engineer @<a href="https://www.cwpui.com">Startup</a></p>
<ul>
<li><p>Jun. 2022-present, Shanghai, China</p>
</li>
</ul>
<p>Principal Engineer @<a href="https://https://www.huawei.com/">Huawei</a></p>
<ul>
<li><p>AI4EDA Team of Noah's Ark Lab</p>
</li>
<li><p>Mar. 2021-Jun. 2022, Shenzhen, China</p>
</li>
</ul>
<p>Lead Software Engineer @<a href="https://www.cadence.com/">Cadence Desgin Systems</a></p>
<ul>
<li><p>Detailed Placement Team of Innovus</p>
</li>
<li><p>May. 2020-Mar. 2021, Shanghai, China</p>
</li>
</ul>
<p>Research Assistant @<a href="https://www.cse.cuhk.edu.hk/">The Chinese University of Hong Kong</a></p>
<ul>
<li><p>Aug.-Nov. 2019, Hong Kong SAR</p>
</li>
</ul>
<p>Technical Intern @<a href="https://www.synopsys.com/">Synopsys</a></p>
<ul>
<li><p>Zebu Back-End Team</p>
</li>
<li><p>May-Aug. 2018, Hillsboro, OR, USA</p>
</li>
</ul>
<p>Software Engineering Intern @<a href="https://www.cadence.com/">Cadence Desgin Systems</a></p>
<ul>
<li><p>Detailed Routing Team of Innovus</p>
</li>
<li><p>May-Sep. 2017, San Jose, CA, USA</p>
</li>
</ul>
<h2>Tools</h2>
<ul>
<li><p><a href="https://github.com/jordanpui/larf">LARF</a> [J4][C9]</p>
</li>
<li><p><a href="https://github.com/cuhk-eda/cu-gr">CUGR</a> [C10]</p>
</li>
<li><p><a href="https://github.com/cuhk-eda/dr-cu">Dr. CU</a> [J3][C6]</p>
</li>
<li><p><a href="https://github.com/cuhk-eda/ripple-fpga">RippleFPGA</a> [J1][C3][C2]</p>
</li>
<li><p><a href="https://github.com/cuhk-eda/ripple">Ripple</a> [C1]</p>
</li>
</ul>
<h2>Professional Services:</h2>
<p>Technical Program Committee Member</p>
<ul>
<li><p>Design Automation Conference (DAC), 2022</p>
</li>
<li><p>International Conference on Computer-Aided Design (ICCAD), 2022</p>
</li>
</ul>
<p>Conference Reviewer:</p>
<ul>
<li><p>Design Automation Conference (DAC)</p>
</li>
<li><p>International Conference on Computer-Aided Design (ICCAD)</p>
</li>
<li><p>International Symposium on Physical Design (ISPD)</p>
</li>
<li><p>Asia and South Pacific Design Automation Conference (ASPDAC)</p>
</li>
<li><p>International Conference on Computer Design (ICCD)</p>
</li>
<li><p>Great Lakes Symposium on VLSI (GLSVLSI)</p>
</li>
</ul>
<p>Journal Reviewer:</p>
<ul>
<li><p>Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</p>
</li>
<li><p>Transactions on Design Automation of Electronic Systems (TODAES)</p>
</li>
</ul>
<p>Teaching</p>
<ul>
<li><p>2015-2016 Fall Embedded System Development and Applications</p>
</li>
<li><p>2015-2016 Spring CSCI1520 Computer Principles and C<tt></tt> Programming</p>
</li>
<li><p>2016-2017 Fall ESTR1002 Problem Solving by Programming</p>
</li>
<li><p>2016-2017 Spring ENGG1100H Introduction to Engineering Design</p>
</li>
<li><p>2017-2018 Fall CSCI2510 Computer Organization</p>
</li>
<li><p>2017-2018 Spring ENGG5189 Advanced Topics in Artificial Intelligence</p>
</li>
</ul>
<h2></h2>
<!-- Start of StatCounter Code for Default Guide -->
<script type="text/javascript">
var sc_project=11201774; 
var sc_invisible=0; 
var sc_security="656d9c2e"; 
var scJsHost = (("https:" == document.location.protocol) ?
        "https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" +
        scJsHost+
        "statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="free web stats"
            href="http://statcounter.com/" target="_blank"><img
            class="statcounter"
            src="//c.statcounter.com/11201774/0/656d9c2e/0/" alt="free
            web stats"></a></div></noscript>
<!-- End of StatCounter Code for Default Guide -->
</div>
</body>
</html>
