{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../caravel/user_project_wrapper.v",
        "dir::../../rtl/s247_pathfinder_top.sv",
        "dir::../../rtl/s247_compute_core.sv"
    ],
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 20,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2000 2000",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_TARGET_DENSITY": 0.45,
    "GLB_RT_MAXLAYER": 5,
    "PDK": "gf180mcuD",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "pdk::gf180mcuD": {
        "SYNTH_MAX_FANOUT": 6,
        "FP_CORE_UTIL": 40,
        "CLOCK_PERIOD": 20,
        "PL_RESIZER_HOLD_SLACK_MARGIN": 0.15,
        "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.15
    }
}
