<stg><name>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast

]]></Node>
<StgValue><ssdm name="itr_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %idxprom_i550_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idxprom_i550

]]></Node>
<StgValue><ssdm name="idxprom_i550_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %this_p4_14_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_14

]]></Node>
<StgValue><ssdm name="this_p4_14_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:5 %this_p3_14_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_14

]]></Node>
<StgValue><ssdm name="this_p3_14_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:6 %this_p2_8_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p2_8

]]></Node>
<StgValue><ssdm name="this_p2_8_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:7 %this_p1_14_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_14

]]></Node>
<StgValue><ssdm name="this_p1_14_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
newFuncRoot:8 %idxprom_i550_cast = zext i7 %idxprom_i550_read

]]></Node>
<StgValue><ssdm name="idxprom_i550_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8192 %this_p1_14_read, i8192 %this_p1_15_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8192 %this_p2_8_read, i8192 %this_p2_9_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8192 %this_p3_14_read, i8192 %this_p3_15_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8192 %this_p4_14_read, i8192 %this_p4_15_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body.i555

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i555:0 %i_56 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_56"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i555:1 %this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i550_cast

]]></Node>
<StgValue><ssdm name="this_pMem_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i555:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i555:3 %icmp_ln258 = icmp_eq  i3 %i_56, i3 %itr_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i555:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i555:5 %i_57 = add i3 %i_56, i3 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i555:6 %br_ln258 = br i1 %icmp_ln258, void %for.body.i555.split, void %for.inc225.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="3">
<![CDATA[
for.body.i555.split:1 %zext_ln259 = zext i3 %i_56

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i555.split:2 %add_ln259 = add i7 %zext_ln259, i7 76

]]></Node>
<StgValue><ssdm name="add_ln259"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
for.body.i555.split:3 %idxprom_i561 = zext i7 %add_ln259

]]></Node>
<StgValue><ssdm name="idxprom_i561"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i555.split:4 %this_pMem_addr_14 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i561

]]></Node>
<StgValue><ssdm name="this_pMem_addr_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i555.split:5 %this_pMem_load = load i8 %this_pMem_addr_14

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i555.split:6 %this_pMem_load_5 = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i555.split:7 %icmp_ln261 = icmp_eq  i3 %i_56, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln261"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
for.inc225.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i555.split:0 %specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i555.split:5 %this_pMem_load = load i8 %this_pMem_addr_14

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i555.split:6 %this_pMem_load_5 = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i555.split:8 %this_p4_15_out_load = load i8192 %this_p4_15_out

]]></Node>
<StgValue><ssdm name="this_p4_15_out_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i555.split:9 %this_p3_15_out_load = load i8192 %this_p3_15_out

]]></Node>
<StgValue><ssdm name="this_p3_15_out_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i555.split:10 %br_ln261 = br i1 %icmp_ln261, void %if.else218, void %if.then217

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
if.else218:0 %call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_5, i8192 %this_p3_15_out_load, i8192 %this_p4_15_out_load, i8 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
if.then217:0 %call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_5, i8192 %this_p3_15_out_load, i8192 %this_p4_15_out_load, i8 5

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
if.else218:0 %call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_5, i8192 %this_p3_15_out_load, i8192 %this_p4_15_out_load, i8 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8192" op_0_bw="16384">
<![CDATA[
if.else218:1 %this_p3_ret1 = extractvalue i16384 %call_ret1

]]></Node>
<StgValue><ssdm name="this_p3_ret1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="16384">
<![CDATA[
if.else218:2 %this_p4_ret1 = extractvalue i16384 %call_ret1

]]></Node>
<StgValue><ssdm name="this_p4_ret1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
if.then217:0 %call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_5, i8192 %this_p3_15_out_load, i8192 %this_p4_15_out_load, i8 5

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8192" op_0_bw="16384">
<![CDATA[
if.then217:1 %this_p3_ret = extractvalue i16384 %call_ret

]]></Node>
<StgValue><ssdm name="this_p3_ret"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8192" op_0_bw="16384">
<![CDATA[
if.then217:2 %this_p4_ret = extractvalue i16384 %call_ret

]]></Node>
<StgValue><ssdm name="this_p4_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else218:3 %store_ln262 = store i8192 %this_p3_ret1, i8192 %this_p3_15_out

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else218:4 %store_ln262 = store i8192 %this_p4_ret1, i8192 %this_p4_15_out

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.else218:5 %br_ln0 = br void %for.body.i522

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then217:3 %store_ln261 = store i8192 %this_p3_ret, i8192 %this_p3_15_out

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then217:4 %store_ln261 = store i8192 %this_p4_ret, i8192 %this_p4_15_out

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then217:5 %br_ln261 = br void %for.body.i522

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i522:0 %this_p3_15_out_load_1 = load i8192 %this_p3_15_out

]]></Node>
<StgValue><ssdm name="this_p3_15_out_load_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.i522:1 %store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %this_p3_15_out_load_1, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.body.i522:2 %store_ln258 = store i8192 %this_pMem_load, i8192 %this_p1_15_out

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.body.i522:3 %store_ln258 = store i8192 %this_pMem_load_5, i8192 %this_p2_9_out

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i522:4 %store_ln258 = store i3 %i_57, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.body.i522:5 %br_ln258 = br void %for.body.i555

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
