
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_32000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3334328 heartbeat IPC: 2.9991 cumulative IPC: 2.9991 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6780112 heartbeat IPC: 2.9021 cumulative IPC: 2.9498 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10254263 heartbeat IPC: 2.8784 cumulative IPC: 2.92561 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13807971 heartbeat IPC: 2.81396 cumulative IPC: 2.89688 (Simulation time: 0 hr 3 min 4 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 13807971 (Simulation time: 0 hr 3 min 4 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 40273408 heartbeat IPC: 0.377851 cumulative IPC: 0.377851 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 66035840 heartbeat IPC: 0.388162 cumulative IPC: 0.382937 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 92763015 heartbeat IPC: 0.374151 cumulative IPC: 0.379963 (Simulation time: 0 hr 6 min 40 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 121344876 heartbeat IPC: 0.349872 cumulative IPC: 0.371965 (Simulation time: 0 hr 7 min 44 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 151849519 heartbeat IPC: 0.327819 cumulative IPC: 0.36221 (Simulation time: 0 hr 8 min 57 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 180747678 heartbeat IPC: 0.346043 cumulative IPC: 0.359411 (Simulation time: 0 hr 10 min 3 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 209497741 heartbeat IPC: 0.347825 cumulative IPC: 0.357709 (Simulation time: 0 hr 11 min 23 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 240276701 heartbeat IPC: 0.324897 cumulative IPC: 0.35325 (Simulation time: 0 hr 12 min 33 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 272273484 heartbeat IPC: 0.312532 cumulative IPC: 0.348209 (Simulation time: 0 hr 13 min 17 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 302699225 heartbeat IPC: 0.328669 cumulative IPC: 0.346151 (Simulation time: 0 hr 14 min 0 sec) 
Finished CPU 0 instructions: 100000000 cycles: 288891262 cumulative IPC: 0.346151 (Simulation time: 0 hr 14 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.346151 instructions: 100000000 cycles: 288891262
cpu0_DTLB TOTAL     ACCESS:   30463749  HIT:   25781935  MISS:    4681814
cpu0_DTLB LOAD      ACCESS:   26844679  HIT:   22205026  MISS:    4639653
cpu0_DTLB RFO       ACCESS:    3619070  HIT:    3576909  MISS:      42161
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.0585 cycles
cpu0_DTLB MSHR FULL EVENTS: 38308 MSHR MERGE EVENTS: 257948
cpu0_ITLB TOTAL     ACCESS:   10810127  HIT:   10810127  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10810127  HIT:   10810127  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4681814  HIT:    4574766  MISS:     107048
cpu0_STLB LOAD      ACCESS:    4639653  HIT:    4534334  MISS:     105319
cpu0_STLB RFO       ACCESS:      42161  HIT:      40432  MISS:       1729
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 42.7286 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   28785115  HIT:   22363155  MISS:    6421960
cpu0_L1D LOAD      ACCESS:   25061210  HIT:   18665255  MISS:    6395955
cpu0_L1D RFO       ACCESS:    3619407  HIT:    3607403  MISS:      12004
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     104498  HIT:      90497  MISS:      14001
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 46.5303 cycles
cpu0_L1D MSHR FULL EVENTS: 16287 MSHR MERGE EVENTS: 1263895
cpu0_L2C TOTAL     ACCESS:    6568957  HIT:    3544988  MISS:    3023962
cpu0_L2C LOAD      ACCESS:    6395955  HIT:    3384145  MISS:    3011810
cpu0_L2C RFO       ACCESS:      12004  HIT:         10  MISS:      11994
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     146997  HIT:     146990  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      14001  HIT:      13843  MISS:        158
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 76.1345 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6047921  HIT:    1898951  MISS:    1125011
LLC LOAD      ACCESS:    3011800  HIT:    1898786  MISS:    1113014
LLC RFO       ACCESS:      11994  HIT:          0  MISS:      11994
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3023969  HIT:         10  MISS:    3023959
LLC TRANSLATION ACCESS:        158  HIT:        155  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 149.194 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     189069  ROW_BUFFER_MISS:     935942
 DBUS AVG_CONGESTED_CYCLE:     3.6343
 WQ ROW_BUFFER_HIT:      20267  ROW_BUFFER_MISS:      45001  FULL:          0


CPU 0 Branch Prediction Accuracy: 82.2162% MPKI: 45.9691 Average ROB Occupancy at Mispredict: 25.5402
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 45.9691
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

