Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		9	14		#r29
hw_input_global_wrapper_stencil$d_reg__U2		10	15		#r30
hw_input_global_wrapper_stencil$d_reg__U3		9	12		#r31
hw_input_global_wrapper_stencil$d_reg__U4		10	12		#r32
hw_input_global_wrapper_stencil$d_reg__U5		8	4		#r33
hw_input_global_wrapper_stencil$d_reg__U6		6	3		#r34
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet		7	12		#m9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I28
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140680461675536_i140680473860752		4	2		#p27
op_hcompute_blur_stencil$inner_compute$i140680468283600_i140680474189648		4	3		#p26
op_hcompute_blur_unnormalized_stencil$inner_compute$i140680473127888_i140680474189648		9	3		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680459288336_i140680475412944		5	2		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680459601296_i140680459286800		9	4		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680473166736_i140680459286800		8	15		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680473219728_i140680475412944		8	4		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680473222224_i140680475412944		9	12		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680473246992_i140680475412944		13	13		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680473247056_i140680475412944		12	14		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474015312_i140680475412944		10	15		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474016080_i140680459286800		9	15		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474049232_i140680475412944		12	13		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474050000_i140680475412944		10	12		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474154576_i140680459286800		9	13		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474908816_i140680459286800		12	12		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680474909328_i140680459286800		8	12		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680475719568_i140680475412944		8	3		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680475721168_i140680459286800		5	3		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680476538448_i140680459286800		10	13		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140680476539984_i140680459286800		10	14		#p14
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
