<stg><name>FIR_filter_transposed.2</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n

]]></Node>
<StgValue><ssdm name="x_n_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %FIR_delays_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_17

]]></Node>
<StgValue><ssdm name="FIR_delays_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %FIR_delays_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_16

]]></Node>
<StgValue><ssdm name="FIR_delays_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %FIR_delays_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_15

]]></Node>
<StgValue><ssdm name="FIR_delays_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %FIR_delays_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_14

]]></Node>
<StgValue><ssdm name="FIR_delays_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %FIR_delays_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read

]]></Node>
<StgValue><ssdm name="FIR_delays_read_9"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="16">
<![CDATA[
entry:10 %sext_ln84_3 = sext i16 %x_n_read

]]></Node>
<StgValue><ssdm name="sext_ln84_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:11 %mul_ln84 = mul i25 %sext_ln84_3, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:11 %mul_ln84 = mul i25 %sext_ln84_3, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:11 %mul_ln84 = mul i25 %sext_ln84_3, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="25">
<![CDATA[
entry:12 %sext_ln84_4 = sext i25 %mul_ln84

]]></Node>
<StgValue><ssdm name="sext_ln84_4"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %add_ln84 = add i32 %sext_ln84_4, i32 %FIR_delays_read_9

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln80"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="26" op_0_bw="16">
<![CDATA[
entry:7 %sext_ln84 = sext i16 %x_n_read

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="16">
<![CDATA[
entry:8 %sext_ln84_1 = sext i16 %x_n_read

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="29" op_0_bw="16">
<![CDATA[
entry:9 %sext_ln84_2 = sext i16 %x_n_read

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %add_ln84 = add i32 %sext_ln84_4, i32 %FIR_delays_read_9

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln84, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:15 %mul_ln87 = mul i29 %sext_ln84_2, i29 536868858

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="29">
<![CDATA[
entry:16 %sext_ln87 = sext i29 %mul_ln87

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add_ln87 = add i32 %sext_ln87, i32 %FIR_delays_read_4

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:18 %mul_ln87_1 = mul i31 %sext_ln84_1, i31 9860

]]></Node>
<StgValue><ssdm name="mul_ln87_1"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="31">
<![CDATA[
entry:19 %sext_ln87_1 = sext i31 %mul_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:20 %mul_ln87_2 = mul i26 %sext_ln84, i26 436

]]></Node>
<StgValue><ssdm name="mul_ln87_2"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="26">
<![CDATA[
entry:21 %sext_ln87_2 = sext i26 %mul_ln87_2

]]></Node>
<StgValue><ssdm name="sext_ln87_2"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %add_ln87_1 = add i32 %sext_ln87_1, i32 %FIR_delays_read_3

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %add_ln87_2 = add i32 %sext_ln87_1, i32 %FIR_delays_read_2

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %add_ln87_3 = add i32 %sext_ln87, i32 %FIR_delays_read_1

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="176" op_0_bw="176" op_1_bw="16">
<![CDATA[
entry:25 %mrv = insertvalue i176 <undef>, i16 %y

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:26 %mrv_1 = insertvalue i176 %mrv, i32 %add_ln87

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:27 %mrv_2 = insertvalue i176 %mrv_1, i32 %add_ln87_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:28 %mrv_3 = insertvalue i176 %mrv_2, i32 %add_ln87_2

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:29 %mrv_4 = insertvalue i176 %mrv_3, i32 %add_ln87_3

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:30 %mrv_5 = insertvalue i176 %mrv_4, i32 %sext_ln87_2

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="176">
<![CDATA[
entry:31 %ret_ln89 = ret i176 %mrv_5

]]></Node>
<StgValue><ssdm name="ret_ln89"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
