
<html><head><title>Importing a Simple VHDL Design</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946571" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes VHDL In, VHDL In forms and importing a VHDL design." />
<meta name="DocTitle" content="VHDL In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Importing a Simple VHDL Design" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946571" />
<meta name="NextFile" content="chap5.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom Environment  Layout" />
<meta name="PrevFile" content="chap3.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="VHDL In for Virtuoso Design Environment User Guide and Reference -- Importing a Simple VHDL Design" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlinuserTOC.html">Contents</a></li><li><a class="prev" href="chap3.html" title="VHDL In Forms">VHDL In Forms</a></li><li style="float: right;"><a class="viewPrint" href="vhdlinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap5.html" title="Importing a Complex VHDL Design (RISC Processor Unit)">Importing a Complex VHDL Desig ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>VHDL In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>4
<a id="pgfId-1014262"></a></h1>
<h1>
<a id="pgfId-1014264"></a><hr />
<a id="12505"></a>Importing a Simple VHDL Design<hr />
</h1>

<p>
<a id="pgfId-1014265"></a>This chapter discusses the following:</p>
<ul><li>
<a id="pgfId-1014269"></a><a href="chap4.html#26481">Introduction to the Example Design</a></li><li>
<a id="pgfId-1014273"></a><a href="chap4.html#24383">Checklist Before Importing a Design</a></li><li>
<a id="pgfId-1014277"></a><a href="chap4.html#13432">Setting Up the Library Environment</a></li><li>
<a id="pgfId-1014281"></a><a href="chap4.html#25514">Importing to VHDL Cells</a></li><li>
<a id="pgfId-1014285"></a><a href="chap4.html#16445">Importing to a Netlist</a></li><li>
<a id="pgfId-1014289"></a><a href="chap4.html#27419">Importing to a Schematic</a></li></ul>






<h2>
<a id="pgfId-1014291"></a><a id="26481"></a>Introduction to the Example Design</h2>

<p>
<a id="pgfId-1017686"></a>In this chapter, you import a simple example VHDL design. This example is included in the Cadence software <h-hot><a href="glossary.html#hierarchy">hierarchy</a></h-hot>, at <em>&lt;dfII_install_dir&gt;</em><code>/tools/dfII/samples/vhdlin/Test3</code>, where <em>&lt;dfII_install_dir&gt; </em>is your installation directory.</p>
<p>
<a id="pgfId-1017683"></a>The design is a full adder that includes a VHDL design of a half adder and an OR gate. The half adder contains the behavioral information, while the full adder is only structural. The entities (<em>e</em>) and architectures (<em>a</em>) are split into separate files. The VHDL <a id="marker-1014294"></a>design directory includes</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014295"></a>full_adder.a.vhd<br />full_adder.e.vhd<br />half_adder.a.vhd<br />half_adder.e.vhd<br />or_gate.a.vhd<br />or_gate.e.vhd</pre>

<p>
<a id="pgfId-1014298"></a>You can import the design into each of the three types of outputs: <a id="marker-1014297"></a></p>
<ul><li>
<a id="pgfId-1014299"></a>VHDL text view</li><li>
<a id="pgfId-1014300"></a>Netlist view</li><li>
<a id="pgfId-1014301"></a>Schematic view </li></ul>



<h2>
<a id="pgfId-1014303"></a><a id="24383"></a>Checklist Before Importing a Design</h2>

<p>
<a id="pgfId-1014304"></a>Before you use VHDL In to import a design, use the following checklist to review what you need:</p>
<ol><li>
<a id="pgfId-1014306"></a><a id="marker-1014305"></a>What do you want to convert the VHDL design into?<ul><li>
<a id="pgfId-1014307"></a>Schematic view</li><li>
<a id="pgfId-1014308"></a>Netlist view</li><li>
<a id="pgfId-1014309"></a>VHDL text view</li></ul></li><li>
<a id="pgfId-1014313"></a><a id="marker-1014310"></a><a id="marker-1014311"></a>Do you have all the <a actuate="user" class="URL" href="../vhdlinuser/glossary.html#designunit" show="replace" xml:link="simple">design units</a> you need?<ul><li>
<a id="pgfId-1014314"></a>Entity declarations </li><li>
<a id="pgfId-1014315"></a>Architecture declarations</li><li>
<a id="pgfId-1014316"></a>Package declarations</li><li>
<a id="pgfId-1014317"></a>Package body declarations</li></ul></li><li>
<a id="pgfId-1017736"></a><a id="marker-1017734"></a><a id="marker-1017735"></a>Do you have the library units referenced by the design?</li><li>
<a id="pgfId-1017738"></a>Can the parser parse your design?</li><li>
<a id="pgfId-1017741"></a><a id="marker-1017739"></a>Have you modified the design to eliminate or change those <a href="glossary.html#construct">constructs</a> that VHDL In cannot convert? (See <a href="chap6.html#24333">Chapter 6, &#8220;Conversion Issues.&#8221;</a>)</li><li>
<a id="pgfId-1014329"></a>Have you listed all the Cadence libraries required by VHDL In in a <code>cds.lib</code> file either in the current working directory or in the standard installation path?</li><li>
<a id="pgfId-1014331"></a>For <a id="marker-1014330"></a>standalone mode line commands<ul><li>
<a id="pgfId-1014333"></a>Have you created a VHDL In <a id="marker-1014332"></a>parameter file?</li><li>
<a id="pgfId-1014334"></a>Have you created a file listing all the VHDL design files? (This file is optional.)</li></ul></li></ol>
















<h2>
<a id="pgfId-1014337"></a><a id="13432"></a>Setting Up the Library Environment<a id="marker-1014336"></a></h2>

<p>
<a id="pgfId-1014338"></a>To set up your library environment before you import the example design, follow these steps:</p>

<ol><li>
<a id="pgfId-1015391"></a>Modify your <code>cds.lib</code> file to include the five minimum required libraries:<code> </code>basic, sample, US_8ths, STD (std), and <code>IEEE (ieee)</code>. <br />
<a id="pgfId-1015397"></a>The process for referencing these libraries is described <a href="chap2.html#Getting Started with VHDL In">Chapter 2, &#8220;Getting Started with VHDL In.&#8221;</a></li><li>
<a id="pgfId-1015401"></a>Start VHDL In from the <a href="glossary.html#CIW">CIW</a> <a actuate="user" class="URL" href="../vhdlinuser/glossary.html#menubanner" show="replace" xml:link="simple">menu banner</a> or from the VHDL Tool Box.</li><li>
<a id="pgfId-1014347"></a>Create the VHDL design files for the full adder in the directory of your choice. <br />
<a id="pgfId-1014348"></a>In this example, the directory used is <pre class="webflare-pre-block webflare-courier-new" id="#id1014349">
<a id="pgfId-1014349"></a><code>~/vhdlin_examples/simple_design/</code></pre></li></ol>









<h2>
<a id="pgfId-1014378"></a><a id="25514"></a>Importing to VHDL Cells</h2>

<p>
<a id="pgfId-1014382"></a><a id="marker-1014379"></a><a id="marker-1014380"></a>In this section, you import the full adder design as a VHDL design <h-hot><a href="glossary.html#cell">cell</a></h-hot>. </p>

<h3>
<a id="pgfId-1014383"></a>Setting Up the VHDL Import Form</h3>

<p>
<a id="pgfId-1014384"></a>Follow these steps to set up the VHDL Import form for the import process.</p>

<ol><li>
<a id="pgfId-1014388"></a>In the CIW, select <em>File &#8211; Import &#8211; VHDL</em>.<br />
<a id="pgfId-1016204"></a>The VHDL Import form opens.</li><li>
<a id="pgfId-1016205"></a>Locate the directory for the VHDL source files you want to import. <br />
<a id="pgfId-1014415"></a>You can move down a directory in either of the following ways:<ul><li>
<a id="pgfId-1014416"></a>Enter a path to the directory in the <em>File Name</em> field and press <em>Return</em>.</li><li>
<a id="pgfId-1014417"></a>Double-click a directory in the <em>Files List </em>Box. </li></ul><br />
<a id="pgfId-1014418"></a>You can move up one directory any of the following ways:<ul><li>
<a id="pgfId-1014419"></a>Enter the path to the directory in the <em>File Name </em>field and press <em>Return</em>.</li><li>
<a id="pgfId-1014420"></a>Enter two dots (..) in the <em>File Name</em> field and press <em>Return</em>.</li><li>
<a id="pgfId-1014421"></a>Double-click ../ in the <em>Files List</em> Box. </li></ul><br />
<a id="pgfId-1014422"></a>The correct path is displayed below the Files List Box, and the source files are displayed in the Files List Box.</li><li>
<a id="pgfId-1014423"></a>Display only files matching a certain pattern, from the current directory. (This is optional.)<br />
<a id="pgfId-1014424"></a>Enter the pattern to match with wild card characters in the <em>File Name</em> field and press <em>Return</em>. The <a id="marker-1014425"></a><a id="marker-1014426"></a><em>Files List</em> Box lists only VHDL files in the directory matching the string you entered in the <em>File Name</em> field.</li><li>
<a id="pgfId-1014427"></a>Select and add each source file you want to import from the <em>File Name List</em> Box to the <em>Import Files List</em> Box.<br />
<a id="pgfId-1014428"></a>To locate a file name in the <em>Files List </em>Box, use the scroll bar to the right of the Files List Box.<br />
<a id="pgfId-1014429"></a>You can select a single file and add the file to the Import Files List Box any of the following ways:<ul><li>
<a id="pgfId-1014430"></a>Double-click the name in the Files List Box. </li><li>
<a id="pgfId-1014431"></a>Enter a file name in the <em>File Name </em>field and press <em>Tab</em>.</li><li>
<a id="pgfId-1014432"></a>Enter a file name in the <em>File Name</em> field and click <em>Add&gt;&gt;</em>.</li></ul><br />
<a id="pgfId-1014433"></a>You can also select multiple files (listed adjacently) and add them simultaneously to the Import Files List Box. Drag the mouse across the file names to highlight them, and click <em>Add&gt;&gt;</em>.</li><li>
<a id="pgfId-1014434"></a>Press <em>Tab</em> to go to the <em>Target Library Name</em> field.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1014435"></a>When you finish an entry in a field in the VHDL Import form, press <em>Tab</em> to go to the next field. </div>
<a id="pgfId-1014436"></a>Do not press <em>Return</em>. Pressing <em>Return</em> is the same as clicking <em>OK</em>, which indicates you are ready to import. The form closes when you press <em>Return</em> after you specified an existing target library. A dialog box with an error message appears when you press <em>Return</em> without specifying a target library.</li><li>
<a id="pgfId-1014437"></a>In the <em>Target Library Name</em> field, enter the target library name that you want to import the source files into (<em>vhdl_designs</em>). Press <em>Tab</em> to finish.<br />
<a id="pgfId-1017700"></a>To accommodate the name mapping scheme used by the ncvhdl parser, use only lowercase letters to name your target libraries.</li><li>
<a id="pgfId-1014440"></a>Set the <em>Import Structural Architectures As</em> cyclic field to <em>vhdl</em>.<br />
<a id="pgfId-1014441"></a>You can leave all other options at their default setting.</li><li>
<a id="pgfId-1014442"></a>In the <em>Reference Libraries </em>field, add <em>sample</em>, <em>std</em>, and <em>ieee </em>to the list.<br />
<a id="pgfId-1016436"></a><div class="webflare-div-image">
<img width="668" height="580" src="images/chap4-2.gif" /></div></li><li>
<a id="pgfId-1014449"></a>Click <em>Apply</em>.<br />
<a id="pgfId-1014450"></a>Clicking <em>Apply</em> instead of <em>OK</em> keeps the form open. You can then start the next example of importing to a netlist without having to complete the list of libraries in the <em>Reference Libraries</em> field again or having to add the designs to the Import Files List Box again.<br />
<a id="pgfId-1020090"></a>The system imports the design file names into the target library you specified. You can use the VHDL Tool Box form or the Library Manager form to read or edit the cell view of each file.</li></ol>
















































<h3>
<a id="pgfId-1014479"></a>Creating a New Target Library<a id="marker-1014477"></a><a id="marker-1014478"></a></h3>

<p>
<a id="pgfId-1014481"></a>If you specify a <a id="marker-1014480"></a>target library name that does not exist, a dialog box opens, asking you if you want to create the new library. If you click <em>Yes</em>, the New Library form opens.</p>

<ul><li>
<a id="pgfId-1014482"></a>Enter the library name and the directory where you want the library located. <br />
<a id="pgfId-1016387"></a>Put the Cadence versions of the VHDL design, the netlist, and the schematic in <em>~/vhdl_designs, ~/netlist_library</em>, and <em>~/sch_lib,</em> respectively.<br />
<a id="pgfId-1016388"></a>Select <em>Do not need process information</em>, and click <em>OK</em></li></ul>



<p>
<a id="pgfId-1016389"></a>A message appears in the CIW display area:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014495"></a>Created library &quot;vhdl_design&quot; as &#8220;/net/.../~/vhdlin_examples/simple_design/vhdl_designs&#8221;</pre>

<p>
<a id="pgfId-1014497"></a>After the new library is created, you must go back to the <a href="chap3.html#VHDL Import Form">VHDL Import Form</a> and click <em>Apply</em> again to import the file names you specified into the target library you just created. </p>

<h3>
<a id="pgfId-1014499"></a>Viewing the Results<a id="marker-1014498"></a></h3>

<p>
<a id="pgfId-1014500"></a>A message in the CIW display area tells you that the VHDL Import process has started. When the process finishes, you are presented with a dialog box, which asks if you want to view a summary file. If you click <em>Yes</em>, the VHDL Tool Box status window appears, displaying a summary file. You can also view the log of resulting cellviews of your design in the summary file.</p>

<h4>
<a id="pgfId-1017829"></a>Viewing the Summary File</h4>

<p>
<a id="pgfId-1017868"></a>When the import process has finished successfully, you can examine the summary file to check the results of importing to VHDL. The summary file contains information about the number of files processed by VHDL In, the number of files attempted to be imported by VHDL In, the design units imported, and their view types. The summary file also mentions the files that VHDL failed to import, and the reason for the failure.</p>
<p>
<a id="pgfId-1019462"></a>The following <a id="marker-1019461"></a>summary file was generated for a successful VHDL to VHDL import process. You can view the summary file through the VHDL Tool Box status window labeled <h-hot><a href="chap4.html#VHDL Tool Box Log File">VHDL Tool Box Log File</a></h-hot>. The window refers to the VHDL Tool Box even if you start from the CIW.</p>

<p>
<a id="pgfId-1015459"></a><a id="VHDL Tool Box Log File"></a></p>
<div class="webflare-div-image">
<img src="images/logFile.gif" /></div>

<p>
<a id="pgfId-1017618"></a>To close the VHDL Tool Box status window</p>

<ul><li>
<a id="pgfId-1014534"></a>Select <em>File &#8211; Close</em>.</li></ul>

<p>
<a id="pgfId-1014535"></a>The contents of the summary file and the error file are saved with the name you had typed in the <em>Summary File</em> field in the <a href="chap3.html#VHDL Import Form">VHDL Import Form</a>. The default value of Summary Field is <code>./vhdlin.summary</code>.</p>
<p>
<a id="pgfId-1017848"></a>For examples of error messages, see <a href="chap7.html#12991">Chapter 7, &#8220;Error Messages.&#8221;</a></p>

<ul><li>
<a id="pgfId-1017851"></a>To close the <a id="marker-1017849"></a>VHDL Tool Box status <a href="glossary.html#window">window</a>, select <em>File &#8211; Close</em>.</li></ul>
<h4>
<a id="pgfId-1014539"></a>Viewing the Design&#8217;s Cellviews</h4>

<p>
<a id="pgfId-1014540"></a>Once the import process has finished successfully, you can examine the cellviews in the target library (such as the <em>entity</em> cellview) to check the results of importing to a VHDL cell. </p>

<ol><li>
<a id="pgfId-1014541"></a>In the CIW, select <em>Tools &#8211; Library Manager</em>.<br />
<a id="pgfId-1014543"></a>The Library Manager window opens. <a id="marker-1014542"></a></li><li>
<a id="pgfId-1014544"></a>In the Library list box, click the <em>vhdl_designs</em> library name.<br />
<a id="pgfId-1014545"></a>The Cell list box displays two cells for the vhdl_designs library: <em>full_adder</em> and <em>half_adder</em>.</li><li>
<a id="pgfId-1014546"></a>In the Cell list box, click the <em>full_adder</em> cell name.<br />
<a id="pgfId-1014547"></a>The View list box displays three cellview names for the full adder design: <a id="marker-1014548"></a><em>entity</em>, <em>structure</em>, and <em>symbol.</em> <br />
<a id="pgfId-1016520"></a><div class="webflare-div-image">
<img src="images/libmgr_window_selected_mani.gif" /></div></li><li>
<a id="pgfId-1017707"></a>In the View list box, double-click the <em>entity </em><a id="marker-1014549"></a>cellview file name. <br />
<a id="pgfId-1014551"></a>A text editor window opens, displaying the contents of the <em>entity</em> cellview, as shown below: a text file and directory for the <em>entity</em> file for the <em>full_adder</em> design. <br />
<a id="pgfId-1020194"></a><div class="webflare-div-image">
<img src="images/logfile_content.GIF" /></div>
<a id="pgfId-1017635"></a>You can open the same file in the Language Sensitive Editor, or <a href="glossary.html#LSE">LSE</a> (<em>emacs)</em><a id="marker-1014553"></a><a id="marker-1014554"></a><a id="marker-1014555"></a> that highlights the language specific keywords. <a id="marker-1014557"></a>If you are using LSE and the text editor window is empty, use the<em> File &#8211; Open </em>command to open <code>~/vhdl_designs/full_adder/entity</code>.<br />
<a id="pgfId-1014578"></a>VHDL In places VHDL design text files in the <code>vhdl.vhd</code><a id="marker-1014575"></a><a id="marker-1014576"></a><a id="marker-1014577"></a> file. You can open the <code>vhdl.vhd</code> file for viewing to verify the contents of the file. </li><li>
<a id="pgfId-1014579"></a>To open the <code>vhdl.vhd </code>file for viewing, double-click the <code>vhdl.vhd</code> file name.</li></ol>

























<p>
<a id="pgfId-1014580"></a>The top half of the LSE text editor window displays the contents of the <code>vhdl.vhd</code> file, and the bottom half shows the files and directories in the entity directory.</p>

<h2>
<a id="pgfId-1014583"></a><a id="16445"></a>Importing to a Netlist<a id="marker-1014582"></a></h2>

<p>
<a id="pgfId-1014587"></a>In this section, you import the full adder design as a <a id="marker-1014584"></a><a id="marker-1014585"></a><a id="marker-1014586"></a>OA format netlist. If the VHDL Import form is still open from the first example, <a href="chap4.html#25514">Importing to VHDL Cells</a>, you can skip steps 1 through 3.</p>

<h3>
<a id="pgfId-1014589"></a>Setting Up the VHDL Import Form<a id="marker-1014588"></a></h3>

<p>
<a id="pgfId-1014590"></a>Follow these steps to set up the VHDL Import form for the import process.</p>

<ol><li>
<a id="pgfId-1014591"></a>In the CIW, select <em>File &#8211; Import &#8211; VHDL</em>.<br />
<a id="pgfId-1014595"></a>The <a href="chap3.html#VHDL Import Form">VHDL Import Form</a> opens.</li><li>
<a id="pgfId-1014596"></a>In the Files List Box, double-click entries until the design directory is displayed.<br />
<a id="pgfId-1014597"></a>To move the display up one directory, click ../. To display the contents of a directory, click the directory name.</li><li>
<a id="pgfId-1014598"></a>In the <em>Target Library Name</em> field, enter the name of the target library (<em>netlist_library</em>). <br />
<a id="pgfId-1014599"></a>To accommodate the name mapping scheme used by the ncvhdl parser, use only lowercase letters to name your target libraries.</li><li>
<a id="pgfId-1014600"></a>Set the <em>Import Structural Architectures As cyclic</em> field to <em>netlist</em>.<br />
<a id="pgfId-1014601"></a>You can leave all other options at their default setting.</li><li>
<a id="pgfId-1014602"></a>Highlight the four file names for the full adder design, and click <em>Add&gt;&gt;</em> to add them to the Import Files List Box.<br />
<a id="pgfId-1014603"></a>You can also double-click a file name to transfer a file.<br />
<a id="pgfId-1014605"></a><a id="marker-1014604"></a>Drag the cursor across the file names to highlight multiple files in the box. </li><li>
<a id="pgfId-1014606"></a>Click <em>Apply</em>.<br />
<a id="pgfId-1014607"></a>When you click <em>Apply</em> instead of <em>OK</em>, the form remains open. You can then start the procedure <a href="chap4.html#27419">Importing to a Schematic</a> at step 3.<br />
<a id="pgfId-1014631"></a><div class="webflare-div-image">
<img width="668" height="452" src="images/chap4-6.gif" /></div></li></ol>


























<h3>
<a id="pgfId-1014634"></a>Creating a New Target Library<a id="marker-1014632"></a><a id="marker-1014633"></a></h3>

<p>
<a id="pgfId-1014635"></a>If you specify a target library name that does not exist, a dialog box opens, asking you if you want to create the new library. If you click <em>Yes</em>, the New Library form opens.</p>

<ul><li>
<a id="pgfId-1014636"></a>Enter the library name and directory, select <em>Do not need process information</em>, and click <em>OK</em><br />
<a id="pgfId-1014645"></a>A message appears in the CIW display area:<pre class="webflare-pre-block webflare-courier-new" id="#id1014646">
<a id="pgfId-1014646"></a>Created library &quot;netlist_library&quot; as &#8220;.../vhdlin_examples/simple_design/netlist_library&#8221;</pre></li></ul>





<p>
<a id="pgfId-1014647"></a>After the new library is created, you must go back to the <a href="chap3.html#VHDL Import Form">VHDL Import Form</a> and click <em>Apply</em> again to begin the import process.</p>

<h3>
<a id="pgfId-1014649"></a>Viewing the Results<a id="marker-1014648"></a></h3>

<p>
<a id="pgfId-1014650"></a></p>
<p>
<a id="pgfId-1018139"></a>A message in the CIW display area tells you that the VHDL Import process has started. When it finishes, you are presented with a dialog box, which asks if you want to view a summary file. If you click <em>Yes</em>, the VHDL Tool Box status window appears, displaying a summary file. You can also view the log of resulting cellviews of your design in the summary file.</p>

<h4>
<a id="pgfId-1014654"></a>Viewing<em></em><a id="VHDLErrorsWarnings"></a> the Summary File</h4>

<p>
<a id="pgfId-1017895"></a>When the import process fails, you can examine the errors in the VHDL Tool Box status window labeled <em>VHDL Errors/Warnings</em></p>
<p>
<a id="pgfId-1014661"></a>For examples of dialog boxes displaying error messages, see <a href="chap7.html#12991">Chapter 7, &#8220;Error Messages.&#8221;</a></p>
<p>
<a id="pgfId-1014663"></a>To close the VHDL Tool Box status window</p>

<ul><li>
<a id="pgfId-1014664"></a>Select <em>File &#8211; Close.</em></li></ul>

<p>
<a id="pgfId-1014666"></a>When the import process has finished successfully, you can examine the summary file to check the results of importing to a netlist. The summary file contains information about the number of files processed by VHDL In, the number of files attempted to be imported by VHDL In, the design units imported, and their view types. The summary file also mentions the files that VHDL fails to import, and the reason for the failure. </p>
<p>
<a id="pgfId-1014667"></a>You can view the summary file through the VHDL Tool Box status window labeled <h-hot><a href="chap4.html#VHDL Tool Box Log File">VHDL Tool Box Log File</a></h-hot><em>.</em></p>

<p>
<a id="pgfId-1015463"></a></p>
<div class="webflare-div-image">
<img src="images/vhdltoolbox_log_mani.gif" /></div>

<p>
<a id="pgfId-1014672"></a>To close the VHDL Tool Box status window</p>

<ul><li>
<a id="pgfId-1014673"></a>Select <em>File &#8211; Close.</em></li></ul>

<p>
<a id="pgfId-1014674"></a>The contents of the summary file are saved with the name you had typed in the <em>Summary File</em> field in the <a href="chap3.html#VHDL Import Form">VHDL Import Form</a>. The default value of Summary Field is <code>./vhdlin.summary</code>.</p>

<h4>
<a id="pgfId-1014678"></a>Viewing the Design&#8217;s Cellviews</h4>

<p>
<a id="pgfId-1014679"></a>Once the import process has finished successfully, you can examine the cellviews in the target library (such as the <em>structure</em> cellview) to check the results of importing to a netlist.</p>

<ol><li>
<a id="pgfId-1014680"></a>In the CIW, select <em>Tools &#8211; Library Manager</em>.<br />
<a id="pgfId-1014681"></a>The Library Manager window opens.</li><li>
<a id="pgfId-1014682"></a>In the Library list box, click the <em>netlist_library library</em>.<br />
<a id="pgfId-1014683"></a>The Cell list box displays three cells: <em>full_adder,</em> <em>half_adder, </em>and<em> or_gate</em>.</li><li>
<a id="pgfId-1014684"></a>In the Cell list box, click the <em>full_adder</em> cell name to display its cellviews.<br />
<a id="pgfId-1014686"></a>The View list box displays three cellview names: <em>entity, structure</em><a id="marker-1014685"></a>, and <em>symbol</em><br />
<a id="pgfId-1015464"></a><div class="webflare-div-image">
<img src="images/chap4_libmgr_netlistlib_mani.gif" /></div></li><li>
<a id="pgfId-1014712"></a>Click the <em>structure</em> cellview name to display the <em>structure</em> view as shown below:<br />
<a id="pgfId-1017067"></a><div class="webflare-div-image">
<img src="images/chap4_Editing_fulladderstruct.gif" /></div>
<a id="pgfId-1015466"></a>VHDL In places the VHDL design netlist in the <code>netlist.oa.</code><a id="marker-1015465"></a> These files are in the OA format required by Cadence tools. The following is the <em>structure</em><a id="marker-1015467"></a> directory under the <em>full_adder</em> <a href="glossary.html#component">component</a>.<br />
<a id="pgfId-1017088"></a><div class="webflare-div-image">
<img src="images/struct.gif" /></div></li></ol>





















<h2>
<a id="pgfId-1014722"></a><a id="marker-1014718"></a><a id="marker-1014719"></a><a id="27419"></a>Importing to a <a id="Importing to a Schematic"></a>Schematic</h2>

<p>
<a id="pgfId-1017994"></a>In this section, you import the full adder design as a Virtuoso Schematic Editor L schematic. Start at step 3 if you left the VHDL Import form open from the previous example, <a href="chap4.html#16445">Importing to a Netlist</a>.</p>

<h3>
<a id="pgfId-1014725"></a>Setting Up the VHDL Import Form<a id="marker-1014724"></a></h3>

<p>
<a id="pgfId-1014726"></a>Follow these steps to set up the VHDL Import form for the import process.</p>

<ol><li>
<a id="pgfId-1019888"></a>In the CIW, select <em>File &#8211; Import &#8211; VHDL</em>.<br />
<a id="pgfId-1019892"></a>The Import form closes and the <a href="chap3.html#VHDL Import Form">VHDL Import Form</a> opens.</li><li>
<a id="pgfId-1019893"></a>Double-click entries in the <em>Files List Box</em> until the design directory is displayed.<br />
<a id="pgfId-1014733"></a>To move the display up one directory, click ../. To display the contents of a directory, click the directory name.</li><li>
<a id="pgfId-1014734"></a>Enter the name of the target library (<em>sch_lib</em>) in the <em>Target Library Name</em> field.<br />
<a id="pgfId-1014735"></a>To accommodate the name mapping scheme used by the ncvhdl parser, use only lowercase letters to name your target libraries.</li><li>
<a id="pgfId-1014736"></a>Highlight the four file names for the full adder design, and click <em>Add&gt;&gt;</em> to add them to the Import Files List Box.<br />
<a id="pgfId-1014737"></a>You can also double-click a file name to transfer a file.</li><li>
<a id="pgfId-1014739"></a>Set the <em><a href="glossary.html#architecture">Import Structural Architectures As</a></em> cyclic field to <em>schematic</em>.<br />
<a id="pgfId-1014740"></a>You can leave all other options at their default setting. <br />
<a id="pgfId-1014741"></a>Although you are generating a schematic in this example, you do not have to use the options under the <em>Schematic Generation Options</em> tab. You are only using the default settings for schematic generation to import this example design.<br />
<a id="pgfId-1014743"></a>However, the form remembers the last <a id="marker-1014742"></a>schematic generation options used. So if you have recently performed schematic generation, click the <em>Schematic Generation Options </em>bar to open that form and click <em>Defaults</em> to reset all the options, then click <em>OK</em>.</li><li>
<a id="pgfId-1014744"></a>Click <em>Apply</em>.<br />
<a id="pgfId-1014745"></a>When you click <em>Apply</em> instead of <em>OK,</em> the form remains open. You can then start the next example at step 5.</li></ol>

























<h3>
<a id="pgfId-1014750"></a>Creating a New Target Library<a id="marker-1014749"></a></h3>

<p>
<a id="pgfId-1014751"></a>If you specify a target library name that does not exist, a dialog box opens, asking you if you want to create the new library. If you click <em>Yes</em>, the New Library form opens.</p>

<p>
<a id="pgfId-1015474"></a></p>
<div class="webflare-div-image">
<img src="images/newLib.gif" /></div>
<ul><li>
<a id="pgfId-1014755"></a>Enter the library name and directory, select <em>Do not need process information</em>, and click <em>OK</em>. <br />
<a id="pgfId-1014756"></a>A new library is created, and VHDL files imported. There is no need to go back to the VHDL Import form to click <em>Apply</em> again.</li></ul>



<h3>
<a id="pgfId-1014758"></a>Viewing the Results<a id="marker-1014757"></a></h3>

<p>
<a id="pgfId-1018189"></a>A message in the CIW display area tells you that the VHDL Import process has started. When it finishes, you are presented with a dialog box, which asks if you want to view a summary file. If you click <em>Yes</em>, the VHDL Tool Box status window appears, displaying a summary file. You can also view the log of resulting cellviews of your design in the summary file.</p>

<h4>
<a id="pgfId-1014762"></a>Viewing the Summary File</h4>

<p>
<a id="pgfId-1014763"></a>When the import process fails, you can examine the errors in the VHDL Tool Box status window labeled <h-hot><a href="chap4.html#VHDLErrorsWarnings">VHDL Errors/Warnings</a></h-hot><em>.</em></p>
<p>
<a id="pgfId-1014767"></a>For examples of dialog boxes displaying error messages, see <a href="chap7.html#12991">Chapter 7, &#8220;Error Messages.&#8221;</a></p>
<p>
<a id="pgfId-1014769"></a>To close the VHDL Tool Box status window</p>

<ul><li>
<a id="pgfId-1014770"></a>Select <em>File &#8211; Close.</em></li></ul>

<p>
<a id="pgfId-1014772"></a>When the import process has finished successfully, you can examine the summary file to check the results of importing to a schematic. The summary file contains information about the number of files processed by VHDL In, the number of files attempted to be imported by VHDL In, the design units imported, and their view types. The summary file also mentions the files that VHDL failed to import, and the reason for the failure. </p>
<p>
<a id="pgfId-1014773"></a>You can view the summary file through the VHDL Tool Box status window labeled <em><a href="chap4.html#VHDL Tool Box Log File">VHDL Tool Box Log File</a></em>. When the import process finishes, the VHDL Tool Box status window display of the summary file looks similar to this.<a id="marker-1014775"></a><a id="marker-1014776"></a></p>

<p>
<a id="pgfId-1015476"></a></p>
<div class="webflare-div-image">
<img src="images/logFile2.gif" /></div>

<p>
<a id="pgfId-1014780"></a>To close the VHDL Tool Box status window</p>

<ul><li>
<a id="pgfId-1014781"></a>Select <em>File &#8211; Close.</em></li></ul>

<p>
<a id="pgfId-1014782"></a>The contents of the summary file are saved with the name you had typed in the <em>Summary File</em> field in the <a href="chap3.html#VHDL Import Form">VHDL Import Form</a>. The default value of Summary Field is <code>./vhdlin.summary</code>.</p>

<h4>
<a id="pgfId-1014786"></a>Viewing the Design&#8217;s Cellviews</h4>

<p>
<a id="pgfId-1014787"></a>Once the import process has completed successfully, you can examine the cellviews in the target library (such as the <em>structure</em> cellview) to check the results of importing to a schematic.</p>

<ol><li>
<a id="pgfId-1014788"></a>In the CIW, select <em>Tools &#8211; Library Manager</em>.<br />
<a id="pgfId-1014793"></a>The Library Manager window opens.<br />
<a id="pgfId-1015477"></a><a id="marker-1014789"></a><div class="webflare-div-image">
<img src="images/chap4_libmgr_schlib_mani.gif" /></div></li><li>
<a id="pgfId-1014794"></a>In the Library list box, click the <em>sch_lib</em> library name.<br />
<a id="pgfId-1014795"></a>The Cell list box displays three cells for the <em>sch_lib library: full_adder,</em> <em>half_adder, </em>and<em> or_gate</em>.</li><li>
<a id="pgfId-1014796"></a>In the Cell list box, click the <em>full_adder</em> cell name.<br />
<a id="pgfId-1014797"></a>The View list box displays three cellview names for the full adder design: <a id="marker-1014798"></a><em>entity</em>, <em>structure</em>, and <em>symbol.</em> </li><li>
<a id="pgfId-1014800"></a>In the View list box, double-click the <em>structure </em><a id="marker-1014799"></a>cellview file name.<br />
<a id="pgfId-1014802"></a>The Virtuoso Schematic Editor L opens, displaying the contents of the <em>structure</em> cellview: a schematic for the <em>full_adder</em><a id="marker-1014803"></a> design. The following figure shows the structure view of the full_adder cell: a Virtuoso schematic for the VHDL adder design.<br />
<a id="pgfId-1019543"></a><br /><div class="webflare-div-image">
<img src="images/chap4_schlib_fulladder_mani.gif" /></div>
<a id="pgfId-1019416"></a>This schematic results from using the default values for the schematic generation options.<br />
<a id="pgfId-1014812"></a>You can also select the symbol view of any design element and view and edit the element symbol in the Virtuoso Symbol Editor L window.</li><li>
<a id="pgfId-1014814"></a>In the Library Manager window, click the <em>or_gate</em><a id="marker-1014813"></a> cell, and double-click its symbol view.<a id="marker-1014815"></a><br />
<a id="pgfId-1014817"></a>The <a id="marker-1014816"></a>Virtuoso Symbol Editor L window opens, displaying the symbol generated by VHDL In for the OR gate.<br />
<a id="pgfId-1016219"></a><div class="webflare-div-image">
<img src="images/chap4_schlib_orgatesymbol_mani.gif" /></div></li></ol>





























<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap3.html" id="prev" title="VHDL In Forms">VHDL In Forms</a></em></b><b><em><a href="chap5.html" id="nex" title="Importing a Complex VHDL Design (RISC Processor Unit)">Importing a Complex VHDL Desig ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>