
Esclava.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d00  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08006e10  08006e10  00016e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800701c  0800701c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800701c  0800701c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800701c  0800701c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800701c  0800701c  0001701c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007020  08007020  00017020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08007024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000014  08007038  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08007038  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9fd  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002671  00000000  00000000  0002da3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000611c  00000000  00000000  000300ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000c18  00000000  00000000  000361c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000ad0  00000000  00000000  00036de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001479f  00000000  00000000  000378b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000d355  00000000  00000000  0004c04f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0006c492  00000000  00000000  000593a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000c5836  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002fe8  00000000  00000000  000c58b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08006df8 	.word	0x08006df8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08006df8 	.word	0x08006df8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__gedf2>:
 80004c8:	f04f 3cff 	mov.w	ip, #4294967295
 80004cc:	e006      	b.n	80004dc <__cmpdf2+0x4>
 80004ce:	bf00      	nop

080004d0 <__ledf2>:
 80004d0:	f04f 0c01 	mov.w	ip, #1
 80004d4:	e002      	b.n	80004dc <__cmpdf2+0x4>
 80004d6:	bf00      	nop

080004d8 <__cmpdf2>:
 80004d8:	f04f 0c01 	mov.w	ip, #1
 80004dc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004ec:	bf18      	it	ne
 80004ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004f2:	d01b      	beq.n	800052c <__cmpdf2+0x54>
 80004f4:	b001      	add	sp, #4
 80004f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004fa:	bf0c      	ite	eq
 80004fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000500:	ea91 0f03 	teqne	r1, r3
 8000504:	bf02      	ittt	eq
 8000506:	ea90 0f02 	teqeq	r0, r2
 800050a:	2000      	moveq	r0, #0
 800050c:	4770      	bxeq	lr
 800050e:	f110 0f00 	cmn.w	r0, #0
 8000512:	ea91 0f03 	teq	r1, r3
 8000516:	bf58      	it	pl
 8000518:	4299      	cmppl	r1, r3
 800051a:	bf08      	it	eq
 800051c:	4290      	cmpeq	r0, r2
 800051e:	bf2c      	ite	cs
 8000520:	17d8      	asrcs	r0, r3, #31
 8000522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000526:	f040 0001 	orr.w	r0, r0, #1
 800052a:	4770      	bx	lr
 800052c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000534:	d102      	bne.n	800053c <__cmpdf2+0x64>
 8000536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800053a:	d107      	bne.n	800054c <__cmpdf2+0x74>
 800053c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d1d6      	bne.n	80004f4 <__cmpdf2+0x1c>
 8000546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800054a:	d0d3      	beq.n	80004f4 <__cmpdf2+0x1c>
 800054c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <__aeabi_cdrcmple>:
 8000554:	4684      	mov	ip, r0
 8000556:	4610      	mov	r0, r2
 8000558:	4662      	mov	r2, ip
 800055a:	468c      	mov	ip, r1
 800055c:	4619      	mov	r1, r3
 800055e:	4663      	mov	r3, ip
 8000560:	e000      	b.n	8000564 <__aeabi_cdcmpeq>
 8000562:	bf00      	nop

08000564 <__aeabi_cdcmpeq>:
 8000564:	b501      	push	{r0, lr}
 8000566:	f7ff ffb7 	bl	80004d8 <__cmpdf2>
 800056a:	2800      	cmp	r0, #0
 800056c:	bf48      	it	mi
 800056e:	f110 0f00 	cmnmi.w	r0, #0
 8000572:	bd01      	pop	{r0, pc}

08000574 <__aeabi_dcmpeq>:
 8000574:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000578:	f7ff fff4 	bl	8000564 <__aeabi_cdcmpeq>
 800057c:	bf0c      	ite	eq
 800057e:	2001      	moveq	r0, #1
 8000580:	2000      	movne	r0, #0
 8000582:	f85d fb08 	ldr.w	pc, [sp], #8
 8000586:	bf00      	nop

08000588 <__aeabi_dcmplt>:
 8000588:	f84d ed08 	str.w	lr, [sp, #-8]!
 800058c:	f7ff ffea 	bl	8000564 <__aeabi_cdcmpeq>
 8000590:	bf34      	ite	cc
 8000592:	2001      	movcc	r0, #1
 8000594:	2000      	movcs	r0, #0
 8000596:	f85d fb08 	ldr.w	pc, [sp], #8
 800059a:	bf00      	nop

0800059c <__aeabi_dcmple>:
 800059c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005a0:	f7ff ffe0 	bl	8000564 <__aeabi_cdcmpeq>
 80005a4:	bf94      	ite	ls
 80005a6:	2001      	movls	r0, #1
 80005a8:	2000      	movhi	r0, #0
 80005aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ae:	bf00      	nop

080005b0 <__aeabi_dcmpge>:
 80005b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b4:	f7ff ffce 	bl	8000554 <__aeabi_cdrcmple>
 80005b8:	bf94      	ite	ls
 80005ba:	2001      	movls	r0, #1
 80005bc:	2000      	movhi	r0, #0
 80005be:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c2:	bf00      	nop

080005c4 <__aeabi_dcmpgt>:
 80005c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c8:	f7ff ffc4 	bl	8000554 <__aeabi_cdrcmple>
 80005cc:	bf34      	ite	cc
 80005ce:	2001      	movcc	r0, #1
 80005d0:	2000      	movcs	r0, #0
 80005d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d6:	bf00      	nop

080005d8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80005e8:	4b18      	ldr	r3, [pc, #96]	; (800064c <MX_ADC1_Init+0x74>)
 80005ea:	4a19      	ldr	r2, [pc, #100]	; (8000650 <MX_ADC1_Init+0x78>)
 80005ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005ee:	4b17      	ldr	r3, [pc, #92]	; (800064c <MX_ADC1_Init+0x74>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <MX_ADC1_Init+0x74>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005fa:	4b14      	ldr	r3, [pc, #80]	; (800064c <MX_ADC1_Init+0x74>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <MX_ADC1_Init+0x74>)
 8000602:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000606:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000608:	4b10      	ldr	r3, [pc, #64]	; (800064c <MX_ADC1_Init+0x74>)
 800060a:	2200      	movs	r2, #0
 800060c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800060e:	4b0f      	ldr	r3, [pc, #60]	; (800064c <MX_ADC1_Init+0x74>)
 8000610:	2201      	movs	r2, #1
 8000612:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000614:	480d      	ldr	r0, [pc, #52]	; (800064c <MX_ADC1_Init+0x74>)
 8000616:	f001 f97f 	bl	8001918 <HAL_ADC_Init>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000620:	f000 ff26 	bl	8001470 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000624:	2300      	movs	r3, #0
 8000626:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000628:	2301      	movs	r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800062c:	2306      	movs	r3, #6
 800062e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	4619      	mov	r1, r3
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <MX_ADC1_Init+0x74>)
 8000636:	f001 fcd1 	bl	8001fdc <HAL_ADC_ConfigChannel>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000640:	f000 ff16 	bl	8001470 <Error_Handler>
  }

}
 8000644:	bf00      	nop
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000050 	.word	0x20000050
 8000650:	40012400 	.word	0x40012400

08000654 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a2d      	ldr	r2, [pc, #180]	; (8000724 <HAL_ADC_MspInit+0xd0>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d152      	bne.n	800071a <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000674:	4b2c      	ldr	r3, [pc, #176]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a2b      	ldr	r2, [pc, #172]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 800067a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b29      	ldr	r3, [pc, #164]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068c:	4b26      	ldr	r3, [pc, #152]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a25      	ldr	r2, [pc, #148]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 8000692:	f043 0304 	orr.w	r3, r3, #4
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b23      	ldr	r3, [pc, #140]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f003 0304 	and.w	r3, r3, #4
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = FASE1_SENSOR_Pin|FASE2_SENSOR_Pin|FASE3_SENSOR_Pin|FASE4_SENSOR_Pin 
 80006a4:	233f      	movs	r3, #63	; 0x3f
 80006a6:	613b      	str	r3, [r7, #16]
                          |FASE5_SENSOR_Pin|FASE6_SENSOR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a8:	2303      	movs	r3, #3
 80006aa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ac:	f107 0310 	add.w	r3, r7, #16
 80006b0:	4619      	mov	r1, r3
 80006b2:	481e      	ldr	r0, [pc, #120]	; (800072c <HAL_ADC_MspInit+0xd8>)
 80006b4:	f002 fbb2 	bl	8002e1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80006b8:	4b1d      	ldr	r3, [pc, #116]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006ba:	4a1e      	ldr	r2, [pc, #120]	; (8000734 <HAL_ADC_MspInit+0xe0>)
 80006bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006be:	4b1c      	ldr	r3, [pc, #112]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c4:	4b1a      	ldr	r3, [pc, #104]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ca:	4b19      	ldr	r3, [pc, #100]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006cc:	2280      	movs	r2, #128	; 0x80
 80006ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006d0:	4b17      	ldr	r3, [pc, #92]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006d8:	4b15      	ldr	r3, [pc, #84]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80006e0:	4b13      	ldr	r3, [pc, #76]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80006e6:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006ee:	4810      	ldr	r0, [pc, #64]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006f0:	f002 f870 	bl	80027d4 <HAL_DMA_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80006fa:	f000 feb9 	bl	8001470 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4a0b      	ldr	r2, [pc, #44]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 8000702:	621a      	str	r2, [r3, #32]
 8000704:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2012      	movs	r0, #18
 8000710:	f002 f810 	bl	8002734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000714:	2012      	movs	r0, #18
 8000716:	f002 f839 	bl	800278c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800071a:	bf00      	nop
 800071c:	3720      	adds	r7, #32
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40012400 	.word	0x40012400
 8000728:	40021000 	.word	0x40021000
 800072c:	40010800 	.word	0x40010800
 8000730:	20000080 	.word	0x20000080
 8000734:	40020008 	.word	0x40020008

08000738 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800073e:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <MX_DMA_Init+0x38>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	4a0b      	ldr	r2, [pc, #44]	; (8000770 <MX_DMA_Init+0x38>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6153      	str	r3, [r2, #20]
 800074a:	4b09      	ldr	r3, [pc, #36]	; (8000770 <MX_DMA_Init+0x38>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000756:	2200      	movs	r2, #0
 8000758:	2100      	movs	r1, #0
 800075a:	200b      	movs	r0, #11
 800075c:	f001 ffea 	bl	8002734 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000760:	200b      	movs	r0, #11
 8000762:	f002 f813 	bl	800278c <HAL_NVIC_EnableIRQ>

}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40021000 	.word	0x40021000

08000774 <Fases_Auto>:

volatile uint8_t c6Fase = 0;
volatile uint8_t f6Actual = 1;

void Fases_Auto(uint8_t tiempos[18])
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
/********************************* FASE 1*************************************/

	switch(f1Actual)
 800077c:	4bac      	ldr	r3, [pc, #688]	; (8000a30 <Fases_Auto+0x2bc>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	2b02      	cmp	r3, #2
 8000784:	d01d      	beq.n	80007c2 <Fases_Auto+0x4e>
 8000786:	2b03      	cmp	r3, #3
 8000788:	d036      	beq.n	80007f8 <Fases_Auto+0x84>
 800078a:	2b01      	cmp	r3, #1
 800078c:	d14f      	bne.n	800082e <Fases_Auto+0xba>
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000794:	48a7      	ldr	r0, [pc, #668]	; (8000a34 <Fases_Auto+0x2c0>)
 8000796:	f002 fd69 	bl	800326c <HAL_GPIO_WritePin>
		if(c1Fase == tiempos[0])
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	781a      	ldrb	r2, [r3, #0]
 800079e:	4ba6      	ldr	r3, [pc, #664]	; (8000a38 <Fases_Auto+0x2c4>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d145      	bne.n	8000834 <Fases_Auto+0xc0>
		{
			HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_SET);
 80007a8:	2201      	movs	r2, #1
 80007aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ae:	48a1      	ldr	r0, [pc, #644]	; (8000a34 <Fases_Auto+0x2c0>)
 80007b0:	f002 fd5c 	bl	800326c <HAL_GPIO_WritePin>
			f1Actual = 2;
 80007b4:	4b9e      	ldr	r3, [pc, #632]	; (8000a30 <Fases_Auto+0x2bc>)
 80007b6:	2202      	movs	r2, #2
 80007b8:	701a      	strb	r2, [r3, #0]
			c1Fase = 0;
 80007ba:	4b9f      	ldr	r3, [pc, #636]	; (8000a38 <Fases_Auto+0x2c4>)
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
			break;
 80007c0:	e03d      	b.n	800083e <Fases_Auto+0xca>
		}
	}
	break;
	case 2:
	{
		HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c8:	489c      	ldr	r0, [pc, #624]	; (8000a3c <Fases_Auto+0x2c8>)
 80007ca:	f002 fd4f 	bl	800326c <HAL_GPIO_WritePin>
		if(c1Fase == tiempos[1])
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	3301      	adds	r3, #1
 80007d2:	781a      	ldrb	r2, [r3, #0]
 80007d4:	4b98      	ldr	r3, [pc, #608]	; (8000a38 <Fases_Auto+0x2c4>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	429a      	cmp	r2, r3
 80007dc:	d12c      	bne.n	8000838 <Fases_Auto+0xc4>
		{
			HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_SET);
 80007de:	2201      	movs	r2, #1
 80007e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007e4:	4895      	ldr	r0, [pc, #596]	; (8000a3c <Fases_Auto+0x2c8>)
 80007e6:	f002 fd41 	bl	800326c <HAL_GPIO_WritePin>
			f1Actual = 3;
 80007ea:	4b91      	ldr	r3, [pc, #580]	; (8000a30 <Fases_Auto+0x2bc>)
 80007ec:	2203      	movs	r2, #3
 80007ee:	701a      	strb	r2, [r3, #0]
			c1Fase = 0;
 80007f0:	4b91      	ldr	r3, [pc, #580]	; (8000a38 <Fases_Auto+0x2c4>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	701a      	strb	r2, [r3, #0]
			break;
 80007f6:	e022      	b.n	800083e <Fases_Auto+0xca>
		}
	}
	break;
	case 3:
	{
		HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007fe:	488f      	ldr	r0, [pc, #572]	; (8000a3c <Fases_Auto+0x2c8>)
 8000800:	f002 fd34 	bl	800326c <HAL_GPIO_WritePin>
		if(c1Fase == tiempos[2])
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	3302      	adds	r3, #2
 8000808:	781a      	ldrb	r2, [r3, #0]
 800080a:	4b8b      	ldr	r3, [pc, #556]	; (8000a38 <Fases_Auto+0x2c4>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	b2db      	uxtb	r3, r3
 8000810:	429a      	cmp	r2, r3
 8000812:	d113      	bne.n	800083c <Fases_Auto+0xc8>
		{
			HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_SET);
 8000814:	2201      	movs	r2, #1
 8000816:	f44f 7100 	mov.w	r1, #512	; 0x200
 800081a:	4888      	ldr	r0, [pc, #544]	; (8000a3c <Fases_Auto+0x2c8>)
 800081c:	f002 fd26 	bl	800326c <HAL_GPIO_WritePin>
			f1Actual = 1;
 8000820:	4b83      	ldr	r3, [pc, #524]	; (8000a30 <Fases_Auto+0x2bc>)
 8000822:	2201      	movs	r2, #1
 8000824:	701a      	strb	r2, [r3, #0]
			c1Fase = 0;
 8000826:	4b84      	ldr	r3, [pc, #528]	; (8000a38 <Fases_Auto+0x2c4>)
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
			break;
 800082c:	e007      	b.n	800083e <Fases_Auto+0xca>
		}
	}
	break;
	default:
	{
		Error_Handler();
 800082e:	f000 fe1f 	bl	8001470 <Error_Handler>
	}
	break;
 8000832:	e004      	b.n	800083e <Fases_Auto+0xca>
	break;
 8000834:	bf00      	nop
 8000836:	e002      	b.n	800083e <Fases_Auto+0xca>
	break;
 8000838:	bf00      	nop
 800083a:	e000      	b.n	800083e <Fases_Auto+0xca>
	break;
 800083c:	bf00      	nop
	}
	c1Fase++;
 800083e:	4b7e      	ldr	r3, [pc, #504]	; (8000a38 <Fases_Auto+0x2c4>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	3301      	adds	r3, #1
 8000846:	b2da      	uxtb	r2, r3
 8000848:	4b7b      	ldr	r3, [pc, #492]	; (8000a38 <Fases_Auto+0x2c4>)
 800084a:	701a      	strb	r2, [r3, #0]

/********************************* FASE 2*************************************/
	switch(f2Actual)
 800084c:	4b7c      	ldr	r3, [pc, #496]	; (8000a40 <Fases_Auto+0x2cc>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	2b02      	cmp	r3, #2
 8000854:	d01e      	beq.n	8000894 <Fases_Auto+0x120>
 8000856:	2b03      	cmp	r3, #3
 8000858:	d037      	beq.n	80008ca <Fases_Auto+0x156>
 800085a:	2b01      	cmp	r3, #1
 800085c:	d150      	bne.n	8000900 <Fases_Auto+0x18c>
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000864:	4875      	ldr	r0, [pc, #468]	; (8000a3c <Fases_Auto+0x2c8>)
 8000866:	f002 fd01 	bl	800326c <HAL_GPIO_WritePin>
		if(c2Fase == tiempos[3])
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	3303      	adds	r3, #3
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	4b74      	ldr	r3, [pc, #464]	; (8000a44 <Fases_Auto+0x2d0>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	429a      	cmp	r2, r3
 8000878:	d145      	bne.n	8000906 <Fases_Auto+0x192>
		{
			HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000880:	486e      	ldr	r0, [pc, #440]	; (8000a3c <Fases_Auto+0x2c8>)
 8000882:	f002 fcf3 	bl	800326c <HAL_GPIO_WritePin>
			f2Actual = 2;
 8000886:	4b6e      	ldr	r3, [pc, #440]	; (8000a40 <Fases_Auto+0x2cc>)
 8000888:	2202      	movs	r2, #2
 800088a:	701a      	strb	r2, [r3, #0]
			c2Fase = 0;
 800088c:	4b6d      	ldr	r3, [pc, #436]	; (8000a44 <Fases_Auto+0x2d0>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]
			break;
 8000892:	e03d      	b.n	8000910 <Fases_Auto+0x19c>
		}
	}
	break;
	case 2:
	{
		HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089a:	4868      	ldr	r0, [pc, #416]	; (8000a3c <Fases_Auto+0x2c8>)
 800089c:	f002 fce6 	bl	800326c <HAL_GPIO_WritePin>
		if(c2Fase == tiempos[4])
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3304      	adds	r3, #4
 80008a4:	781a      	ldrb	r2, [r3, #0]
 80008a6:	4b67      	ldr	r3, [pc, #412]	; (8000a44 <Fases_Auto+0x2d0>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d12c      	bne.n	800090a <Fases_Auto+0x196>
		{
			HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008b6:	4861      	ldr	r0, [pc, #388]	; (8000a3c <Fases_Auto+0x2c8>)
 80008b8:	f002 fcd8 	bl	800326c <HAL_GPIO_WritePin>
			f2Actual = 3;
 80008bc:	4b60      	ldr	r3, [pc, #384]	; (8000a40 <Fases_Auto+0x2cc>)
 80008be:	2203      	movs	r2, #3
 80008c0:	701a      	strb	r2, [r3, #0]
			c2Fase = 0;
 80008c2:	4b60      	ldr	r3, [pc, #384]	; (8000a44 <Fases_Auto+0x2d0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
			break;
 80008c8:	e022      	b.n	8000910 <Fases_Auto+0x19c>
		}
	}
	break;
	case 3:
	{
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d0:	485a      	ldr	r0, [pc, #360]	; (8000a3c <Fases_Auto+0x2c8>)
 80008d2:	f002 fccb 	bl	800326c <HAL_GPIO_WritePin>
		if(c2Fase == tiempos[5])
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3305      	adds	r3, #5
 80008da:	781a      	ldrb	r2, [r3, #0]
 80008dc:	4b59      	ldr	r3, [pc, #356]	; (8000a44 <Fases_Auto+0x2d0>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d113      	bne.n	800090e <Fases_Auto+0x19a>
		{
			HAL_GPIO_WritePin(GPIOA,FASE2_ROJO_Pin,GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ec:	4853      	ldr	r0, [pc, #332]	; (8000a3c <Fases_Auto+0x2c8>)
 80008ee:	f002 fcbd 	bl	800326c <HAL_GPIO_WritePin>
			f2Actual = 1;
 80008f2:	4b53      	ldr	r3, [pc, #332]	; (8000a40 <Fases_Auto+0x2cc>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	701a      	strb	r2, [r3, #0]
			c2Fase = 0;
 80008f8:	4b52      	ldr	r3, [pc, #328]	; (8000a44 <Fases_Auto+0x2d0>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]
			break;
 80008fe:	e007      	b.n	8000910 <Fases_Auto+0x19c>
		}
	}
	break;
	default:
	{
		Error_Handler();
 8000900:	f000 fdb6 	bl	8001470 <Error_Handler>
	}
	break;
 8000904:	e004      	b.n	8000910 <Fases_Auto+0x19c>
	break;
 8000906:	bf00      	nop
 8000908:	e002      	b.n	8000910 <Fases_Auto+0x19c>
	break;
 800090a:	bf00      	nop
 800090c:	e000      	b.n	8000910 <Fases_Auto+0x19c>
	break;
 800090e:	bf00      	nop
	}
	c2Fase++;
 8000910:	4b4c      	ldr	r3, [pc, #304]	; (8000a44 <Fases_Auto+0x2d0>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	b2db      	uxtb	r3, r3
 8000916:	3301      	adds	r3, #1
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4b4a      	ldr	r3, [pc, #296]	; (8000a44 <Fases_Auto+0x2d0>)
 800091c:	701a      	strb	r2, [r3, #0]

/********************************* FASE 3*************************************/
	switch(f3Actual)
 800091e:	4b4a      	ldr	r3, [pc, #296]	; (8000a48 <Fases_Auto+0x2d4>)
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	b2db      	uxtb	r3, r3
 8000924:	2b02      	cmp	r3, #2
 8000926:	d01c      	beq.n	8000962 <Fases_Auto+0x1ee>
 8000928:	2b03      	cmp	r3, #3
 800092a:	d035      	beq.n	8000998 <Fases_Auto+0x224>
 800092c:	2b01      	cmp	r3, #1
 800092e:	d14e      	bne.n	80009ce <Fases_Auto+0x25a>
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2104      	movs	r1, #4
 8000934:	483f      	ldr	r0, [pc, #252]	; (8000a34 <Fases_Auto+0x2c0>)
 8000936:	f002 fc99 	bl	800326c <HAL_GPIO_WritePin>
		if(c3Fase == tiempos[6])
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3306      	adds	r3, #6
 800093e:	781a      	ldrb	r2, [r3, #0]
 8000940:	4b42      	ldr	r3, [pc, #264]	; (8000a4c <Fases_Auto+0x2d8>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b2db      	uxtb	r3, r3
 8000946:	429a      	cmp	r2, r3
 8000948:	d144      	bne.n	80009d4 <Fases_Auto+0x260>
		{
			HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2104      	movs	r1, #4
 800094e:	4839      	ldr	r0, [pc, #228]	; (8000a34 <Fases_Auto+0x2c0>)
 8000950:	f002 fc8c 	bl	800326c <HAL_GPIO_WritePin>
			f3Actual = 2;
 8000954:	4b3c      	ldr	r3, [pc, #240]	; (8000a48 <Fases_Auto+0x2d4>)
 8000956:	2202      	movs	r2, #2
 8000958:	701a      	strb	r2, [r3, #0]
			c3Fase = 0;
 800095a:	4b3c      	ldr	r3, [pc, #240]	; (8000a4c <Fases_Auto+0x2d8>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
			break;
 8000960:	e03d      	b.n	80009de <Fases_Auto+0x26a>
		}
	}
	break;
	case 2:
	{
		HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000968:	4832      	ldr	r0, [pc, #200]	; (8000a34 <Fases_Auto+0x2c0>)
 800096a:	f002 fc7f 	bl	800326c <HAL_GPIO_WritePin>
		if(c3Fase == tiempos[7])
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3307      	adds	r3, #7
 8000972:	781a      	ldrb	r2, [r3, #0]
 8000974:	4b35      	ldr	r3, [pc, #212]	; (8000a4c <Fases_Auto+0x2d8>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	429a      	cmp	r2, r3
 800097c:	d12c      	bne.n	80009d8 <Fases_Auto+0x264>
		{
			HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_SET);
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000984:	482b      	ldr	r0, [pc, #172]	; (8000a34 <Fases_Auto+0x2c0>)
 8000986:	f002 fc71 	bl	800326c <HAL_GPIO_WritePin>
			f3Actual = 3;
 800098a:	4b2f      	ldr	r3, [pc, #188]	; (8000a48 <Fases_Auto+0x2d4>)
 800098c:	2203      	movs	r2, #3
 800098e:	701a      	strb	r2, [r3, #0]
			c3Fase = 0;
 8000990:	4b2e      	ldr	r3, [pc, #184]	; (8000a4c <Fases_Auto+0x2d8>)
 8000992:	2200      	movs	r2, #0
 8000994:	701a      	strb	r2, [r3, #0]
			break;
 8000996:	e022      	b.n	80009de <Fases_Auto+0x26a>
		}
	}
	break;
	case 3:
	{
		HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800099e:	4827      	ldr	r0, [pc, #156]	; (8000a3c <Fases_Auto+0x2c8>)
 80009a0:	f002 fc64 	bl	800326c <HAL_GPIO_WritePin>
		if(c3Fase == tiempos[8])
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3308      	adds	r3, #8
 80009a8:	781a      	ldrb	r2, [r3, #0]
 80009aa:	4b28      	ldr	r3, [pc, #160]	; (8000a4c <Fases_Auto+0x2d8>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d113      	bne.n	80009dc <Fases_Auto+0x268>
		{
			HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_SET);
 80009b4:	2201      	movs	r2, #1
 80009b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ba:	4820      	ldr	r0, [pc, #128]	; (8000a3c <Fases_Auto+0x2c8>)
 80009bc:	f002 fc56 	bl	800326c <HAL_GPIO_WritePin>
			f3Actual = 1;
 80009c0:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <Fases_Auto+0x2d4>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	701a      	strb	r2, [r3, #0]
			c3Fase = 0;
 80009c6:	4b21      	ldr	r3, [pc, #132]	; (8000a4c <Fases_Auto+0x2d8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
			break;
 80009cc:	e007      	b.n	80009de <Fases_Auto+0x26a>
		}
	}
	break;
	default:
	{
		Error_Handler();
 80009ce:	f000 fd4f 	bl	8001470 <Error_Handler>
	}
	break;
 80009d2:	e004      	b.n	80009de <Fases_Auto+0x26a>
	break;
 80009d4:	bf00      	nop
 80009d6:	e002      	b.n	80009de <Fases_Auto+0x26a>
	break;
 80009d8:	bf00      	nop
 80009da:	e000      	b.n	80009de <Fases_Auto+0x26a>
	break;
 80009dc:	bf00      	nop
	}
	c3Fase++;
 80009de:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <Fases_Auto+0x2d8>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	3301      	adds	r3, #1
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <Fases_Auto+0x2d8>)
 80009ea:	701a      	strb	r2, [r3, #0]

/********************************* FASE 4*************************************/
	switch(f4Actual)
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <Fases_Auto+0x2dc>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d030      	beq.n	8000a58 <Fases_Auto+0x2e4>
 80009f6:	2b03      	cmp	r3, #3
 80009f8:	d047      	beq.n	8000a8a <Fases_Auto+0x316>
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d15e      	bne.n	8000abc <Fases_Auto+0x348>
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2108      	movs	r1, #8
 8000a02:	480c      	ldr	r0, [pc, #48]	; (8000a34 <Fases_Auto+0x2c0>)
 8000a04:	f002 fc32 	bl	800326c <HAL_GPIO_WritePin>
		if(c4Fase == tiempos[9])
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	3309      	adds	r3, #9
 8000a0c:	781a      	ldrb	r2, [r3, #0]
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <Fases_Auto+0x2e0>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d154      	bne.n	8000ac2 <Fases_Auto+0x34e>
		{
			HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	4805      	ldr	r0, [pc, #20]	; (8000a34 <Fases_Auto+0x2c0>)
 8000a1e:	f002 fc25 	bl	800326c <HAL_GPIO_WritePin>
			f4Actual = 2;
 8000a22:	4b0b      	ldr	r3, [pc, #44]	; (8000a50 <Fases_Auto+0x2dc>)
 8000a24:	2202      	movs	r2, #2
 8000a26:	701a      	strb	r2, [r3, #0]
			c4Fase = 0;
 8000a28:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <Fases_Auto+0x2e0>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
			break;
 8000a2e:	e04d      	b.n	8000acc <Fases_Auto+0x358>
 8000a30:	20000000 	.word	0x20000000
 8000a34:	40010c00 	.word	0x40010c00
 8000a38:	20000042 	.word	0x20000042
 8000a3c:	40010800 	.word	0x40010800
 8000a40:	20000001 	.word	0x20000001
 8000a44:	20000043 	.word	0x20000043
 8000a48:	20000002 	.word	0x20000002
 8000a4c:	20000044 	.word	0x20000044
 8000a50:	20000003 	.word	0x20000003
 8000a54:	20000045 	.word	0x20000045
		}
	}
	break;
	case 2:
	{
		HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2110      	movs	r1, #16
 8000a5c:	4889      	ldr	r0, [pc, #548]	; (8000c84 <Fases_Auto+0x510>)
 8000a5e:	f002 fc05 	bl	800326c <HAL_GPIO_WritePin>
		if(c4Fase == tiempos[10])
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	330a      	adds	r3, #10
 8000a66:	781a      	ldrb	r2, [r3, #0]
 8000a68:	4b87      	ldr	r3, [pc, #540]	; (8000c88 <Fases_Auto+0x514>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d129      	bne.n	8000ac6 <Fases_Auto+0x352>
		{
			HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	2110      	movs	r1, #16
 8000a76:	4883      	ldr	r0, [pc, #524]	; (8000c84 <Fases_Auto+0x510>)
 8000a78:	f002 fbf8 	bl	800326c <HAL_GPIO_WritePin>
			f4Actual = 3;
 8000a7c:	4b83      	ldr	r3, [pc, #524]	; (8000c8c <Fases_Auto+0x518>)
 8000a7e:	2203      	movs	r2, #3
 8000a80:	701a      	strb	r2, [r3, #0]
			c4Fase = 0;
 8000a82:	4b81      	ldr	r3, [pc, #516]	; (8000c88 <Fases_Auto+0x514>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
			break;
 8000a88:	e020      	b.n	8000acc <Fases_Auto+0x358>
		}
	}
	break;
	case 3:
	{
		HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2120      	movs	r1, #32
 8000a8e:	487d      	ldr	r0, [pc, #500]	; (8000c84 <Fases_Auto+0x510>)
 8000a90:	f002 fbec 	bl	800326c <HAL_GPIO_WritePin>
		if(c4Fase == tiempos[11])
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	330b      	adds	r3, #11
 8000a98:	781a      	ldrb	r2, [r3, #0]
 8000a9a:	4b7b      	ldr	r3, [pc, #492]	; (8000c88 <Fases_Auto+0x514>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d112      	bne.n	8000aca <Fases_Auto+0x356>
		{
			HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2120      	movs	r1, #32
 8000aa8:	4876      	ldr	r0, [pc, #472]	; (8000c84 <Fases_Auto+0x510>)
 8000aaa:	f002 fbdf 	bl	800326c <HAL_GPIO_WritePin>
			f4Actual = 1;
 8000aae:	4b77      	ldr	r3, [pc, #476]	; (8000c8c <Fases_Auto+0x518>)
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	701a      	strb	r2, [r3, #0]
			c4Fase = 0;
 8000ab4:	4b74      	ldr	r3, [pc, #464]	; (8000c88 <Fases_Auto+0x514>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	701a      	strb	r2, [r3, #0]
			break;
 8000aba:	e007      	b.n	8000acc <Fases_Auto+0x358>
		}
	}
	break;
	default:
	{
		Error_Handler();
 8000abc:	f000 fcd8 	bl	8001470 <Error_Handler>
	}
	break;
 8000ac0:	e004      	b.n	8000acc <Fases_Auto+0x358>
	break;
 8000ac2:	bf00      	nop
 8000ac4:	e002      	b.n	8000acc <Fases_Auto+0x358>
	break;
 8000ac6:	bf00      	nop
 8000ac8:	e000      	b.n	8000acc <Fases_Auto+0x358>
	break;
 8000aca:	bf00      	nop
	}
	c4Fase++;
 8000acc:	4b6e      	ldr	r3, [pc, #440]	; (8000c88 <Fases_Auto+0x514>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4b6c      	ldr	r3, [pc, #432]	; (8000c88 <Fases_Auto+0x514>)
 8000ad8:	701a      	strb	r2, [r3, #0]

/********************************* FASE 5*************************************/
	switch(f5Actual)
 8000ada:	4b6d      	ldr	r3, [pc, #436]	; (8000c90 <Fases_Auto+0x51c>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b02      	cmp	r3, #2
 8000ae2:	d01e      	beq.n	8000b22 <Fases_Auto+0x3ae>
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d037      	beq.n	8000b58 <Fases_Auto+0x3e4>
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d150      	bne.n	8000b8e <Fases_Auto+0x41a>
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_RESET);
 8000aec:	2200      	movs	r2, #0
 8000aee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af2:	4864      	ldr	r0, [pc, #400]	; (8000c84 <Fases_Auto+0x510>)
 8000af4:	f002 fbba 	bl	800326c <HAL_GPIO_WritePin>
		if(c5Fase == tiempos[12])
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	330c      	adds	r3, #12
 8000afc:	781a      	ldrb	r2, [r3, #0]
 8000afe:	4b65      	ldr	r3, [pc, #404]	; (8000c94 <Fases_Auto+0x520>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d145      	bne.n	8000b94 <Fases_Auto+0x420>
		{
			HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_SET);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b0e:	485d      	ldr	r0, [pc, #372]	; (8000c84 <Fases_Auto+0x510>)
 8000b10:	f002 fbac 	bl	800326c <HAL_GPIO_WritePin>
			f5Actual = 2;
 8000b14:	4b5e      	ldr	r3, [pc, #376]	; (8000c90 <Fases_Auto+0x51c>)
 8000b16:	2202      	movs	r2, #2
 8000b18:	701a      	strb	r2, [r3, #0]
			c5Fase = 0;
 8000b1a:	4b5e      	ldr	r3, [pc, #376]	; (8000c94 <Fases_Auto+0x520>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]
			break;
 8000b20:	e03d      	b.n	8000b9e <Fases_Auto+0x42a>
		}
	}
	break;
	case 2:
	{
		HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b28:	4856      	ldr	r0, [pc, #344]	; (8000c84 <Fases_Auto+0x510>)
 8000b2a:	f002 fb9f 	bl	800326c <HAL_GPIO_WritePin>
		if(c5Fase == tiempos[13])
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	330d      	adds	r3, #13
 8000b32:	781a      	ldrb	r2, [r3, #0]
 8000b34:	4b57      	ldr	r3, [pc, #348]	; (8000c94 <Fases_Auto+0x520>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d12c      	bne.n	8000b98 <Fases_Auto+0x424>
		{
			HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_SET);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b44:	484f      	ldr	r0, [pc, #316]	; (8000c84 <Fases_Auto+0x510>)
 8000b46:	f002 fb91 	bl	800326c <HAL_GPIO_WritePin>
			f5Actual = 3;
 8000b4a:	4b51      	ldr	r3, [pc, #324]	; (8000c90 <Fases_Auto+0x51c>)
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	701a      	strb	r2, [r3, #0]
			c5Fase = 0;
 8000b50:	4b50      	ldr	r3, [pc, #320]	; (8000c94 <Fases_Auto+0x520>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
			break;
 8000b56:	e022      	b.n	8000b9e <Fases_Auto+0x42a>
		}
	}
	break;
	case 3:
	{
		HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5e:	4849      	ldr	r0, [pc, #292]	; (8000c84 <Fases_Auto+0x510>)
 8000b60:	f002 fb84 	bl	800326c <HAL_GPIO_WritePin>
		if(c5Fase == tiempos[14])
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	330e      	adds	r3, #14
 8000b68:	781a      	ldrb	r2, [r3, #0]
 8000b6a:	4b4a      	ldr	r3, [pc, #296]	; (8000c94 <Fases_Auto+0x520>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d113      	bne.n	8000b9c <Fases_Auto+0x428>
		{
			HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_SET);
 8000b74:	2201      	movs	r2, #1
 8000b76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b7a:	4842      	ldr	r0, [pc, #264]	; (8000c84 <Fases_Auto+0x510>)
 8000b7c:	f002 fb76 	bl	800326c <HAL_GPIO_WritePin>
			f5Actual = 1;
 8000b80:	4b43      	ldr	r3, [pc, #268]	; (8000c90 <Fases_Auto+0x51c>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
			c5Fase = 0;
 8000b86:	4b43      	ldr	r3, [pc, #268]	; (8000c94 <Fases_Auto+0x520>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	701a      	strb	r2, [r3, #0]
			break;
 8000b8c:	e007      	b.n	8000b9e <Fases_Auto+0x42a>
		}
	}
	break;
	default:
	{
		Error_Handler();
 8000b8e:	f000 fc6f 	bl	8001470 <Error_Handler>
	}
	break;
 8000b92:	e004      	b.n	8000b9e <Fases_Auto+0x42a>
	break;
 8000b94:	bf00      	nop
 8000b96:	e002      	b.n	8000b9e <Fases_Auto+0x42a>
	break;
 8000b98:	bf00      	nop
 8000b9a:	e000      	b.n	8000b9e <Fases_Auto+0x42a>
	break;
 8000b9c:	bf00      	nop
	}
	c5Fase++;
 8000b9e:	4b3d      	ldr	r3, [pc, #244]	; (8000c94 <Fases_Auto+0x520>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	4b3a      	ldr	r3, [pc, #232]	; (8000c94 <Fases_Auto+0x520>)
 8000baa:	701a      	strb	r2, [r3, #0]

/********************************* FASE 6*************************************/
	switch(f6Actual)
 8000bac:	4b3a      	ldr	r3, [pc, #232]	; (8000c98 <Fases_Auto+0x524>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d01e      	beq.n	8000bf4 <Fases_Auto+0x480>
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d037      	beq.n	8000c2a <Fases_Auto+0x4b6>
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d14e      	bne.n	8000c5c <Fases_Auto+0x4e8>
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bc4:	482f      	ldr	r0, [pc, #188]	; (8000c84 <Fases_Auto+0x510>)
 8000bc6:	f002 fb51 	bl	800326c <HAL_GPIO_WritePin>
		if(c6Fase == tiempos[15])
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	330f      	adds	r3, #15
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	4b32      	ldr	r3, [pc, #200]	; (8000c9c <Fases_Auto+0x528>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d143      	bne.n	8000c62 <Fases_Auto+0x4ee>
		{
			HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be0:	4828      	ldr	r0, [pc, #160]	; (8000c84 <Fases_Auto+0x510>)
 8000be2:	f002 fb43 	bl	800326c <HAL_GPIO_WritePin>
			f6Actual = 2;
 8000be6:	4b2c      	ldr	r3, [pc, #176]	; (8000c98 <Fases_Auto+0x524>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	701a      	strb	r2, [r3, #0]
			c6Fase = 0;
 8000bec:	4b2b      	ldr	r3, [pc, #172]	; (8000c9c <Fases_Auto+0x528>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
			break;
 8000bf2:	e03b      	b.n	8000c6c <Fases_Auto+0x4f8>
		}
	}
	break;
	case 2:
	{
		HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bfa:	4822      	ldr	r0, [pc, #136]	; (8000c84 <Fases_Auto+0x510>)
 8000bfc:	f002 fb36 	bl	800326c <HAL_GPIO_WritePin>
		if(c6Fase == tiempos[16])
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3310      	adds	r3, #16
 8000c04:	781a      	ldrb	r2, [r3, #0]
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <Fases_Auto+0x528>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d12a      	bne.n	8000c66 <Fases_Auto+0x4f2>
		{
			HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_SET);
 8000c10:	2201      	movs	r2, #1
 8000c12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c16:	481b      	ldr	r0, [pc, #108]	; (8000c84 <Fases_Auto+0x510>)
 8000c18:	f002 fb28 	bl	800326c <HAL_GPIO_WritePin>
			f6Actual = 3;
 8000c1c:	4b1e      	ldr	r3, [pc, #120]	; (8000c98 <Fases_Auto+0x524>)
 8000c1e:	2203      	movs	r2, #3
 8000c20:	701a      	strb	r2, [r3, #0]
			c6Fase = 0;
 8000c22:	4b1e      	ldr	r3, [pc, #120]	; (8000c9c <Fases_Auto+0x528>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	701a      	strb	r2, [r3, #0]
			break;
 8000c28:	e020      	b.n	8000c6c <Fases_Auto+0x4f8>
		}
	}
	break;
	case 3:
	{
		HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2180      	movs	r1, #128	; 0x80
 8000c2e:	481c      	ldr	r0, [pc, #112]	; (8000ca0 <Fases_Auto+0x52c>)
 8000c30:	f002 fb1c 	bl	800326c <HAL_GPIO_WritePin>
		if(c6Fase == tiempos[17])
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	3311      	adds	r3, #17
 8000c38:	781a      	ldrb	r2, [r3, #0]
 8000c3a:	4b18      	ldr	r3, [pc, #96]	; (8000c9c <Fases_Auto+0x528>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d112      	bne.n	8000c6a <Fases_Auto+0x4f6>
		{
			HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_SET);
 8000c44:	2201      	movs	r2, #1
 8000c46:	2180      	movs	r1, #128	; 0x80
 8000c48:	4815      	ldr	r0, [pc, #84]	; (8000ca0 <Fases_Auto+0x52c>)
 8000c4a:	f002 fb0f 	bl	800326c <HAL_GPIO_WritePin>
			f6Actual = 1;
 8000c4e:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <Fases_Auto+0x524>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	701a      	strb	r2, [r3, #0]
			c6Fase = 0;
 8000c54:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <Fases_Auto+0x528>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
			break;
 8000c5a:	e007      	b.n	8000c6c <Fases_Auto+0x4f8>
		}
	}
	break;
	default:
	{
		Error_Handler();
 8000c5c:	f000 fc08 	bl	8001470 <Error_Handler>
	}
	break;
 8000c60:	e004      	b.n	8000c6c <Fases_Auto+0x4f8>
	break;
 8000c62:	bf00      	nop
 8000c64:	e002      	b.n	8000c6c <Fases_Auto+0x4f8>
	break;
 8000c66:	bf00      	nop
 8000c68:	e000      	b.n	8000c6c <Fases_Auto+0x4f8>
	break;
 8000c6a:	bf00      	nop
	}
	c6Fase++;
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <Fases_Auto+0x528>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	3301      	adds	r3, #1
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <Fases_Auto+0x528>)
 8000c78:	701a      	strb	r2, [r3, #0]
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40010c00 	.word	0x40010c00
 8000c88:	20000045 	.word	0x20000045
 8000c8c:	20000003 	.word	0x20000003
 8000c90:	20000004 	.word	0x20000004
 8000c94:	20000046 	.word	0x20000046
 8000c98:	20000005 	.word	0x20000005
 8000c9c:	20000047 	.word	0x20000047
 8000ca0:	40010800 	.word	0x40010800

08000ca4 <Corrige_Med16>:

}


void Corrige_Med16(uint32_t *arreglo, uint32_t tamano)/* Funcin para        */
 {									/* eliminar los 16 bits altos de la      */
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	6039      	str	r1, [r7, #0]
	for(uint8_t indice = 0; indice <= BUFFER_ADC; indice++)/* medicin del   */
 8000cae:	2300      	movs	r3, #0
 8000cb0:	73fb      	strb	r3, [r7, #15]
 8000cb2:	e00d      	b.n	8000cd0 <Corrige_Med16+0x2c>
	{								/* ADC. 								 */
		arreglo[indice] &= 0x0000ffff;/* Borra los 16 bits ms altos del
 8000cb4:	7bfb      	ldrb	r3, [r7, #15]
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	4413      	add	r3, r2
 8000cbc:	6819      	ldr	r1, [r3, #0]
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	b28a      	uxth	r2, r1
 8000cc8:	601a      	str	r2, [r3, #0]
	for(uint8_t indice = 0; indice <= BUFFER_ADC; indice++)/* medicin del   */
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	73fb      	strb	r3, [r7, #15]
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
 8000cd2:	2b0d      	cmp	r3, #13
 8000cd4:	d9ee      	bls.n	8000cb4 <Corrige_Med16+0x10>
									 * registro ya que tienen el dato
									 * repetido.							 */
	}
 }
 8000cd6:	bf00      	nop
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr

08000ce0 <Valor_Max>:

uint16_t Valor_Max(uint32_t *arreglo, uint8_t tamano)/* Funcin para calcular el valor mximo*/
{									 /* de cualquier arreglo.                */
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	460b      	mov	r3, r1
 8000cea:	70fb      	strb	r3, [r7, #3]
	uint16_t max = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	81fb      	strh	r3, [r7, #14]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	737b      	strb	r3, [r7, #13]
 8000cf4:	e010      	b.n	8000d18 <Valor_Max+0x38>
	{
		if(max < arreglo[cont])
 8000cf6:	89fa      	ldrh	r2, [r7, #14]
 8000cf8:	7b7b      	ldrb	r3, [r7, #13]
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	6879      	ldr	r1, [r7, #4]
 8000cfe:	440b      	add	r3, r1
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d205      	bcs.n	8000d12 <Valor_Max+0x32>
		{
			max = arreglo[cont];
 8000d06:	7b7b      	ldrb	r3, [r7, #13]
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	81fb      	strh	r3, [r7, #14]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000d12:	7b7b      	ldrb	r3, [r7, #13]
 8000d14:	3301      	adds	r3, #1
 8000d16:	737b      	strb	r3, [r7, #13]
 8000d18:	7b7a      	ldrb	r2, [r7, #13]
 8000d1a:	78fb      	ldrb	r3, [r7, #3]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d3ea      	bcc.n	8000cf6 <Valor_Max+0x16>
		}
	}
	return max;
 8000d20:	89fb      	ldrh	r3, [r7, #14]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bc80      	pop	{r7}
 8000d2a:	4770      	bx	lr

08000d2c <Valor_Min>:

uint32_t Valor_Min(uint32_t *arreglo, uint8_t tamano)/* Funcin para calcular*/
{									 /* el valor mnimo de cualquier arreglo.*/
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	460b      	mov	r3, r1
 8000d36:	70fb      	strb	r3, [r7, #3]
	uint32_t min = arreglo[0];
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000d3e:	2300      	movs	r3, #0
 8000d40:	72fb      	strb	r3, [r7, #11]
 8000d42:	e010      	b.n	8000d66 <Valor_Min+0x3a>
	{
		if( arreglo[cont] < min)
 8000d44:	7afb      	ldrb	r3, [r7, #11]
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d905      	bls.n	8000d60 <Valor_Min+0x34>
		{
			min = arreglo[cont];
 8000d54:	7afb      	ldrb	r3, [r7, #11]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000d60:	7afb      	ldrb	r3, [r7, #11]
 8000d62:	3301      	adds	r3, #1
 8000d64:	72fb      	strb	r3, [r7, #11]
 8000d66:	7afa      	ldrb	r2, [r7, #11]
 8000d68:	78fb      	ldrb	r3, [r7, #3]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d3ea      	bcc.n	8000d44 <Valor_Min+0x18>
		}
	}
	return min;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3714      	adds	r7, #20
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr

08000d7a <Valor_Prom>:

uint32_t Valor_Prom(uint32_t *arreglo, uint8_t tamano)/* Funcin para		 */
{									/* calcular el valor promedio de cualquier arreglo.		 */
 8000d7a:	b480      	push	{r7}
 8000d7c:	b085      	sub	sp, #20
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
 8000d82:	460b      	mov	r3, r1
 8000d84:	70fb      	strb	r3, [r7, #3]
	uint32_t promedio = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	72fb      	strb	r3, [r7, #11]
 8000d8e:	e00a      	b.n	8000da6 <Valor_Prom+0x2c>
	{
		promedio += arreglo[cont];
 8000d90:	7afb      	ldrb	r3, [r7, #11]
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	4413      	add	r3, r2
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000da0:	7afb      	ldrb	r3, [r7, #11]
 8000da2:	3301      	adds	r3, #1
 8000da4:	72fb      	strb	r3, [r7, #11]
 8000da6:	7afa      	ldrb	r2, [r7, #11]
 8000da8:	78fb      	ldrb	r3, [r7, #3]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d3f0      	bcc.n	8000d90 <Valor_Prom+0x16>
	}
	return promedio/tamano;
 8000dae:	78fb      	ldrb	r3, [r7, #3]
 8000db0:	68fa      	ldr	r2, [r7, #12]
 8000db2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr

08000dc0 <Verif_Ten>:

uint32_t Verif_Ten(uint32_t *arreglo, uint8_t tamano)/* Funcin para         */
{   								/* verificar si la seal medida est     */
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	70fb      	strb	r3, [r7, #3]
									/* dentro de los parmetros correctos.   */
	if ((Valor_Max(arreglo, tamano)) > VIMAX ||
 8000dcc:	78fb      	ldrb	r3, [r7, #3]
 8000dce:	4619      	mov	r1, r3
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f7ff ff85 	bl	8000ce0 <Valor_Max>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	461a      	mov	r2, r3
 8000dda:	f640 03b6 	movw	r3, #2230	; 0x8b6
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d82b      	bhi.n	8000e3a <Verif_Ten+0x7a>
		((Valor_Min(arreglo, tamano)) < VIMIN) ||
 8000de2:	78fb      	ldrb	r3, [r7, #3]
 8000de4:	4619      	mov	r1, r3
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff ffa0 	bl	8000d2c <Valor_Min>
 8000dec:	4602      	mov	r2, r0
	if ((Valor_Max(arreglo, tamano)) > VIMAX ||
 8000dee:	f240 7343 	movw	r3, #1859	; 0x743
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d921      	bls.n	8000e3a <Verif_Ten+0x7a>
		((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 8000df6:	78fb      	ldrb	r3, [r7, #3]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f7ff ffbd 	bl	8000d7a <Valor_Prom>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fae6 	bl	80003d4 <__aeabi_ui2d>
		((Valor_Min(arreglo, tamano)) < VIMIN) ||
 8000e08:	a30f      	add	r3, pc, #60	; (adr r3, 8000e48 <Verif_Ten+0x88>)
 8000e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e0e:	f7ff fbd9 	bl	80005c4 <__aeabi_dcmpgt>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d110      	bne.n	8000e3a <Verif_Ten+0x7a>
		((Valor_Prom(arreglo, tamano)) < (VIMED*0.9)))
 8000e18:	78fb      	ldrb	r3, [r7, #3]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff ffac 	bl	8000d7a <Valor_Prom>
 8000e22:	4603      	mov	r3, r0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fad5 	bl	80003d4 <__aeabi_ui2d>
		((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 8000e2a:	a309      	add	r3, pc, #36	; (adr r3, 8000e50 <Verif_Ten+0x90>)
 8000e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e30:	f7ff fbaa 	bl	8000588 <__aeabi_dcmplt>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <Verif_Ten+0x7e>
	{
		return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e000      	b.n	8000e40 <Verif_Ten+0x80>
	}
	else
	{
		return HAL_OK;
 8000e3e:	2300      	movs	r3, #0
	}
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	9999999a 	.word	0x9999999a
 8000e4c:	40a19999 	.word	0x40a19999
 8000e50:	cccccccd 	.word	0xcccccccd
 8000e54:	409ccccc 	.word	0x409ccccc

08000e58 <Verif_Temp>:

uint32_t Verif_Temp(uint32_t *arreglo, uint8_t tamano)/* Funcin para		 */
{									/* verificar si la temperatura medida	 */
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	70fb      	strb	r3, [r7, #3]
	uint32_t promTemp = 0;			/* est entre los parmetros correctos.  */
 8000e64:	2300      	movs	r3, #0
 8000e66:	60fb      	str	r3, [r7, #12]
	for(uint8_t cTemp = 0; cTemp <= tamano; cTemp++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	72fb      	strb	r3, [r7, #11]
 8000e6c:	e00a      	b.n	8000e84 <Verif_Temp+0x2c>
	{
		promTemp += arreglo[cTemp];
 8000e6e:	7afb      	ldrb	r3, [r7, #11]
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	68fa      	ldr	r2, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
	for(uint8_t cTemp = 0; cTemp <= tamano; cTemp++)
 8000e7e:	7afb      	ldrb	r3, [r7, #11]
 8000e80:	3301      	adds	r3, #1
 8000e82:	72fb      	strb	r3, [r7, #11]
 8000e84:	7afa      	ldrb	r2, [r7, #11]
 8000e86:	78fb      	ldrb	r3, [r7, #3]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d9f0      	bls.n	8000e6e <Verif_Temp+0x16>
	}
	promTemp /= tamano;
 8000e8c:	78fb      	ldrb	r3, [r7, #3]
 8000e8e:	68fa      	ldr	r2, [r7, #12]
 8000e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e94:	60fb      	str	r3, [r7, #12]
	return(((promTemp > TMIN) && (promTemp < TMAX)) ?	HAL_OK: HAL_ERROR);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d002      	beq.n	8000ea2 <Verif_Temp+0x4a>
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2b45      	cmp	r3, #69	; 0x45
 8000ea0:	d901      	bls.n	8000ea6 <Verif_Temp+0x4e>
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e000      	b.n	8000ea8 <Verif_Temp+0x50>
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr
	...

08000eb4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	; 0x28
 8000eb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec8:	4b4a      	ldr	r3, [pc, #296]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	4a49      	ldr	r2, [pc, #292]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000ece:	f043 0310 	orr.w	r3, r3, #16
 8000ed2:	6193      	str	r3, [r2, #24]
 8000ed4:	4b47      	ldr	r3, [pc, #284]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f003 0310 	and.w	r3, r3, #16
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee0:	4b44      	ldr	r3, [pc, #272]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	4a43      	ldr	r2, [pc, #268]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000ee6:	f043 0320 	orr.w	r3, r3, #32
 8000eea:	6193      	str	r3, [r2, #24]
 8000eec:	4b41      	ldr	r3, [pc, #260]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f003 0320 	and.w	r3, r3, #32
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef8:	4b3e      	ldr	r3, [pc, #248]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	4a3d      	ldr	r2, [pc, #244]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000efe:	f043 0304 	orr.w	r3, r3, #4
 8000f02:	6193      	str	r3, [r2, #24]
 8000f04:	4b3b      	ldr	r3, [pc, #236]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000f06:	699b      	ldr	r3, [r3, #24]
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f10:	4b38      	ldr	r3, [pc, #224]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000f12:	699b      	ldr	r3, [r3, #24]
 8000f14:	4a37      	ldr	r2, [pc, #220]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000f16:	f043 0308 	orr.w	r3, r3, #8
 8000f1a:	6193      	str	r3, [r2, #24]
 8000f1c:	4b35      	ldr	r3, [pc, #212]	; (8000ff4 <MX_GPIO_Init+0x140>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	f003 0308 	and.w	r3, r3, #8
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f649 7180 	movw	r1, #40832	; 0x9f80
 8000f2e:	4832      	ldr	r0, [pc, #200]	; (8000ff8 <MX_GPIO_Init+0x144>)
 8000f30:	f002 f99c 	bl	800326c <HAL_GPIO_WritePin>
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin|FASE3_ROJO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 8000f34:	2200      	movs	r2, #0
 8000f36:	f24f 713f 	movw	r1, #63295	; 0xf73f
 8000f3a:	4830      	ldr	r0, [pc, #192]	; (8000ffc <MX_GPIO_Init+0x148>)
 8000f3c:	f002 f996 	bl	800326c <HAL_GPIO_WritePin>
                          |FASE3_AMA_Pin|FASE6_VERDE_Pin|FASE6_AMA_Pin|FASE1_VERDE_Pin 
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f46:	2303      	movs	r3, #3
 8000f48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	482b      	ldr	r0, [pc, #172]	; (8001000 <MX_GPIO_Init+0x14c>)
 8000f52:	f001 ff63 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f56:	2303      	movs	r3, #3
 8000f58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	4827      	ldr	r0, [pc, #156]	; (8001004 <MX_GPIO_Init+0x150>)
 8000f66:	f001 ff59 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f6a:	2340      	movs	r3, #64	; 0x40
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	481f      	ldr	r0, [pc, #124]	; (8000ff8 <MX_GPIO_Init+0x144>)
 8000f7a:	f001 ff4f 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8000f7e:	f649 7380 	movw	r3, #40832	; 0x9f80
 8000f82:	617b      	str	r3, [r7, #20]
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin|FASE3_ROJO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f84:	2301      	movs	r3, #1
 8000f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	4818      	ldr	r0, [pc, #96]	; (8000ff8 <MX_GPIO_Init+0x144>)
 8000f98:	f001 ff40 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 8000f9c:	f24f 733f 	movw	r3, #63295	; 0xf73f
 8000fa0:	617b      	str	r3, [r7, #20]
                          |FASE3_AMA_Pin|FASE6_VERDE_Pin|FASE6_AMA_Pin|FASE1_VERDE_Pin 
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2302      	movs	r3, #2
 8000fac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4811      	ldr	r0, [pc, #68]	; (8000ffc <MX_GPIO_Init+0x148>)
 8000fb6:	f001 ff31 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	4619      	mov	r1, r3
 8000fca:	480c      	ldr	r0, [pc, #48]	; (8000ffc <MX_GPIO_Init+0x148>)
 8000fcc:	f001 ff26 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <MX_GPIO_Init+0x154>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8000fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe6:	4a08      	ldr	r2, [pc, #32]	; (8001008 <MX_GPIO_Init+0x154>)
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fea:	6053      	str	r3, [r2, #4]

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	; 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	40010800 	.word	0x40010800
 8000ffc:	40010c00 	.word	0x40010c00
 8001000:	40011000 	.word	0x40011000
 8001004:	40011400 	.word	0x40011400
 8001008:	40010000 	.word	0x40010000

0800100c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <MX_I2C1_Init+0x50>)
 8001012:	4a13      	ldr	r2, [pc, #76]	; (8001060 <MX_I2C1_Init+0x54>)
 8001014:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001016:	4b11      	ldr	r3, [pc, #68]	; (800105c <MX_I2C1_Init+0x50>)
 8001018:	4a12      	ldr	r2, [pc, #72]	; (8001064 <MX_I2C1_Init+0x58>)
 800101a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800101c:	4b0f      	ldr	r3, [pc, #60]	; (800105c <MX_I2C1_Init+0x50>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <MX_I2C1_Init+0x50>)
 8001024:	2200      	movs	r2, #0
 8001026:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001028:	4b0c      	ldr	r3, [pc, #48]	; (800105c <MX_I2C1_Init+0x50>)
 800102a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800102e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <MX_I2C1_Init+0x50>)
 8001032:	2200      	movs	r2, #0
 8001034:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001036:	4b09      	ldr	r3, [pc, #36]	; (800105c <MX_I2C1_Init+0x50>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <MX_I2C1_Init+0x50>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001042:	4b06      	ldr	r3, [pc, #24]	; (800105c <MX_I2C1_Init+0x50>)
 8001044:	2200      	movs	r2, #0
 8001046:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001048:	4804      	ldr	r0, [pc, #16]	; (800105c <MX_I2C1_Init+0x50>)
 800104a:	f002 f967 	bl	800331c <HAL_I2C_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001054:	f000 fa0c 	bl	8001470 <Error_Handler>
  }

}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	200000c4 	.word	0x200000c4
 8001060:	40005400 	.word	0x40005400
 8001064:	000186a0 	.word	0x000186a0

08001068 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b088      	sub	sp, #32
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a1e      	ldr	r2, [pc, #120]	; (80010fc <HAL_I2C_MspInit+0x94>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d135      	bne.n	80010f4 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001088:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <HAL_I2C_MspInit+0x98>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	4a1c      	ldr	r2, [pc, #112]	; (8001100 <HAL_I2C_MspInit+0x98>)
 800108e:	f043 0308 	orr.w	r3, r3, #8
 8001092:	6193      	str	r3, [r2, #24]
 8001094:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <HAL_I2C_MspInit+0x98>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	f003 0308 	and.w	r3, r3, #8
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010a0:	23c0      	movs	r3, #192	; 0xc0
 80010a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010a4:	2312      	movs	r3, #18
 80010a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010a8:	2301      	movs	r3, #1
 80010aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ac:	2303      	movs	r3, #3
 80010ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4619      	mov	r1, r3
 80010b6:	4813      	ldr	r0, [pc, #76]	; (8001104 <HAL_I2C_MspInit+0x9c>)
 80010b8:	f001 feb0 	bl	8002e1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010bc:	4b10      	ldr	r3, [pc, #64]	; (8001100 <HAL_I2C_MspInit+0x98>)
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	4a0f      	ldr	r2, [pc, #60]	; (8001100 <HAL_I2C_MspInit+0x98>)
 80010c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010c6:	61d3      	str	r3, [r2, #28]
 80010c8:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <HAL_I2C_MspInit+0x98>)
 80010ca:	69db      	ldr	r3, [r3, #28]
 80010cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2100      	movs	r1, #0
 80010d8:	201f      	movs	r0, #31
 80010da:	f001 fb2b 	bl	8002734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80010de:	201f      	movs	r0, #31
 80010e0:	f001 fb54 	bl	800278c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2100      	movs	r1, #0
 80010e8:	2020      	movs	r0, #32
 80010ea:	f001 fb23 	bl	8002734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80010ee:	2020      	movs	r0, #32
 80010f0:	f001 fb4c 	bl	800278c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010f4:	bf00      	nop
 80010f6:	3720      	adds	r7, #32
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40005400 	.word	0x40005400
 8001100:	40021000 	.word	0x40021000
 8001104:	40010c00 	.word	0x40010c00

08001108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
//	reg_Esp();

	fasesTiempo[0] = 2;				/* Tiempos de encendido de la fase 1, se */
 800110c:	4b30      	ldr	r3, [pc, #192]	; (80011d0 <main+0xc8>)
 800110e:	2202      	movs	r2, #2
 8001110:	701a      	strb	r2, [r3, #0]
	fasesTiempo[1] = 2;				/* debe eliminar esta asignacin y tomar */
 8001112:	4b2f      	ldr	r3, [pc, #188]	; (80011d0 <main+0xc8>)
 8001114:	2202      	movs	r2, #2
 8001116:	705a      	strb	r2, [r3, #1]
	fasesTiempo[2] = 2;				/* los valores del comando recibido una  */
 8001118:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <main+0xc8>)
 800111a:	2202      	movs	r2, #2
 800111c:	709a      	strb	r2, [r3, #2]
									/* vez se reciban por I2C.               */

	fasesTiempo[3] = 2;				/* Tiempos de encendido de la fase 2, se */
 800111e:	4b2c      	ldr	r3, [pc, #176]	; (80011d0 <main+0xc8>)
 8001120:	2202      	movs	r2, #2
 8001122:	70da      	strb	r2, [r3, #3]
	fasesTiempo[4] = 2;				/* debe eliminar esta asignacin y tomar */
 8001124:	4b2a      	ldr	r3, [pc, #168]	; (80011d0 <main+0xc8>)
 8001126:	2202      	movs	r2, #2
 8001128:	711a      	strb	r2, [r3, #4]
	fasesTiempo[5] = 2;				/* los valores del comando recibido una  */
 800112a:	4b29      	ldr	r3, [pc, #164]	; (80011d0 <main+0xc8>)
 800112c:	2202      	movs	r2, #2
 800112e:	715a      	strb	r2, [r3, #5]
									/* vez se reciban por I2C.               */

	fasesTiempo[6] = 2;				/* Tiempos de encendido de la fase 3, se */
 8001130:	4b27      	ldr	r3, [pc, #156]	; (80011d0 <main+0xc8>)
 8001132:	2202      	movs	r2, #2
 8001134:	719a      	strb	r2, [r3, #6]
	fasesTiempo[7] = 2;				/* debe eliminar esta asignacin y tomar */
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <main+0xc8>)
 8001138:	2202      	movs	r2, #2
 800113a:	71da      	strb	r2, [r3, #7]
	fasesTiempo[8] = 2;				/* los valores del comando recibido una  */
 800113c:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <main+0xc8>)
 800113e:	2202      	movs	r2, #2
 8001140:	721a      	strb	r2, [r3, #8]
									/* vez se reciban por I2C.               */

	fasesTiempo[9] = 2;				/* Tiempos de encendido de la fase 4, se */
 8001142:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <main+0xc8>)
 8001144:	2202      	movs	r2, #2
 8001146:	725a      	strb	r2, [r3, #9]
	fasesTiempo[10] = 2;			/* debe eliminar esta asignacin y tomar */
 8001148:	4b21      	ldr	r3, [pc, #132]	; (80011d0 <main+0xc8>)
 800114a:	2202      	movs	r2, #2
 800114c:	729a      	strb	r2, [r3, #10]
	fasesTiempo[11] = 2;			/* los valores del comando recibido una  */
 800114e:	4b20      	ldr	r3, [pc, #128]	; (80011d0 <main+0xc8>)
 8001150:	2202      	movs	r2, #2
 8001152:	72da      	strb	r2, [r3, #11]
									/* vez se reciban por I2C.               */

	fasesTiempo[12] = 2;			/* Tiempos de encendido de la fase 5, se */
 8001154:	4b1e      	ldr	r3, [pc, #120]	; (80011d0 <main+0xc8>)
 8001156:	2202      	movs	r2, #2
 8001158:	731a      	strb	r2, [r3, #12]
	fasesTiempo[13] = 2;			/* debe eliminar esta asignacin y tomar */
 800115a:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <main+0xc8>)
 800115c:	2202      	movs	r2, #2
 800115e:	735a      	strb	r2, [r3, #13]
	fasesTiempo[14] = 2;			/* los valores del comando recibido una  */
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <main+0xc8>)
 8001162:	2202      	movs	r2, #2
 8001164:	739a      	strb	r2, [r3, #14]
									/* vez se reciban por I2C.               */

	fasesTiempo[15] = 2;			/* Tiempos de encendido de la fase 6, se */
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <main+0xc8>)
 8001168:	2202      	movs	r2, #2
 800116a:	73da      	strb	r2, [r3, #15]
	fasesTiempo[16] = 2;			/* debe eliminar esta asignacin y tomar */
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <main+0xc8>)
 800116e:	2202      	movs	r2, #2
 8001170:	741a      	strb	r2, [r3, #16]
	fasesTiempo[17] = 2;			/* los valores del comando recibido una  */
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <main+0xc8>)
 8001174:	2202      	movs	r2, #2
 8001176:	745a      	strb	r2, [r3, #17]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001178:	f000 fb4a 	bl	8001810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117c:	f000 f832 	bl	80011e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001180:	f7ff fe98 	bl	8000eb4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001184:	f7ff fad8 	bl	8000738 <MX_DMA_Init>
  MX_ADC1_Init();
 8001188:	f7ff fa26 	bl	80005d8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800118c:	f7ff ff3e 	bl	800100c <MX_I2C1_Init>
  MX_RTC_Init();
 8001190:	f000 f984 	bl	800149c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin | FASE1_AMA_Pin | FASE1_ROJO_Pin |
 8001194:	2201      	movs	r2, #1
 8001196:	f649 7180 	movw	r1, #40832	; 0x9f80
 800119a:	480e      	ldr	r0, [pc, #56]	; (80011d4 <main+0xcc>)
 800119c:	f002 f866 	bl	800326c <HAL_GPIO_WritePin>
		  FASE2_VERDE_Pin | FASE2_AMA_Pin | FASE2_ROJO_Pin | FASE3_ROJO_Pin,
		  GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOB,LED_STATUS_Pin | LED_FALLA_Pin | FASE3_VERDE_Pin |
 80011a0:	2201      	movs	r2, #1
 80011a2:	f24f 713f 	movw	r1, #63295	; 0xf73f
 80011a6:	480c      	ldr	r0, [pc, #48]	; (80011d8 <main+0xd0>)
 80011a8:	f002 f860 	bl	800326c <HAL_GPIO_WritePin>
		  FASE4_VERDE_Pin | FASE4_AMA_Pin | FASE4_ROJO_Pin | FASE5_VERDE_Pin |
		  FASE5_AMA_Pin | FASE5_ROJO_Pin | FASE3_AMA_Pin | FASE6_VERDE_Pin |
		  FASE6_AMA_Pin | FASE1_VERDE_Pin,GPIO_PIN_SET);
  //HAL_I2C_MspInit(&hi2c1);			/* Inicializando el modo I2C.            */
  HAL_RTC_MspInit(&hrtc);			/* Inicializando el RTC.                 */
 80011ac:	480b      	ldr	r0, [pc, #44]	; (80011dc <main+0xd4>)
 80011ae:	f000 f9bf 	bl	8001530 <HAL_RTC_MspInit>
  //HAL_ADC_MspInit(&hadc1);			/* Inicializando el ADC1.                */
//    if(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)/*Intenta calibrar el ADC */
//    {									/* y en caso de haber un error de        */
//  	  Error_Handler();				/* calibracin, llama a la funcin de    */
//    }									/* manejo de errores.                    */
  __HAL_RTC_ALARM_ENABLE_IT(&hrtc,RTC_IT_SEC);/* Se habilita la interrupcin */
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <main+0xd4>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b08      	ldr	r3, [pc, #32]	; (80011dc <main+0xd4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f042 0201 	orr.w	r2, r2, #1
 80011c0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RTC->CRL,RTC_CRL_CNF);	/* del RTC cada segundo y luego se       */
 80011c2:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <main+0xd8>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	4a06      	ldr	r2, [pc, #24]	; (80011e0 <main+0xd8>)
 80011c8:	f023 0310 	bic.w	r3, r3, #16
 80011cc:	6053      	str	r3, [r2, #4]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011ce:	e7fe      	b.n	80011ce <main+0xc6>
 80011d0:	20000030 	.word	0x20000030
 80011d4:	40010800 	.word	0x40010800
 80011d8:	40010c00 	.word	0x40010c00
 80011dc:	20000168 	.word	0x20000168
 80011e0:	40002800 	.word	0x40002800

080011e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b094      	sub	sp, #80	; 0x50
 80011e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011ee:	2228      	movs	r2, #40	; 0x28
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f005 fdf8 	bl	8006de8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001214:	2306      	movs	r3, #6
 8001216:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121c:	2301      	movs	r3, #1
 800121e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001220:	2310      	movs	r3, #16
 8001222:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001224:	2300      	movs	r3, #0
 8001226:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001228:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800122c:	4618      	mov	r0, r3
 800122e:	f003 fdf7 	bl	8004e20 <HAL_RCC_OscConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001238:	f000 f91a 	bl	8001470 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123c:	230f      	movs	r3, #15
 800123e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 800124c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001250:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	2100      	movs	r1, #0
 8001258:	4618      	mov	r0, r3
 800125a:	f004 f951 	bl	8005500 <HAL_RCC_ClockConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001264:	f000 f904 	bl	8001470 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001268:	2303      	movs	r3, #3
 800126a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800126c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001270:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001272:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001276:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	4618      	mov	r0, r3
 800127c:	f004 fb82 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001286:	f000 f8f3 	bl	8001470 <Error_Handler>
  }
}
 800128a:	bf00      	nop
 800128c:	3750      	adds	r7, #80	; 0x50
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <HAL_RTCEx_RTCEventCallback>:
//	_FAULTMASK = __get_FAULTMASK();
//	_ISPR0 = __get_IPSR();
//}

void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)/* Cada vez que hay  */
{									/* una interrupcin por evento de segundo*/
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	HAL_RTC_WaitForSynchro(hrtc);	/* lee la hora y la fecha.               */
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f005 faa0 	bl	80067e2 <HAL_RTC_WaitForSynchro>
	HAL_RTC_GetTime(hrtc,&horaLeida, RTC_FORMAT_BCD);
 80012a2:	2201      	movs	r2, #1
 80012a4:	490f      	ldr	r1, [pc, #60]	; (80012e4 <HAL_RTCEx_RTCEventCallback+0x50>)
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f004 fef8 	bl	800609c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc,&fechaLeida, RTC_FORMAT_BCD);
 80012ac:	2201      	movs	r2, #1
 80012ae:	490e      	ldr	r1, [pc, #56]	; (80012e8 <HAL_RTCEx_RTCEventCallback+0x54>)
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f005 f8f7 	bl	80064a4 <HAL_RTC_GetDate>

	//HAL_ADC_Stop_DMA(&hadc1);		/* Se asegura que el ADC no est midiendo*/
									/* los sensores antes de hacer un cambio */
									/* de estados de fase.					 */
	Fases_Auto(fasesTiempo);		/* Manejo de fases en automtico, usar  */
 80012b6:	480d      	ldr	r0, [pc, #52]	; (80012ec <HAL_RTCEx_RTCEventCallback+0x58>)
 80012b8:	f7ff fa5c 	bl	8000774 <Fases_Auto>
									/* el tiempo enviado por mensaje para    */
									/* iniciar el manejo de las fases.       */
  	if(HAL_ADC_Start_DMA(&hadc1,sensorLeido,2*BUFFER_ADC-1) != HAL_OK)
 80012bc:	2219      	movs	r2, #25
 80012be:	490c      	ldr	r1, [pc, #48]	; (80012f0 <HAL_RTCEx_RTCEventCallback+0x5c>)
 80012c0:	480c      	ldr	r0, [pc, #48]	; (80012f4 <HAL_RTCEx_RTCEventCallback+0x60>)
 80012c2:	f000 fc93 	bl	8001bec <HAL_ADC_Start_DMA>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d004      	beq.n	80012d6 <HAL_RTCEx_RTCEventCallback+0x42>
  	{
  	    codigoError = 1;			/* Se inicia la conversin de los sensores*/
 80012cc:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <HAL_RTCEx_RTCEventCallback+0x64>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]
  		Error_Handler();	  		/* por DMA para poder almacenar los       */
 80012d2:	f000 f8cd 	bl	8001470 <Error_Handler>
  	}						 		/* valores convertidos. La cantidad de    */
	canalADC = 0;   				/* veces que se van a enviar datos es     */
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <HAL_RTCEx_RTCEventCallback+0x68>)
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
									/* debido a que como el ADC no soporta la
									 * lectura/escritura de 32 bits, entonces
									 * el DMA duplica el dato enviado en la
									 * parte alta del registro de destino y lo
									 * cuenta.                                */
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	2000011c 	.word	0x2000011c
 80012e8:	20000164 	.word	0x20000164
 80012ec:	20000030 	.word	0x20000030
 80012f0:	20000120 	.word	0x20000120
 80012f4:	20000050 	.word	0x20000050
 80012f8:	2000004c 	.word	0x2000004c
 80012fc:	20000048 	.word	0x20000048

08001300 <HAL_ADC_ConvCpltCallback>:

* @param hadc: adc handle
* @retval None */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001308:	f107 0308 	add.w	r3, r7, #8
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
	uint8_t tam = sizeof(sensorLeido)/sizeof(sensorLeido[0]);/* Calcula la   */
 8001314:	230d      	movs	r3, #13
 8001316:	75fb      	strb	r3, [r7, #23]
									/* cantidad de datos a procesar por      */
									/* canal. 							     */
	canalADC++;						/* Para configurar el canal ADC a medir. */
 8001318:	4b50      	ldr	r3, [pc, #320]	; (800145c <HAL_ADC_ConvCpltCallback+0x15c>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	3301      	adds	r3, #1
 800131e:	b2da      	uxtb	r2, r3
 8001320:	4b4e      	ldr	r3, [pc, #312]	; (800145c <HAL_ADC_ConvCpltCallback+0x15c>)
 8001322:	701a      	strb	r2, [r3, #0]
	Corrige_Med16(sensorLeido, tam);
 8001324:	7dfb      	ldrb	r3, [r7, #23]
 8001326:	4619      	mov	r1, r3
 8001328:	484d      	ldr	r0, [pc, #308]	; (8001460 <HAL_ADC_ConvCpltCallback+0x160>)
 800132a:	f7ff fcbb 	bl	8000ca4 <Corrige_Med16>
	if(canalADC < 7)				/* Verifica si la seal est entre los   */
 800132e:	4b4b      	ldr	r3, [pc, #300]	; (800145c <HAL_ADC_ConvCpltCallback+0x15c>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b06      	cmp	r3, #6
 8001334:	d80d      	bhi.n	8001352 <HAL_ADC_ConvCpltCallback+0x52>
	{								/* valores AC permitidos si no se est   */
									/* midiendo el sensor de temperatura.    */
		if(Verif_Ten(sensorLeido, tam) != HAL_OK)/* Si est midiendo los     */
 8001336:	7dfb      	ldrb	r3, [r7, #23]
 8001338:	4619      	mov	r1, r3
 800133a:	4849      	ldr	r0, [pc, #292]	; (8001460 <HAL_ADC_ConvCpltCallback+0x160>)
 800133c:	f7ff fd40 	bl	8000dc0 <Verif_Ten>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d016      	beq.n	8001374 <HAL_ADC_ConvCpltCallback+0x74>
		{							/* sensores de fase, esta es la condicin*/
			codigoError = 2;		/* de error.							 */
 8001346:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_ADC_ConvCpltCallback+0x164>)
 8001348:	2202      	movs	r2, #2
 800134a:	601a      	str	r2, [r3, #0]
			Error_Handler();
 800134c:	f000 f890 	bl	8001470 <Error_Handler>
 8001350:	e010      	b.n	8001374 <HAL_ADC_ConvCpltCallback+0x74>
		}
	}
	else if(canalADC == 7)			/* Si se est midiendo el sensor de      */
 8001352:	4b42      	ldr	r3, [pc, #264]	; (800145c <HAL_ADC_ConvCpltCallback+0x15c>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b07      	cmp	r3, #7
 8001358:	d10c      	bne.n	8001374 <HAL_ADC_ConvCpltCallback+0x74>
	{								/* temperatura, esta es la condicin.    */
		if(Verif_Temp(sensorLeido,tam))
 800135a:	7dfb      	ldrb	r3, [r7, #23]
 800135c:	4619      	mov	r1, r3
 800135e:	4840      	ldr	r0, [pc, #256]	; (8001460 <HAL_ADC_ConvCpltCallback+0x160>)
 8001360:	f7ff fd7a 	bl	8000e58 <Verif_Temp>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d004      	beq.n	8001374 <HAL_ADC_ConvCpltCallback+0x74>
		{
			codigoError = 12;
 800136a:	4b3e      	ldr	r3, [pc, #248]	; (8001464 <HAL_ADC_ConvCpltCallback+0x164>)
 800136c:	220c      	movs	r2, #12
 800136e:	601a      	str	r2, [r3, #0]
			Error_Handler();
 8001370:	f000 f87e 	bl	8001470 <Error_Handler>
		}
	}

	switch(canalADC)				/* Se cambia al sensor de fasea medir, el*/
 8001374:	4b39      	ldr	r3, [pc, #228]	; (800145c <HAL_ADC_ConvCpltCallback+0x15c>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	3b01      	subs	r3, #1
 800137a:	2b06      	cmp	r3, #6
 800137c:	d86a      	bhi.n	8001454 <HAL_ADC_ConvCpltCallback+0x154>
 800137e:	a201      	add	r2, pc, #4	; (adr r2, 8001384 <HAL_ADC_ConvCpltCallback+0x84>)
 8001380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001384:	080013a1 	.word	0x080013a1
 8001388:	080013a7 	.word	0x080013a7
 800138c:	080013ad 	.word	0x080013ad
 8001390:	080013b3 	.word	0x080013b3
 8001394:	080013b9 	.word	0x080013b9
 8001398:	080013bf 	.word	0x080013bf
 800139c:	080013c5 	.word	0x080013c5
	{								/* sensor de la fase 1 se establece en la*/
									/* configuracin inicial del ADC.        */
	case 1:							/* Se establece el sensor de la fase 2.  */
	{
		sConfig.Channel = ADC_CHANNEL_1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013a4:	e011      	b.n	80013ca <HAL_ADC_ConvCpltCallback+0xca>
	case 2:							/* Se establece el sensor de la fase 3.  */
	{
		sConfig.Channel = ADC_CHANNEL_2;
 80013a6:	2302      	movs	r3, #2
 80013a8:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013aa:	e00e      	b.n	80013ca <HAL_ADC_ConvCpltCallback+0xca>
	case 3:							/* Se establece el sensor de la fase 4.  */
	{
		sConfig.Channel = ADC_CHANNEL_3;
 80013ac:	2303      	movs	r3, #3
 80013ae:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013b0:	e00b      	b.n	80013ca <HAL_ADC_ConvCpltCallback+0xca>
	case 4:							/* Se establece el sensor de la fase 5.  */
	{
		sConfig.Channel = ADC_CHANNEL_4;
 80013b2:	2304      	movs	r3, #4
 80013b4:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013b6:	e008      	b.n	80013ca <HAL_ADC_ConvCpltCallback+0xca>
	case 5:							/* Se establece el sensor de la fase 6.  */
	{
		sConfig.Channel = ADC_CHANNEL_5;
 80013b8:	2305      	movs	r3, #5
 80013ba:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013bc:	e005      	b.n	80013ca <HAL_ADC_ConvCpltCallback+0xca>
	case 6:							/* Se establece el sensor de temperatura.*/
	{
		sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013be:	2310      	movs	r3, #16
 80013c0:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013c2:	e002      	b.n	80013ca <HAL_ADC_ConvCpltCallback+0xca>
	case 7:							/* Una vez que ha procesado la medida de */
	{								/* temperatura, se establece el sensor de*/
		sConfig.Channel = ADC_CHANNEL_0;/* la fase 1 nuevamente.			 */
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
	}
	break;
 80013c8:	bf00      	nop
	break;
	}

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 80013ca:	4b27      	ldr	r3, [pc, #156]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013cc:	4a27      	ldr	r2, [pc, #156]	; (800146c <HAL_ADC_ConvCpltCallback+0x16c>)
 80013ce:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 80013d6:	4b24      	ldr	r3, [pc, #144]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013d8:	2201      	movs	r2, #1
 80013da:	731a      	strb	r2, [r3, #12]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013dc:	4b22      	ldr	r3, [pc, #136]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013de:	2200      	movs	r2, #0
 80013e0:	751a      	strb	r2, [r3, #20]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013e2:	4b21      	ldr	r3, [pc, #132]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013e4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80013e8:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ea:	4b1f      	ldr	r3, [pc, #124]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]
	  hadc1.Init.NbrOfConversion = 1;
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013f2:	2201      	movs	r2, #1
 80013f4:	611a      	str	r2, [r3, #16]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f6:	481c      	ldr	r0, [pc, #112]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 80013f8:	f000 fa8e 	bl	8001918 <HAL_ADC_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_ADC_ConvCpltCallback+0x106>
	  {
	    Error_Handler();
 8001402:	f000 f835 	bl	8001470 <Error_Handler>
	  }
	  /** Configure Regular Channel
	  */
	sConfig.Rank = ADC_REGULAR_RANK_1;/* Se configura el proximo canal a     */
 8001406:	2301      	movs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;/* muestrear.           */
 800140a:	2306      	movs	r3, #6
 800140c:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	4619      	mov	r1, r3
 8001414:	4814      	ldr	r0, [pc, #80]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 8001416:	f000 fde1 	bl	8001fdc <HAL_ADC_ConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d004      	beq.n	800142a <HAL_ADC_ConvCpltCallback+0x12a>
	{
		codigoError = 3;
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <HAL_ADC_ConvCpltCallback+0x164>)
 8001422:	2203      	movs	r2, #3
 8001424:	601a      	str	r2, [r3, #0]
		Error_Handler();
 8001426:	f000 f823 	bl	8001470 <Error_Handler>
	}
	HAL_ADC_MspInit(hadc);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff f912 	bl	8000654 <HAL_ADC_MspInit>
	if(canalADC <=6)				/* Se inicia la conversin por DMA       */
 8001430:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_ADC_ConvCpltCallback+0x15c>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b06      	cmp	r3, #6
 8001436:	d80e      	bhi.n	8001456 <HAL_ADC_ConvCpltCallback+0x156>
	{								/* solo hasta que se lee el sensor de    */
									/* temperatura.							 */
		if(HAL_ADC_Start_DMA(&hadc1,sensorLeido,2*BUFFER_ADC) != HAL_OK)
 8001438:	221a      	movs	r2, #26
 800143a:	4909      	ldr	r1, [pc, #36]	; (8001460 <HAL_ADC_ConvCpltCallback+0x160>)
 800143c:	480a      	ldr	r0, [pc, #40]	; (8001468 <HAL_ADC_ConvCpltCallback+0x168>)
 800143e:	f000 fbd5 	bl	8001bec <HAL_ADC_Start_DMA>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <HAL_ADC_ConvCpltCallback+0x156>
		{
			codigoError = 4;
 8001448:	4b06      	ldr	r3, [pc, #24]	; (8001464 <HAL_ADC_ConvCpltCallback+0x164>)
 800144a:	2204      	movs	r2, #4
 800144c:	601a      	str	r2, [r3, #0]
			Error_Handler();
 800144e:	f000 f80f 	bl	8001470 <Error_Handler>
 8001452:	e000      	b.n	8001456 <HAL_ADC_ConvCpltCallback+0x156>
		return;
 8001454:	bf00      	nop
		}
	}
}
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000048 	.word	0x20000048
 8001460:	20000120 	.word	0x20000120
 8001464:	2000004c 	.word	0x2000004c
 8001468:	20000050 	.word	0x20000050
 800146c:	40012400 	.word	0x40012400

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOB,LED_FALLA_Pin,GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2102      	movs	r1, #2
 8001478:	4802      	ldr	r0, [pc, #8]	; (8001484 <Error_Handler+0x14>)
 800147a:	f001 fef7 	bl	800326c <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40010c00 	.word	0x40010c00

08001488 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	2100      	movs	r1, #0
 80014a6:	460a      	mov	r2, r1
 80014a8:	801a      	strh	r2, [r3, #0]
 80014aa:	460a      	mov	r2, r1
 80014ac:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80014ae:	2300      	movs	r3, #0
 80014b0:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80014b2:	4b1d      	ldr	r3, [pc, #116]	; (8001528 <MX_RTC_Init+0x8c>)
 80014b4:	4a1d      	ldr	r2, [pc, #116]	; (800152c <MX_RTC_Init+0x90>)
 80014b6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	; (8001528 <MX_RTC_Init+0x8c>)
 80014ba:	f04f 32ff 	mov.w	r2, #4294967295
 80014be:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80014c0:	4b19      	ldr	r3, [pc, #100]	; (8001528 <MX_RTC_Init+0x8c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014c6:	4818      	ldr	r0, [pc, #96]	; (8001528 <MX_RTC_Init+0x8c>)
 80014c8:	f004 fc38 	bl	8005d3c <HAL_RTC_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 80014d2:	f7ff ffcd 	bl	8001470 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x2;
 80014d6:	2302      	movs	r3, #2
 80014d8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 80014da:	2320      	movs	r3, #32
 80014dc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80014de:	2300      	movs	r3, #0
 80014e0:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2201      	movs	r2, #1
 80014e6:	4619      	mov	r1, r3
 80014e8:	480f      	ldr	r0, [pc, #60]	; (8001528 <MX_RTC_Init+0x8c>)
 80014ea:	f004 fcf1 	bl	8005ed0 <HAL_RTC_SetTime>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80014f4:	f7ff ffbc 	bl	8001470 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 80014f8:	2306      	movs	r3, #6
 80014fa:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_AUGUST;
 80014fc:	2308      	movs	r3, #8
 80014fe:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001500:	2301      	movs	r3, #1
 8001502:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x20;
 8001504:	2320      	movs	r3, #32
 8001506:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001508:	463b      	mov	r3, r7
 800150a:	2201      	movs	r2, #1
 800150c:	4619      	mov	r1, r3
 800150e:	4806      	ldr	r0, [pc, #24]	; (8001528 <MX_RTC_Init+0x8c>)
 8001510:	f004 feaa 	bl	8006268 <HAL_RTC_SetDate>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800151a:	f7ff ffa9 	bl	8001470 <Error_Handler>
  }

}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000168 	.word	0x20000168
 800152c:	40002800 	.word	0x40002800

08001530 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a13      	ldr	r2, [pc, #76]	; (800158c <HAL_RTC_MspInit+0x5c>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d120      	bne.n	8001584 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001542:	f003 fc61 	bl	8004e08 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_RTC_MspInit+0x60>)
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	4a11      	ldr	r2, [pc, #68]	; (8001590 <HAL_RTC_MspInit+0x60>)
 800154c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001550:	61d3      	str	r3, [r2, #28]
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_RTC_MspInit+0x60>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <HAL_RTC_MspInit+0x64>)
 8001560:	2201      	movs	r2, #1
 8001562:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001564:	2200      	movs	r2, #0
 8001566:	2100      	movs	r1, #0
 8001568:	2003      	movs	r0, #3
 800156a:	f001 f8e3 	bl	8002734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800156e:	2003      	movs	r0, #3
 8001570:	f001 f90c 	bl	800278c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001574:	2200      	movs	r2, #0
 8001576:	2100      	movs	r1, #0
 8001578:	2029      	movs	r0, #41	; 0x29
 800157a:	f001 f8db 	bl	8002734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800157e:	2029      	movs	r0, #41	; 0x29
 8001580:	f001 f904 	bl	800278c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40002800 	.word	0x40002800
 8001590:	40021000 	.word	0x40021000
 8001594:	4242043c 	.word	0x4242043c

08001598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800159e:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <HAL_MspInit+0x70>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	4a19      	ldr	r2, [pc, #100]	; (8001608 <HAL_MspInit+0x70>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6193      	str	r3, [r2, #24]
 80015aa:	4b17      	ldr	r3, [pc, #92]	; (8001608 <HAL_MspInit+0x70>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <HAL_MspInit+0x70>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	4a13      	ldr	r2, [pc, #76]	; (8001608 <HAL_MspInit+0x70>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c0:	61d3      	str	r3, [r2, #28]
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <HAL_MspInit+0x70>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ce:	2007      	movs	r0, #7
 80015d0:	f001 f890 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2100      	movs	r1, #0
 80015d8:	2005      	movs	r0, #5
 80015da:	f001 f8ab 	bl	8002734 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80015de:	2005      	movs	r0, #5
 80015e0:	f001 f8d4 	bl	800278c <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_MspInit+0x74>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	4a04      	ldr	r2, [pc, #16]	; (800160c <HAL_MspInit+0x74>)
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001600:	bf00      	nop
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	40010000 	.word	0x40010000

08001610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
//		volatile unsigned long _ISPR0 = __get_IPSR();
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_TogglePin(GPIOB, LED_STATUS_Pin);/* El led de estado se queda */
 8001620:	2101      	movs	r1, #1
 8001622:	4803      	ldr	r0, [pc, #12]	; (8001630 <HardFault_Handler+0x14>)
 8001624:	f001 fe54 	bl	80032d0 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);				/* titilando si hay una hard fault.      */
 8001628:	20c8      	movs	r0, #200	; 0xc8
 800162a:	f000 f953 	bl	80018d4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, LED_STATUS_Pin);/* El led de estado se queda */
 800162e:	e7f7      	b.n	8001620 <HardFault_Handler+0x4>
 8001630:	40010c00 	.word	0x40010c00

08001634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <MemManage_Handler+0x4>

0800163a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <BusFault_Handler+0x4>

08001640 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <UsageFault_Handler+0x4>

08001646 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr

0800165e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr

0800166a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800166e:	f000 f915 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <RTC_IRQHandler+0x1c>)
 800167e:	f005 fb51 	bl	8006d24 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */
  CLEAR_BIT(RTC->CRL,RTC_CRL_CNF);	/* Para salir del modo de configuracin  */
 8001682:	4b05      	ldr	r3, [pc, #20]	; (8001698 <RTC_IRQHandler+0x20>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	4a04      	ldr	r2, [pc, #16]	; (8001698 <RTC_IRQHandler+0x20>)
 8001688:	f023 0310 	bic.w	r3, r3, #16
 800168c:	6053      	str	r3, [r2, #4]
  	  	  	  	  	  	  	  	  	/* del RTC.								 */
  /* USER CODE END RTC_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000168 	.word	0x20000168
 8001698:	40002800 	.word	0x40002800

0800169c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr

080016a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <DMA1_Channel1_IRQHandler+0x10>)
 80016ae:	f001 fa75 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000080 	.word	0x20000080

080016bc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <ADC1_2_IRQHandler+0x10>)
 80016c2:	f000 fb7d 	bl	8001dc0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000050 	.word	0x20000050

080016d0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80016d4:	4802      	ldr	r0, [pc, #8]	; (80016e0 <I2C1_EV_IRQHandler+0x10>)
 80016d6:	f001 ffc3 	bl	8003660 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	200000c4 	.word	0x200000c4

080016e4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80016e8:	4802      	ldr	r0, [pc, #8]	; (80016f4 <I2C1_ER_IRQHandler+0x10>)
 80016ea:	f002 f91f 	bl	800392c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	200000c4 	.word	0x200000c4

080016f8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80016fc:	4813      	ldr	r0, [pc, #76]	; (800174c <RTC_Alarm_IRQHandler+0x54>)
 80016fe:	f005 f83f 	bl	8006780 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */
    HAL_RTC_AlarmIRQHandler(&hrtc);
 8001702:	4812      	ldr	r0, [pc, #72]	; (800174c <RTC_Alarm_IRQHandler+0x54>)
 8001704:	f005 f83c 	bl	8006780 <HAL_RTC_AlarmIRQHandler>
    HAL_RTC_WaitForSynchro(&hrtc);
 8001708:	4810      	ldr	r0, [pc, #64]	; (800174c <RTC_Alarm_IRQHandler+0x54>)
 800170a:	f005 f86a 	bl	80067e2 <HAL_RTC_WaitForSynchro>
	  HAL_RTC_GetTime(&hrtc,&horaLeida, RTC_FORMAT_BCD);
 800170e:	2201      	movs	r2, #1
 8001710:	490f      	ldr	r1, [pc, #60]	; (8001750 <RTC_Alarm_IRQHandler+0x58>)
 8001712:	480e      	ldr	r0, [pc, #56]	; (800174c <RTC_Alarm_IRQHandler+0x54>)
 8001714:	f004 fcc2 	bl	800609c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&fechaLeida, RTC_FORMAT_BCD);
 8001718:	2201      	movs	r2, #1
 800171a:	490e      	ldr	r1, [pc, #56]	; (8001754 <RTC_Alarm_IRQHandler+0x5c>)
 800171c:	480b      	ldr	r0, [pc, #44]	; (800174c <RTC_Alarm_IRQHandler+0x54>)
 800171e:	f004 fec1 	bl	80064a4 <HAL_RTC_GetDate>
    intAlarma.AlarmTime.Hours = horaLeida.Hours;
 8001722:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <RTC_Alarm_IRQHandler+0x58>)
 8001724:	781a      	ldrb	r2, [r3, #0]
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <RTC_Alarm_IRQHandler+0x60>)
 8001728:	701a      	strb	r2, [r3, #0]
    intAlarma.AlarmTime.Minutes = horaLeida.Minutes;
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <RTC_Alarm_IRQHandler+0x58>)
 800172c:	785a      	ldrb	r2, [r3, #1]
 800172e:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <RTC_Alarm_IRQHandler+0x60>)
 8001730:	705a      	strb	r2, [r3, #1]
    intAlarma.AlarmTime.Seconds = horaLeida.Seconds + 2;
 8001732:	4b07      	ldr	r3, [pc, #28]	; (8001750 <RTC_Alarm_IRQHandler+0x58>)
 8001734:	789b      	ldrb	r3, [r3, #2]
 8001736:	3302      	adds	r3, #2
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <RTC_Alarm_IRQHandler+0x60>)
 800173c:	709a      	strb	r2, [r3, #2]
    HAL_RTC_SetAlarm_IT(&hrtc, &intAlarma, RTC_FORMAT_BCD);
 800173e:	2201      	movs	r2, #1
 8001740:	4905      	ldr	r1, [pc, #20]	; (8001758 <RTC_Alarm_IRQHandler+0x60>)
 8001742:	4802      	ldr	r0, [pc, #8]	; (800174c <RTC_Alarm_IRQHandler+0x54>)
 8001744:	f004 ff10 	bl	8006568 <HAL_RTC_SetAlarm_IT>
    //HAL_RTC_GetAlarm(&hrtc,&alarmaLeida,RTC_ALARM_A, RTC_FORMAT_BCD);
  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000168 	.word	0x20000168
 8001750:	2000011c 	.word	0x2000011c
 8001754:	20000164 	.word	0x20000164
 8001758:	20000154 	.word	0x20000154

0800175c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <SystemInit+0x5c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a14      	ldr	r2, [pc, #80]	; (80017b8 <SystemInit+0x5c>)
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800176c:	4b12      	ldr	r3, [pc, #72]	; (80017b8 <SystemInit+0x5c>)
 800176e:	685a      	ldr	r2, [r3, #4]
 8001770:	4911      	ldr	r1, [pc, #68]	; (80017b8 <SystemInit+0x5c>)
 8001772:	4b12      	ldr	r3, [pc, #72]	; (80017bc <SystemInit+0x60>)
 8001774:	4013      	ands	r3, r2
 8001776:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <SystemInit+0x5c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a0e      	ldr	r2, [pc, #56]	; (80017b8 <SystemInit+0x5c>)
 800177e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001786:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001788:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <SystemInit+0x5c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a0a      	ldr	r2, [pc, #40]	; (80017b8 <SystemInit+0x5c>)
 800178e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001792:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001794:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <SystemInit+0x5c>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	4a07      	ldr	r2, [pc, #28]	; (80017b8 <SystemInit+0x5c>)
 800179a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800179e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80017a0:	4b05      	ldr	r3, [pc, #20]	; (80017b8 <SystemInit+0x5c>)
 80017a2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80017a6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <SystemInit+0x64>)
 80017aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017ae:	609a      	str	r2, [r3, #8]
#endif 
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr
 80017b8:	40021000 	.word	0x40021000
 80017bc:	f8ff0000 	.word	0xf8ff0000
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80017c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80017c6:	e003      	b.n	80017d0 <LoopCopyDataInit>

080017c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80017ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80017cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80017ce:	3104      	adds	r1, #4

080017d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80017d0:	480a      	ldr	r0, [pc, #40]	; (80017fc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80017d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80017d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80017d8:	d3f6      	bcc.n	80017c8 <CopyDataInit>
  ldr r2, =_sbss
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80017dc:	e002      	b.n	80017e4 <LoopFillZerobss>

080017de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  str r3, [r2], #4
 80017e0:	f842 3b04 	str.w	r3, [r2], #4

080017e4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80017e4:	4b08      	ldr	r3, [pc, #32]	; (8001808 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80017e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80017e8:	d3f9      	bcc.n	80017de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017ea:	f7ff ffb7 	bl	800175c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ee:	f005 fad7 	bl	8006da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017f2:	f7ff fc89 	bl	8001108 <main>
  bx lr
 80017f6:	4770      	bx	lr
  ldr r3, =_sidata
 80017f8:	08007024 	.word	0x08007024
  ldr r0, =_sdata
 80017fc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001800:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8001804:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8001808:	20000180 	.word	0x20000180

0800180c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800180c:	e7fe      	b.n	800180c <CAN1_RX1_IRQHandler>
	...

08001810 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <HAL_Init+0x28>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	; (8001838 <HAL_Init+0x28>)
 800181a:	f043 0310 	orr.w	r3, r3, #16
 800181e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f000 ff67 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	2000      	movs	r0, #0
 8001828:	f000 f808 	bl	800183c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff feb4 	bl	8001598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40022000 	.word	0x40022000

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_InitTick+0x54>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_InitTick+0x58>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001852:	fbb3 f3f1 	udiv	r3, r3, r1
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f000 ffae 	bl	80027bc <HAL_SYSTICK_Config>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e00e      	b.n	8001888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	d80a      	bhi.n	8001886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001870:	2200      	movs	r2, #0
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f000 ff5c 	bl	8002734 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <HAL_InitTick+0x5c>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000008 	.word	0x20000008
 8001894:	20000010 	.word	0x20000010
 8001898:	2000000c 	.word	0x2000000c

0800189c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <HAL_IncTick+0x1c>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_IncTick+0x20>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a03      	ldr	r2, [pc, #12]	; (80018bc <HAL_IncTick+0x20>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	20000010 	.word	0x20000010
 80018bc:	2000017c 	.word	0x2000017c

080018c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return uwTick;
 80018c4:	4b02      	ldr	r3, [pc, #8]	; (80018d0 <HAL_GetTick+0x10>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	2000017c 	.word	0x2000017c

080018d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018dc:	f7ff fff0 	bl	80018c0 <HAL_GetTick>
 80018e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ec:	d005      	beq.n	80018fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_Delay+0x40>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4413      	add	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018fa:	bf00      	nop
 80018fc:	f7ff ffe0 	bl	80018c0 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	429a      	cmp	r2, r3
 800190a:	d8f7      	bhi.n	80018fc <HAL_Delay+0x28>
  {
  }
}
 800190c:	bf00      	nop
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20000010 	.word	0x20000010

08001918 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001920:	2300      	movs	r3, #0
 8001922:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e153      	b.n	8001be2 <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a9f      	ldr	r2, [pc, #636]	; (8001bbc <HAL_ADC_Init+0x2a4>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d009      	beq.n	8001958 <HAL_ADC_Init+0x40>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a9d      	ldr	r2, [pc, #628]	; (8001bc0 <HAL_ADC_Init+0x2a8>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d004      	beq.n	8001958 <HAL_ADC_Init+0x40>
 800194e:	f240 11b3 	movw	r1, #435	; 0x1b3
 8001952:	489c      	ldr	r0, [pc, #624]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 8001954:	f7ff fd98 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d009      	beq.n	8001974 <HAL_ADC_Init+0x5c>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001968:	d004      	beq.n	8001974 <HAL_ADC_Init+0x5c>
 800196a:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800196e:	4895      	ldr	r0, [pc, #596]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 8001970:	f7ff fd8a 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d009      	beq.n	8001990 <HAL_ADC_Init+0x78>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001984:	d004      	beq.n	8001990 <HAL_ADC_Init+0x78>
 8001986:	f240 11b5 	movw	r1, #437	; 0x1b5
 800198a:	488e      	ldr	r0, [pc, #568]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 800198c:	f7ff fd7c 	bl	8001488 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	7b1b      	ldrb	r3, [r3, #12]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d008      	beq.n	80019aa <HAL_ADC_Init+0x92>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	7b1b      	ldrb	r3, [r3, #12]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d004      	beq.n	80019aa <HAL_ADC_Init+0x92>
 80019a0:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 80019a4:	4887      	ldr	r0, [pc, #540]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 80019a6:	f7ff fd6f 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d022      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019ba:	d01d      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80019c4:	d018      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80019ce:	d013      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 80019d8:	d00e      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80019e2:	d009      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80019ec:	d004      	beq.n	80019f8 <HAL_ADC_Init+0xe0>
 80019ee:	f240 11b7 	movw	r1, #439	; 0x1b7
 80019f2:	4874      	ldr	r0, [pc, #464]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 80019f4:	f7ff fd48 	bl	8001488 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d02a      	beq.n	8001a56 <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_ADC_Init+0xf8>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	691b      	ldr	r3, [r3, #16]
 8001a0c:	2b10      	cmp	r3, #16
 8001a0e:	d904      	bls.n	8001a1a <HAL_ADC_Init+0x102>
 8001a10:	f240 11bb 	movw	r1, #443	; 0x1bb
 8001a14:	486b      	ldr	r0, [pc, #428]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 8001a16:	f7ff fd37 	bl	8001488 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	7d1b      	ldrb	r3, [r3, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d008      	beq.n	8001a34 <HAL_ADC_Init+0x11c>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	7d1b      	ldrb	r3, [r3, #20]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d004      	beq.n	8001a34 <HAL_ADC_Init+0x11c>
 8001a2a:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8001a2e:	4865      	ldr	r0, [pc, #404]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 8001a30:	f7ff fd2a 	bl	8001488 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	7d1b      	ldrb	r3, [r3, #20]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00c      	beq.n	8001a56 <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d003      	beq.n	8001a4c <HAL_ADC_Init+0x134>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	2b08      	cmp	r3, #8
 8001a4a:	d904      	bls.n	8001a56 <HAL_ADC_Init+0x13e>
 8001a4c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8001a50:	485c      	ldr	r0, [pc, #368]	; (8001bc4 <HAL_ADC_Init+0x2ac>)
 8001a52:	f7ff fd19 	bl	8001488 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d109      	bne.n	8001a72 <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7fe fdf1 	bl	8000654 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fcc8 	bl	8002408 <ADC_ConversionStop_Disable>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f040 80a3 	bne.w	8001bd0 <HAL_ADC_Init+0x2b8>
 8001a8a:	7dfb      	ldrb	r3, [r7, #23]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f040 809f 	bne.w	8001bd0 <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a9a:	f023 0302 	bic.w	r3, r3, #2
 8001a9e:	f043 0202 	orr.w	r2, r3, #2
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001aae:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	7b1b      	ldrb	r3, [r3, #12]
 8001ab4:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ab6:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ac6:	d003      	beq.n	8001ad0 <HAL_ADC_Init+0x1b8>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d102      	bne.n	8001ad6 <HAL_ADC_Init+0x1be>
 8001ad0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ad4:	e000      	b.n	8001ad8 <HAL_ADC_Init+0x1c0>
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	7d1b      	ldrb	r3, [r3, #20]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d119      	bne.n	8001b1a <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	7b1b      	ldrb	r3, [r3, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d109      	bne.n	8001b02 <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	035a      	lsls	r2, r3, #13
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	e00b      	b.n	8001b1a <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b06:	f043 0220 	orr.w	r2, r3, #32
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b12:	f043 0201 	orr.w	r2, r3, #1
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	4b24      	ldr	r3, [pc, #144]	; (8001bc8 <HAL_ADC_Init+0x2b0>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	68b9      	ldr	r1, [r7, #8]
 8001b3e:	430b      	orrs	r3, r1
 8001b40:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b4a:	d003      	beq.n	8001b54 <HAL_ADC_Init+0x23c>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d104      	bne.n	8001b5e <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	051b      	lsls	r3, r3, #20
 8001b5c:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b64:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	68fa      	ldr	r2, [r7, #12]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	689a      	ldr	r2, [r3, #8]
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <HAL_ADC_Init+0x2b4>)
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	68ba      	ldr	r2, [r7, #8]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d10b      	bne.n	8001b9a <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8c:	f023 0303 	bic.w	r3, r3, #3
 8001b90:	f043 0201 	orr.w	r2, r3, #1
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b98:	e022      	b.n	8001be0 <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9e:	f023 0312 	bic.w	r3, r3, #18
 8001ba2:	f043 0210 	orr.w	r2, r3, #16
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bae:	f043 0201 	orr.w	r2, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bba:	e011      	b.n	8001be0 <HAL_ADC_Init+0x2c8>
 8001bbc:	40012400 	.word	0x40012400
 8001bc0:	40012800 	.word	0x40012800
 8001bc4:	08006e10 	.word	0x08006e10
 8001bc8:	ffe1f7fd 	.word	0xffe1f7fd
 8001bcc:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd4:	f043 0210 	orr.w	r2, r3, #16
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop

08001bec <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a69      	ldr	r2, [pc, #420]	; (8001da8 <HAL_ADC_Start_DMA+0x1bc>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d004      	beq.n	8001c10 <HAL_ADC_Start_DMA+0x24>
 8001c06:	f240 6114 	movw	r1, #1556	; 0x614
 8001c0a:	4868      	ldr	r0, [pc, #416]	; (8001dac <HAL_ADC_Start_DMA+0x1c0>)
 8001c0c:	f7ff fc3c 	bl	8001488 <assert_failed>
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a64      	ldr	r2, [pc, #400]	; (8001da8 <HAL_ADC_Start_DMA+0x1bc>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d004      	beq.n	8001c24 <HAL_ADC_Start_DMA+0x38>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a64      	ldr	r2, [pc, #400]	; (8001db0 <HAL_ADC_Start_DMA+0x1c4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d106      	bne.n	8001c32 <HAL_ADC_Start_DMA+0x46>
 8001c24:	4b60      	ldr	r3, [pc, #384]	; (8001da8 <HAL_ADC_Start_DMA+0x1bc>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f040 80b3 	bne.w	8001d98 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d101      	bne.n	8001c40 <HAL_ADC_Start_DMA+0x54>
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	e0ae      	b.n	8001d9e <HAL_ADC_Start_DMA+0x1b2>
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	f000 fb8b 	bl	8002364 <ADC_Enable>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c52:	7dfb      	ldrb	r3, [r7, #23]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f040 809a 	bne.w	8001d8e <HAL_ADC_Start_DMA+0x1a2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001c62:	f023 0301 	bic.w	r3, r3, #1
 8001c66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a4f      	ldr	r2, [pc, #316]	; (8001db0 <HAL_ADC_Start_DMA+0x1c4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d105      	bne.n	8001c84 <HAL_ADC_Start_DMA+0x98>
 8001c78:	4b4b      	ldr	r3, [pc, #300]	; (8001da8 <HAL_ADC_Start_DMA+0x1bc>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d115      	bne.n	8001cb0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d026      	beq.n	8001cec <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ca6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cae:	e01d      	b.n	8001cec <HAL_ADC_Start_DMA+0x100>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a39      	ldr	r2, [pc, #228]	; (8001da8 <HAL_ADC_Start_DMA+0x1bc>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d004      	beq.n	8001cd0 <HAL_ADC_Start_DMA+0xe4>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a39      	ldr	r2, [pc, #228]	; (8001db0 <HAL_ADC_Start_DMA+0x1c4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d10d      	bne.n	8001cec <HAL_ADC_Start_DMA+0x100>
 8001cd0:	4b35      	ldr	r3, [pc, #212]	; (8001da8 <HAL_ADC_Start_DMA+0x1bc>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d007      	beq.n	8001cec <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ce4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d006      	beq.n	8001d06 <HAL_ADC_Start_DMA+0x11a>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfc:	f023 0206 	bic.w	r2, r3, #6
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d04:	e002      	b.n	8001d0c <HAL_ADC_Start_DMA+0x120>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	4a26      	ldr	r2, [pc, #152]	; (8001db4 <HAL_ADC_Start_DMA+0x1c8>)
 8001d1a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	4a25      	ldr	r2, [pc, #148]	; (8001db8 <HAL_ADC_Start_DMA+0x1cc>)
 8001d22:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6a1b      	ldr	r3, [r3, #32]
 8001d28:	4a24      	ldr	r2, [pc, #144]	; (8001dbc <HAL_ADC_Start_DMA+0x1d0>)
 8001d2a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f06f 0202 	mvn.w	r2, #2
 8001d34:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d44:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6a18      	ldr	r0, [r3, #32]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	334c      	adds	r3, #76	; 0x4c
 8001d50:	4619      	mov	r1, r3
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f000 fe3d 	bl	80029d4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001d64:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d68:	d108      	bne.n	8001d7c <HAL_ADC_Start_DMA+0x190>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001d78:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001d7a:	e00f      	b.n	8001d9c <HAL_ADC_Start_DMA+0x1b0>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001d8a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001d8c:	e006      	b.n	8001d9c <HAL_ADC_Start_DMA+0x1b0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001d96:	e001      	b.n	8001d9c <HAL_ADC_Start_DMA+0x1b0>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40012400 	.word	0x40012400
 8001dac:	08006e10 	.word	0x08006e10
 8001db0:	40012800 	.word	0x40012800
 8001db4:	0800247d 	.word	0x0800247d
 8001db8:	080024f9 	.word	0x080024f9
 8001dbc:	08002515 	.word	0x08002515

08001dc0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a72      	ldr	r2, [pc, #456]	; (8001f98 <HAL_ADC_IRQHandler+0x1d8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d009      	beq.n	8001de6 <HAL_ADC_IRQHandler+0x26>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a71      	ldr	r2, [pc, #452]	; (8001f9c <HAL_ADC_IRQHandler+0x1dc>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d004      	beq.n	8001de6 <HAL_ADC_IRQHandler+0x26>
 8001ddc:	f240 61f1 	movw	r1, #1777	; 0x6f1
 8001de0:	486f      	ldr	r0, [pc, #444]	; (8001fa0 <HAL_ADC_IRQHandler+0x1e0>)
 8001de2:	f7ff fb51 	bl	8001488 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	7b1b      	ldrb	r3, [r3, #12]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d008      	beq.n	8001e00 <HAL_ADC_IRQHandler+0x40>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	7b1b      	ldrb	r3, [r3, #12]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d004      	beq.n	8001e00 <HAL_ADC_IRQHandler+0x40>
 8001df6:	f240 61f2 	movw	r1, #1778	; 0x6f2
 8001dfa:	4869      	ldr	r0, [pc, #420]	; (8001fa0 <HAL_ADC_IRQHandler+0x1e0>)
 8001dfc:	f7ff fb44 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <HAL_ADC_IRQHandler+0x50>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	2b10      	cmp	r3, #16
 8001e0e:	d904      	bls.n	8001e1a <HAL_ADC_IRQHandler+0x5a>
 8001e10:	f240 61f3 	movw	r1, #1779	; 0x6f3
 8001e14:	4862      	ldr	r0, [pc, #392]	; (8001fa0 <HAL_ADC_IRQHandler+0x1e0>)
 8001e16:	f7ff fb37 	bl	8001488 <assert_failed>
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 0320 	and.w	r3, r3, #32
 8001e24:	2b20      	cmp	r3, #32
 8001e26:	d140      	bne.n	8001eaa <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d139      	bne.n	8001eaa <HAL_ADC_IRQHandler+0xea>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3a:	f003 0310 	and.w	r3, r3, #16
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d105      	bne.n	8001e4e <HAL_ADC_IRQHandler+0x8e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e58:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e5c:	d11d      	bne.n	8001e9a <HAL_ADC_IRQHandler+0xda>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d119      	bne.n	8001e9a <HAL_ADC_IRQHandler+0xda>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 0220 	bic.w	r2, r2, #32
 8001e74:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d105      	bne.n	8001e9a <HAL_ADC_IRQHandler+0xda>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e92:	f043 0201 	orr.w	r2, r3, #1
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff fa30 	bl	8001300 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f06f 0212 	mvn.w	r2, #18
 8001ea8:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb4:	2b80      	cmp	r3, #128	; 0x80
 8001eb6:	d14f      	bne.n	8001f58 <HAL_ADC_IRQHandler+0x198>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	d148      	bne.n	8001f58 <HAL_ADC_IRQHandler+0x198>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eca:	f003 0310 	and.w	r3, r3, #16
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d105      	bne.n	8001ede <HAL_ADC_IRQHandler+0x11e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001ee8:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001eec:	d012      	beq.n	8001f14 <HAL_ADC_IRQHandler+0x154>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d125      	bne.n	8001f48 <HAL_ADC_IRQHandler+0x188>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001f06:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001f0a:	d11d      	bne.n	8001f48 <HAL_ADC_IRQHandler+0x188>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d119      	bne.n	8001f48 <HAL_ADC_IRQHandler+0x188>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f22:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f28:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d105      	bne.n	8001f48 <HAL_ADC_IRQHandler+0x188>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	f043 0201 	orr.w	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 fafd 	bl	8002548 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f06f 020c 	mvn.w	r2, #12
 8001f56:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f62:	2b40      	cmp	r3, #64	; 0x40
 8001f64:	d114      	bne.n	8001f90 <HAL_ADC_IRQHandler+0x1d0>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d10d      	bne.n	8001f90 <HAL_ADC_IRQHandler+0x1d0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f78:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f818 	bl	8001fb6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f06f 0201 	mvn.w	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40012400 	.word	0x40012400
 8001f9c:	40012800 	.word	0x40012800
 8001fa0:	08006e10 	.word	0x08006e10

08001fa4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
	...

08001fdc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a88      	ldr	r2, [pc, #544]	; (8002214 <HAL_ADC_ConfigChannel+0x238>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d009      	beq.n	800200c <HAL_ADC_ConfigChannel+0x30>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a86      	ldr	r2, [pc, #536]	; (8002218 <HAL_ADC_ConfigChannel+0x23c>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d004      	beq.n	800200c <HAL_ADC_ConfigChannel+0x30>
 8002002:	f240 71ce 	movw	r1, #1998	; 0x7ce
 8002006:	4885      	ldr	r0, [pc, #532]	; (800221c <HAL_ADC_ConfigChannel+0x240>)
 8002008:	f7ff fa3e 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d048      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d044      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b02      	cmp	r3, #2
 8002022:	d040      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b03      	cmp	r3, #3
 800202a:	d03c      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d038      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b05      	cmp	r3, #5
 800203a:	d034      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b06      	cmp	r3, #6
 8002042:	d030      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b07      	cmp	r3, #7
 800204a:	d02c      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2b08      	cmp	r3, #8
 8002052:	d028      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b09      	cmp	r3, #9
 800205a:	d024      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b0a      	cmp	r3, #10
 8002062:	d020      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b0b      	cmp	r3, #11
 800206a:	d01c      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b0c      	cmp	r3, #12
 8002072:	d018      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b0d      	cmp	r3, #13
 800207a:	d014      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b0e      	cmp	r3, #14
 8002082:	d010      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b0f      	cmp	r3, #15
 800208a:	d00c      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b10      	cmp	r3, #16
 8002092:	d008      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b11      	cmp	r3, #17
 800209a:	d004      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0xca>
 800209c:	f240 71cf 	movw	r1, #1999	; 0x7cf
 80020a0:	485e      	ldr	r0, [pc, #376]	; (800221c <HAL_ADC_ConfigChannel+0x240>)
 80020a2:	f7ff f9f1 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d040      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d03c      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b03      	cmp	r3, #3
 80020bc:	d038      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b04      	cmp	r3, #4
 80020c4:	d034      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b05      	cmp	r3, #5
 80020cc:	d030      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d02c      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b07      	cmp	r3, #7
 80020dc:	d028      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b08      	cmp	r3, #8
 80020e4:	d024      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b09      	cmp	r3, #9
 80020ec:	d020      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b0a      	cmp	r3, #10
 80020f4:	d01c      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b0b      	cmp	r3, #11
 80020fc:	d018      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b0c      	cmp	r3, #12
 8002104:	d014      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b0d      	cmp	r3, #13
 800210c:	d010      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b0e      	cmp	r3, #14
 8002114:	d00c      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b0f      	cmp	r3, #15
 800211c:	d008      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b10      	cmp	r3, #16
 8002124:	d004      	beq.n	8002130 <HAL_ADC_ConfigChannel+0x154>
 8002126:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800212a:	483c      	ldr	r0, [pc, #240]	; (800221c <HAL_ADC_ConfigChannel+0x240>)
 800212c:	f7ff f9ac 	bl	8001488 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d020      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d01c      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	2b02      	cmp	r3, #2
 8002146:	d018      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b03      	cmp	r3, #3
 800214e:	d014      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2b04      	cmp	r3, #4
 8002156:	d010      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b05      	cmp	r3, #5
 800215e:	d00c      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b06      	cmp	r3, #6
 8002166:	d008      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	2b07      	cmp	r3, #7
 800216e:	d004      	beq.n	800217a <HAL_ADC_ConfigChannel+0x19e>
 8002170:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8002174:	4829      	ldr	r0, [pc, #164]	; (800221c <HAL_ADC_ConfigChannel+0x240>)
 8002176:	f7ff f987 	bl	8001488 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002180:	2b01      	cmp	r3, #1
 8002182:	d101      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x1ac>
 8002184:	2302      	movs	r3, #2
 8002186:	e0e2      	b.n	800234e <HAL_ADC_ConfigChannel+0x372>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b06      	cmp	r3, #6
 8002196:	d81c      	bhi.n	80021d2 <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	3b05      	subs	r3, #5
 80021aa:	221f      	movs	r2, #31
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	4019      	ands	r1, r3
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	6818      	ldr	r0, [r3, #0]
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	3b05      	subs	r3, #5
 80021c4:	fa00 f203 	lsl.w	r2, r0, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	635a      	str	r2, [r3, #52]	; 0x34
 80021d0:	e042      	b.n	8002258 <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b0c      	cmp	r3, #12
 80021d8:	d822      	bhi.n	8002220 <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	3b23      	subs	r3, #35	; 0x23
 80021ec:	221f      	movs	r2, #31
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	4019      	ands	r1, r3
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	6818      	ldr	r0, [r3, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	3b23      	subs	r3, #35	; 0x23
 8002206:	fa00 f203 	lsl.w	r2, r0, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	631a      	str	r2, [r3, #48]	; 0x30
 8002212:	e021      	b.n	8002258 <HAL_ADC_ConfigChannel+0x27c>
 8002214:	40012400 	.word	0x40012400
 8002218:	40012800 	.word	0x40012800
 800221c:	08006e10 	.word	0x08006e10
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685a      	ldr	r2, [r3, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	3b41      	subs	r3, #65	; 0x41
 8002232:	221f      	movs	r2, #31
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	4019      	ands	r1, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	3b41      	subs	r3, #65	; 0x41
 800224c:	fa00 f203 	lsl.w	r2, r0, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b09      	cmp	r3, #9
 800225e:	d91c      	bls.n	800229a <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68d9      	ldr	r1, [r3, #12]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	3b1e      	subs	r3, #30
 8002272:	2207      	movs	r2, #7
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	4019      	ands	r1, r3
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	6898      	ldr	r0, [r3, #8]
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	3b1e      	subs	r3, #30
 800228c:	fa00 f203 	lsl.w	r2, r0, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	430a      	orrs	r2, r1
 8002296:	60da      	str	r2, [r3, #12]
 8002298:	e019      	b.n	80022ce <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6919      	ldr	r1, [r3, #16]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	2207      	movs	r2, #7
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	4019      	ands	r1, r3
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	6898      	ldr	r0, [r3, #8]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	4613      	mov	r3, r2
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	4413      	add	r3, r2
 80022c2:	fa00 f203 	lsl.w	r2, r0, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b10      	cmp	r3, #16
 80022d4:	d003      	beq.n	80022de <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022da:	2b11      	cmp	r3, #17
 80022dc:	d132      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <HAL_ADC_ConfigChannel+0x37c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d125      	bne.n	8002334 <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d126      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002304:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b10      	cmp	r3, #16
 800230c:	d11a      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800230e:	4b13      	ldr	r3, [pc, #76]	; (800235c <HAL_ADC_ConfigChannel+0x380>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a13      	ldr	r2, [pc, #76]	; (8002360 <HAL_ADC_ConfigChannel+0x384>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	0c9a      	lsrs	r2, r3, #18
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002324:	e002      	b.n	800232c <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	3b01      	subs	r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f9      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x34a>
 8002332:	e007      	b.n	8002344 <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002338:	f043 0220 	orr.w	r2, r3, #32
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40012400 	.word	0x40012400
 800235c:	20000008 	.word	0x20000008
 8002360:	431bde83 	.word	0x431bde83

08002364 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002370:	2300      	movs	r3, #0
 8002372:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b01      	cmp	r3, #1
 8002380:	d039      	beq.n	80023f6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f042 0201 	orr.w	r2, r2, #1
 8002390:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002392:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <ADC_Enable+0x9c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a1b      	ldr	r2, [pc, #108]	; (8002404 <ADC_Enable+0xa0>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	0c9b      	lsrs	r3, r3, #18
 800239e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023a0:	e002      	b.n	80023a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f9      	bne.n	80023a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ae:	f7ff fa87 	bl	80018c0 <HAL_GetTick>
 80023b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023b4:	e018      	b.n	80023e8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023b6:	f7ff fa83 	bl	80018c0 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d911      	bls.n	80023e8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c8:	f043 0210 	orr.w	r2, r3, #16
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e007      	b.n	80023f8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d1df      	bne.n	80023b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000008 	.word	0x20000008
 8002404:	431bde83 	.word	0x431bde83

08002408 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b01      	cmp	r3, #1
 8002420:	d127      	bne.n	8002472 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0201 	bic.w	r2, r2, #1
 8002430:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002432:	f7ff fa45 	bl	80018c0 <HAL_GetTick>
 8002436:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002438:	e014      	b.n	8002464 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800243a:	f7ff fa41 	bl	80018c0 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d90d      	bls.n	8002464 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244c:	f043 0210 	orr.w	r2, r3, #16
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002458:	f043 0201 	orr.w	r2, r3, #1
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e007      	b.n	8002474 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b01      	cmp	r3, #1
 8002470:	d0e3      	beq.n	800243a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002488:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002492:	2b00      	cmp	r3, #0
 8002494:	d127      	bne.n	80024e6 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80024ac:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80024b0:	d115      	bne.n	80024de <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d111      	bne.n	80024de <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d105      	bne.n	80024de <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d6:	f043 0201 	orr.w	r2, r3, #1
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f7fe ff0e 	bl	8001300 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80024e4:	e004      	b.n	80024f0 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	4798      	blx	r3
}
 80024f0:	bf00      	nop
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f7ff fd4c 	bl	8001fa4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800250c:	bf00      	nop
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002520:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002526:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002532:	f043 0204 	orr.w	r2, r3, #4
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	f7ff fd44 	bl	8001fc8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002540:	bf00      	nop
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
	...

0800255c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800256c:	4b0c      	ldr	r3, [pc, #48]	; (80025a0 <__NVIC_SetPriorityGrouping+0x44>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002578:	4013      	ands	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800258c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800258e:	4a04      	ldr	r2, [pc, #16]	; (80025a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	60d3      	str	r3, [r2, #12]
}
 8002594:	bf00      	nop
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	bc80      	pop	{r7}
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	e000ed00 	.word	0xe000ed00

080025a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a8:	4b04      	ldr	r3, [pc, #16]	; (80025bc <__NVIC_GetPriorityGrouping+0x18>)
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	0a1b      	lsrs	r3, r3, #8
 80025ae:	f003 0307 	and.w	r3, r3, #7
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	db0b      	blt.n	80025ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	f003 021f 	and.w	r2, r3, #31
 80025d8:	4906      	ldr	r1, [pc, #24]	; (80025f4 <__NVIC_EnableIRQ+0x34>)
 80025da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025de:	095b      	lsrs	r3, r3, #5
 80025e0:	2001      	movs	r0, #1
 80025e2:	fa00 f202 	lsl.w	r2, r0, r2
 80025e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	e000e100 	.word	0xe000e100

080025f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	6039      	str	r1, [r7, #0]
 8002602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002608:	2b00      	cmp	r3, #0
 800260a:	db0a      	blt.n	8002622 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	b2da      	uxtb	r2, r3
 8002610:	490c      	ldr	r1, [pc, #48]	; (8002644 <__NVIC_SetPriority+0x4c>)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	0112      	lsls	r2, r2, #4
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	440b      	add	r3, r1
 800261c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002620:	e00a      	b.n	8002638 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	4908      	ldr	r1, [pc, #32]	; (8002648 <__NVIC_SetPriority+0x50>)
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	f003 030f 	and.w	r3, r3, #15
 800262e:	3b04      	subs	r3, #4
 8002630:	0112      	lsls	r2, r2, #4
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	440b      	add	r3, r1
 8002636:	761a      	strb	r2, [r3, #24]
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000e100 	.word	0xe000e100
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800264c:	b480      	push	{r7}
 800264e:	b089      	sub	sp, #36	; 0x24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f1c3 0307 	rsb	r3, r3, #7
 8002666:	2b04      	cmp	r3, #4
 8002668:	bf28      	it	cs
 800266a:	2304      	movcs	r3, #4
 800266c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3304      	adds	r3, #4
 8002672:	2b06      	cmp	r3, #6
 8002674:	d902      	bls.n	800267c <NVIC_EncodePriority+0x30>
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	3b03      	subs	r3, #3
 800267a:	e000      	b.n	800267e <NVIC_EncodePriority+0x32>
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002680:	f04f 32ff 	mov.w	r2, #4294967295
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	43da      	mvns	r2, r3
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	401a      	ands	r2, r3
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002694:	f04f 31ff 	mov.w	r1, #4294967295
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	fa01 f303 	lsl.w	r3, r1, r3
 800269e:	43d9      	mvns	r1, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a4:	4313      	orrs	r3, r2
         );
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3724      	adds	r7, #36	; 0x24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c0:	d301      	bcc.n	80026c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026c2:	2301      	movs	r3, #1
 80026c4:	e00f      	b.n	80026e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c6:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <SysTick_Config+0x40>)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ce:	210f      	movs	r1, #15
 80026d0:	f04f 30ff 	mov.w	r0, #4294967295
 80026d4:	f7ff ff90 	bl	80025f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d8:	4b05      	ldr	r3, [pc, #20]	; (80026f0 <SysTick_Config+0x40>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026de:	4b04      	ldr	r3, [pc, #16]	; (80026f0 <SysTick_Config+0x40>)
 80026e0:	2207      	movs	r2, #7
 80026e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	e000e010 	.word	0xe000e010

080026f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b07      	cmp	r3, #7
 8002700:	d00f      	beq.n	8002722 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b06      	cmp	r3, #6
 8002706:	d00c      	beq.n	8002722 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b05      	cmp	r3, #5
 800270c:	d009      	beq.n	8002722 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b04      	cmp	r3, #4
 8002712:	d006      	beq.n	8002722 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b03      	cmp	r3, #3
 8002718:	d003      	beq.n	8002722 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800271a:	2192      	movs	r1, #146	; 0x92
 800271c:	4804      	ldr	r0, [pc, #16]	; (8002730 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800271e:	f7fe feb3 	bl	8001488 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ff1a 	bl	800255c <__NVIC_SetPriorityGrouping>
}
 8002728:	bf00      	nop
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	08006e48 	.word	0x08006e48

08002734 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
 8002740:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002742:	2300      	movs	r3, #0
 8002744:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b0f      	cmp	r3, #15
 800274a:	d903      	bls.n	8002754 <HAL_NVIC_SetPriority+0x20>
 800274c:	21aa      	movs	r1, #170	; 0xaa
 800274e:	480e      	ldr	r0, [pc, #56]	; (8002788 <HAL_NVIC_SetPriority+0x54>)
 8002750:	f7fe fe9a 	bl	8001488 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b0f      	cmp	r3, #15
 8002758:	d903      	bls.n	8002762 <HAL_NVIC_SetPriority+0x2e>
 800275a:	21ab      	movs	r1, #171	; 0xab
 800275c:	480a      	ldr	r0, [pc, #40]	; (8002788 <HAL_NVIC_SetPriority+0x54>)
 800275e:	f7fe fe93 	bl	8001488 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002762:	f7ff ff1f 	bl	80025a4 <__NVIC_GetPriorityGrouping>
 8002766:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	68b9      	ldr	r1, [r7, #8]
 800276c:	6978      	ldr	r0, [r7, #20]
 800276e:	f7ff ff6d 	bl	800264c <NVIC_EncodePriority>
 8002772:	4602      	mov	r2, r0
 8002774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002778:	4611      	mov	r1, r2
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff ff3c 	bl	80025f8 <__NVIC_SetPriority>
}
 8002780:	bf00      	nop
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	08006e48 	.word	0x08006e48

0800278c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	2b00      	cmp	r3, #0
 800279c:	da03      	bge.n	80027a6 <HAL_NVIC_EnableIRQ+0x1a>
 800279e:	21be      	movs	r1, #190	; 0xbe
 80027a0:	4805      	ldr	r0, [pc, #20]	; (80027b8 <HAL_NVIC_EnableIRQ+0x2c>)
 80027a2:	f7fe fe71 	bl	8001488 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ff08 	bl	80025c0 <__NVIC_EnableIRQ>
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	08006e48 	.word	0x08006e48

080027bc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff ff73 	bl	80026b0 <SysTick_Config>
 80027ca:	4603      	mov	r3, r0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e0da      	b.n	80029a0 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a6e      	ldr	r2, [pc, #440]	; (80029a8 <HAL_DMA_Init+0x1d4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d021      	beq.n	8002838 <HAL_DMA_Init+0x64>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a6c      	ldr	r2, [pc, #432]	; (80029ac <HAL_DMA_Init+0x1d8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d01c      	beq.n	8002838 <HAL_DMA_Init+0x64>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a6b      	ldr	r2, [pc, #428]	; (80029b0 <HAL_DMA_Init+0x1dc>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d017      	beq.n	8002838 <HAL_DMA_Init+0x64>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a69      	ldr	r2, [pc, #420]	; (80029b4 <HAL_DMA_Init+0x1e0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d012      	beq.n	8002838 <HAL_DMA_Init+0x64>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a68      	ldr	r2, [pc, #416]	; (80029b8 <HAL_DMA_Init+0x1e4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d00d      	beq.n	8002838 <HAL_DMA_Init+0x64>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a66      	ldr	r2, [pc, #408]	; (80029bc <HAL_DMA_Init+0x1e8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d008      	beq.n	8002838 <HAL_DMA_Init+0x64>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a65      	ldr	r2, [pc, #404]	; (80029c0 <HAL_DMA_Init+0x1ec>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d003      	beq.n	8002838 <HAL_DMA_Init+0x64>
 8002830:	219a      	movs	r1, #154	; 0x9a
 8002832:	4864      	ldr	r0, [pc, #400]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 8002834:	f7fe fe28 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00c      	beq.n	800285a <HAL_DMA_Init+0x86>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b10      	cmp	r3, #16
 8002846:	d008      	beq.n	800285a <HAL_DMA_Init+0x86>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002850:	d003      	beq.n	800285a <HAL_DMA_Init+0x86>
 8002852:	219b      	movs	r1, #155	; 0x9b
 8002854:	485b      	ldr	r0, [pc, #364]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 8002856:	f7fe fe17 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	2b40      	cmp	r3, #64	; 0x40
 8002860:	d007      	beq.n	8002872 <HAL_DMA_Init+0x9e>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_DMA_Init+0x9e>
 800286a:	219c      	movs	r1, #156	; 0x9c
 800286c:	4855      	ldr	r0, [pc, #340]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 800286e:	f7fe fe0b 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b80      	cmp	r3, #128	; 0x80
 8002878:	d007      	beq.n	800288a <HAL_DMA_Init+0xb6>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_DMA_Init+0xb6>
 8002882:	219d      	movs	r1, #157	; 0x9d
 8002884:	484f      	ldr	r0, [pc, #316]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 8002886:	f7fe fdff 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00d      	beq.n	80028ae <HAL_DMA_Init+0xda>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Init+0xda>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028a4:	d003      	beq.n	80028ae <HAL_DMA_Init+0xda>
 80028a6:	219e      	movs	r1, #158	; 0x9e
 80028a8:	4846      	ldr	r0, [pc, #280]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 80028aa:	f7fe fded 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00d      	beq.n	80028d2 <HAL_DMA_Init+0xfe>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028be:	d008      	beq.n	80028d2 <HAL_DMA_Init+0xfe>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028c8:	d003      	beq.n	80028d2 <HAL_DMA_Init+0xfe>
 80028ca:	219f      	movs	r1, #159	; 0x9f
 80028cc:	483d      	ldr	r0, [pc, #244]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 80028ce:	f7fe fddb 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_DMA_Init+0x116>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d003      	beq.n	80028ea <HAL_DMA_Init+0x116>
 80028e2:	21a0      	movs	r1, #160	; 0xa0
 80028e4:	4837      	ldr	r0, [pc, #220]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 80028e6:	f7fe fdcf 	bl	8001488 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d012      	beq.n	8002918 <HAL_DMA_Init+0x144>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028fa:	d00d      	beq.n	8002918 <HAL_DMA_Init+0x144>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002904:	d008      	beq.n	8002918 <HAL_DMA_Init+0x144>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800290e:	d003      	beq.n	8002918 <HAL_DMA_Init+0x144>
 8002910:	21a1      	movs	r1, #161	; 0xa1
 8002912:	482c      	ldr	r0, [pc, #176]	; (80029c4 <HAL_DMA_Init+0x1f0>)
 8002914:	f7fe fdb8 	bl	8001488 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	461a      	mov	r2, r3
 800291e:	4b2a      	ldr	r3, [pc, #168]	; (80029c8 <HAL_DMA_Init+0x1f4>)
 8002920:	4413      	add	r3, r2
 8002922:	4a2a      	ldr	r2, [pc, #168]	; (80029cc <HAL_DMA_Init+0x1f8>)
 8002924:	fba2 2303 	umull	r2, r3, r2, r3
 8002928:	091b      	lsrs	r3, r3, #4
 800292a:	009a      	lsls	r2, r3, #2
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a27      	ldr	r2, [pc, #156]	; (80029d0 <HAL_DMA_Init+0x1fc>)
 8002934:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2202      	movs	r2, #2
 800293a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800294c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002950:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800295a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002966:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002972:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4313      	orrs	r3, r2
 800297e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40020008 	.word	0x40020008
 80029ac:	4002001c 	.word	0x4002001c
 80029b0:	40020030 	.word	0x40020030
 80029b4:	40020044 	.word	0x40020044
 80029b8:	40020058 	.word	0x40020058
 80029bc:	4002006c 	.word	0x4002006c
 80029c0:	40020080 	.word	0x40020080
 80029c4:	08006e84 	.word	0x08006e84
 80029c8:	bffdfff8 	.word	0xbffdfff8
 80029cc:	cccccccd 	.word	0xcccccccd
 80029d0:	40020000 	.word	0x40020000

080029d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
 80029e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_DMA_Start_IT+0x20>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f2:	d304      	bcc.n	80029fe <HAL_DMA_Start_IT+0x2a>
 80029f4:	f240 116f 	movw	r1, #367	; 0x16f
 80029f8:	482c      	ldr	r0, [pc, #176]	; (8002aac <HAL_DMA_Start_IT+0xd8>)
 80029fa:	f7fe fd45 	bl	8001488 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d101      	bne.n	8002a0c <HAL_DMA_Start_IT+0x38>
 8002a08:	2302      	movs	r3, #2
 8002a0a:	e04a      	b.n	8002aa2 <HAL_DMA_Start_IT+0xce>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d13a      	bne.n	8002a94 <HAL_DMA_Start_IT+0xc0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2202      	movs	r2, #2
 8002a22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 0201 	bic.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	68b9      	ldr	r1, [r7, #8]
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f9bc 	bl	8002dc0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d008      	beq.n	8002a62 <HAL_DMA_Start_IT+0x8e>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 020e 	orr.w	r2, r2, #14
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e00f      	b.n	8002a82 <HAL_DMA_Start_IT+0xae>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0204 	bic.w	r2, r2, #4
 8002a70:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f042 020a 	orr.w	r2, r2, #10
 8002a80:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f042 0201 	orr.w	r2, r2, #1
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	e005      	b.n	8002aa0 <HAL_DMA_Start_IT+0xcc>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3718      	adds	r7, #24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	08006e84 	.word	0x08006e84

08002ab0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d005      	beq.n	8002ad2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2204      	movs	r2, #4
 8002aca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
 8002ad0:	e051      	b.n	8002b76 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f022 020e 	bic.w	r2, r2, #14
 8002ae0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0201 	bic.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a22      	ldr	r2, [pc, #136]	; (8002b80 <HAL_DMA_Abort_IT+0xd0>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d029      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xa0>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a20      	ldr	r2, [pc, #128]	; (8002b84 <HAL_DMA_Abort_IT+0xd4>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d022      	beq.n	8002b4c <HAL_DMA_Abort_IT+0x9c>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a1f      	ldr	r2, [pc, #124]	; (8002b88 <HAL_DMA_Abort_IT+0xd8>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d01a      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x96>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a1d      	ldr	r2, [pc, #116]	; (8002b8c <HAL_DMA_Abort_IT+0xdc>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d012      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x90>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a1c      	ldr	r2, [pc, #112]	; (8002b90 <HAL_DMA_Abort_IT+0xe0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d00a      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x8a>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a1a      	ldr	r2, [pc, #104]	; (8002b94 <HAL_DMA_Abort_IT+0xe4>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d102      	bne.n	8002b34 <HAL_DMA_Abort_IT+0x84>
 8002b2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b32:	e00e      	b.n	8002b52 <HAL_DMA_Abort_IT+0xa2>
 8002b34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b38:	e00b      	b.n	8002b52 <HAL_DMA_Abort_IT+0xa2>
 8002b3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b3e:	e008      	b.n	8002b52 <HAL_DMA_Abort_IT+0xa2>
 8002b40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b44:	e005      	b.n	8002b52 <HAL_DMA_Abort_IT+0xa2>
 8002b46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b4a:	e002      	b.n	8002b52 <HAL_DMA_Abort_IT+0xa2>
 8002b4c:	2310      	movs	r3, #16
 8002b4e:	e000      	b.n	8002b52 <HAL_DMA_Abort_IT+0xa2>
 8002b50:	2301      	movs	r3, #1
 8002b52:	4a11      	ldr	r2, [pc, #68]	; (8002b98 <HAL_DMA_Abort_IT+0xe8>)
 8002b54:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	4798      	blx	r3
    } 
  }
  return status;
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40020008 	.word	0x40020008
 8002b84:	4002001c 	.word	0x4002001c
 8002b88:	40020030 	.word	0x40020030
 8002b8c:	40020044 	.word	0x40020044
 8002b90:	40020058 	.word	0x40020058
 8002b94:	4002006c 	.word	0x4002006c
 8002b98:	40020000 	.word	0x40020000

08002b9c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	2204      	movs	r2, #4
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d04f      	beq.n	8002c64 <HAL_DMA_IRQHandler+0xc8>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d04a      	beq.n	8002c64 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0320 	and.w	r3, r3, #32
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d107      	bne.n	8002bec <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0204 	bic.w	r2, r2, #4
 8002bea:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a66      	ldr	r2, [pc, #408]	; (8002d8c <HAL_DMA_IRQHandler+0x1f0>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d029      	beq.n	8002c4a <HAL_DMA_IRQHandler+0xae>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a65      	ldr	r2, [pc, #404]	; (8002d90 <HAL_DMA_IRQHandler+0x1f4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d022      	beq.n	8002c46 <HAL_DMA_IRQHandler+0xaa>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a63      	ldr	r2, [pc, #396]	; (8002d94 <HAL_DMA_IRQHandler+0x1f8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d01a      	beq.n	8002c40 <HAL_DMA_IRQHandler+0xa4>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a62      	ldr	r2, [pc, #392]	; (8002d98 <HAL_DMA_IRQHandler+0x1fc>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d012      	beq.n	8002c3a <HAL_DMA_IRQHandler+0x9e>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a60      	ldr	r2, [pc, #384]	; (8002d9c <HAL_DMA_IRQHandler+0x200>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d00a      	beq.n	8002c34 <HAL_DMA_IRQHandler+0x98>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a5f      	ldr	r2, [pc, #380]	; (8002da0 <HAL_DMA_IRQHandler+0x204>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d102      	bne.n	8002c2e <HAL_DMA_IRQHandler+0x92>
 8002c28:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c2c:	e00e      	b.n	8002c4c <HAL_DMA_IRQHandler+0xb0>
 8002c2e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c32:	e00b      	b.n	8002c4c <HAL_DMA_IRQHandler+0xb0>
 8002c34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c38:	e008      	b.n	8002c4c <HAL_DMA_IRQHandler+0xb0>
 8002c3a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c3e:	e005      	b.n	8002c4c <HAL_DMA_IRQHandler+0xb0>
 8002c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c44:	e002      	b.n	8002c4c <HAL_DMA_IRQHandler+0xb0>
 8002c46:	2340      	movs	r3, #64	; 0x40
 8002c48:	e000      	b.n	8002c4c <HAL_DMA_IRQHandler+0xb0>
 8002c4a:	2304      	movs	r3, #4
 8002c4c:	4a55      	ldr	r2, [pc, #340]	; (8002da4 <HAL_DMA_IRQHandler+0x208>)
 8002c4e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 8094 	beq.w	8002d82 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002c62:	e08e      	b.n	8002d82 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	2202      	movs	r2, #2
 8002c6a:	409a      	lsls	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d056      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x186>
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d051      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0320 	and.w	r3, r3, #32
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 020a 	bic.w	r2, r2, #10
 8002c9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a38      	ldr	r2, [pc, #224]	; (8002d8c <HAL_DMA_IRQHandler+0x1f0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d029      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x166>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a37      	ldr	r2, [pc, #220]	; (8002d90 <HAL_DMA_IRQHandler+0x1f4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d022      	beq.n	8002cfe <HAL_DMA_IRQHandler+0x162>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a35      	ldr	r2, [pc, #212]	; (8002d94 <HAL_DMA_IRQHandler+0x1f8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d01a      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x15c>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a34      	ldr	r2, [pc, #208]	; (8002d98 <HAL_DMA_IRQHandler+0x1fc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d012      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x156>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a32      	ldr	r2, [pc, #200]	; (8002d9c <HAL_DMA_IRQHandler+0x200>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d00a      	beq.n	8002cec <HAL_DMA_IRQHandler+0x150>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a31      	ldr	r2, [pc, #196]	; (8002da0 <HAL_DMA_IRQHandler+0x204>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d102      	bne.n	8002ce6 <HAL_DMA_IRQHandler+0x14a>
 8002ce0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ce4:	e00e      	b.n	8002d04 <HAL_DMA_IRQHandler+0x168>
 8002ce6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cea:	e00b      	b.n	8002d04 <HAL_DMA_IRQHandler+0x168>
 8002cec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cf0:	e008      	b.n	8002d04 <HAL_DMA_IRQHandler+0x168>
 8002cf2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cf6:	e005      	b.n	8002d04 <HAL_DMA_IRQHandler+0x168>
 8002cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cfc:	e002      	b.n	8002d04 <HAL_DMA_IRQHandler+0x168>
 8002cfe:	2320      	movs	r3, #32
 8002d00:	e000      	b.n	8002d04 <HAL_DMA_IRQHandler+0x168>
 8002d02:	2302      	movs	r3, #2
 8002d04:	4a27      	ldr	r2, [pc, #156]	; (8002da4 <HAL_DMA_IRQHandler+0x208>)
 8002d06:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d034      	beq.n	8002d82 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d20:	e02f      	b.n	8002d82 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	2208      	movs	r2, #8
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d028      	beq.n	8002d84 <HAL_DMA_IRQHandler+0x1e8>
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d023      	beq.n	8002d84 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 020e 	bic.w	r2, r2, #14
 8002d4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d54:	2101      	movs	r1, #1
 8002d56:	fa01 f202 	lsl.w	r2, r1, r2
 8002d5a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2201      	movs	r2, #1
 8002d66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d004      	beq.n	8002d84 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	4798      	blx	r3
    }
  }
  return;
 8002d82:	bf00      	nop
 8002d84:	bf00      	nop
}
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40020008 	.word	0x40020008
 8002d90:	4002001c 	.word	0x4002001c
 8002d94:	40020030 	.word	0x40020030
 8002d98:	40020044 	.word	0x40020044
 8002d9c:	40020058 	.word	0x40020058
 8002da0:	4002006c 	.word	0x4002006c
 8002da4:	40020000 	.word	0x40020000

08002da8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
 8002dcc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8002ddc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b10      	cmp	r3, #16
 8002dec:	d108      	bne.n	8002e00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002dfe:	e007      	b.n	8002e10 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	60da      	str	r2, [r3, #12]
}
 8002e10:	bf00      	nop
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b08a      	sub	sp, #40	; 0x28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e26:	2300      	movs	r3, #0
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a9c      	ldr	r2, [pc, #624]	; (80030a4 <HAL_GPIO_Init+0x288>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00f      	beq.n	8002e56 <HAL_GPIO_Init+0x3a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a9b      	ldr	r2, [pc, #620]	; (80030a8 <HAL_GPIO_Init+0x28c>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d00b      	beq.n	8002e56 <HAL_GPIO_Init+0x3a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a9a      	ldr	r2, [pc, #616]	; (80030ac <HAL_GPIO_Init+0x290>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d007      	beq.n	8002e56 <HAL_GPIO_Init+0x3a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a99      	ldr	r2, [pc, #612]	; (80030b0 <HAL_GPIO_Init+0x294>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d003      	beq.n	8002e56 <HAL_GPIO_Init+0x3a>
 8002e4e:	21bd      	movs	r1, #189	; 0xbd
 8002e50:	4898      	ldr	r0, [pc, #608]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8002e52:	f7fe fb19 	bl	8001488 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d005      	beq.n	8002e6c <HAL_GPIO_Init+0x50>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	0c1b      	lsrs	r3, r3, #16
 8002e66:	041b      	lsls	r3, r3, #16
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x58>
 8002e6c:	21be      	movs	r1, #190	; 0xbe
 8002e6e:	4891      	ldr	r0, [pc, #580]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8002e70:	f7fe fb0a 	bl	8001488 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 81df 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	f000 81da 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b11      	cmp	r3, #17
 8002e8e:	f000 81d5 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	f000 81d0 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b12      	cmp	r3, #18
 8002ea2:	f000 81cb 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4a83      	ldr	r2, [pc, #524]	; (80030b8 <HAL_GPIO_Init+0x29c>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	f000 81c5 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	4a81      	ldr	r2, [pc, #516]	; (80030bc <HAL_GPIO_Init+0x2a0>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	f000 81bf 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	4a7f      	ldr	r2, [pc, #508]	; (80030c0 <HAL_GPIO_Init+0x2a4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	f000 81b9 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4a7d      	ldr	r2, [pc, #500]	; (80030c4 <HAL_GPIO_Init+0x2a8>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	f000 81b3 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	4a7b      	ldr	r2, [pc, #492]	; (80030c8 <HAL_GPIO_Init+0x2ac>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	f000 81ad 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	4a79      	ldr	r2, [pc, #484]	; (80030cc <HAL_GPIO_Init+0x2b0>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	f000 81a7 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	f000 81a2 	beq.w	800323c <HAL_GPIO_Init+0x420>
 8002ef8:	21bf      	movs	r1, #191	; 0xbf
 8002efa:	486e      	ldr	r0, [pc, #440]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8002efc:	f7fe fac4 	bl	8001488 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f00:	e19c      	b.n	800323c <HAL_GPIO_Init+0x420>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f02:	2201      	movs	r2, #1
 8002f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	69fa      	ldr	r2, [r7, #28]
 8002f12:	4013      	ands	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	f040 818b 	bne.w	8003236 <HAL_GPIO_Init+0x41a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a60      	ldr	r2, [pc, #384]	; (80030a4 <HAL_GPIO_Init+0x288>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d00f      	beq.n	8002f48 <HAL_GPIO_Init+0x12c>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a5f      	ldr	r2, [pc, #380]	; (80030a8 <HAL_GPIO_Init+0x28c>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d00b      	beq.n	8002f48 <HAL_GPIO_Init+0x12c>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a5e      	ldr	r2, [pc, #376]	; (80030ac <HAL_GPIO_Init+0x290>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d007      	beq.n	8002f48 <HAL_GPIO_Init+0x12c>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a5d      	ldr	r2, [pc, #372]	; (80030b0 <HAL_GPIO_Init+0x294>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x12c>
 8002f40:	21cd      	movs	r1, #205	; 0xcd
 8002f42:	485c      	ldr	r0, [pc, #368]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8002f44:	f7fe faa0 	bl	8001488 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b12      	cmp	r3, #18
 8002f4e:	d065      	beq.n	800301c <HAL_GPIO_Init+0x200>
 8002f50:	2b12      	cmp	r3, #18
 8002f52:	d80e      	bhi.n	8002f72 <HAL_GPIO_Init+0x156>
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d04c      	beq.n	8002ff2 <HAL_GPIO_Init+0x1d6>
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d804      	bhi.n	8002f66 <HAL_GPIO_Init+0x14a>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d072      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d01d      	beq.n	8002fa0 <HAL_GPIO_Init+0x184>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f64:	e099      	b.n	800309a <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	f000 8094 	beq.w	8003094 <HAL_GPIO_Init+0x278>
 8002f6c:	2b11      	cmp	r3, #17
 8002f6e:	d02b      	beq.n	8002fc8 <HAL_GPIO_Init+0x1ac>
          break;
 8002f70:	e093      	b.n	800309a <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 8002f72:	4a52      	ldr	r2, [pc, #328]	; (80030bc <HAL_GPIO_Init+0x2a0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d066      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
 8002f78:	4a50      	ldr	r2, [pc, #320]	; (80030bc <HAL_GPIO_Init+0x2a0>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d806      	bhi.n	8002f8c <HAL_GPIO_Init+0x170>
 8002f7e:	4a4e      	ldr	r2, [pc, #312]	; (80030b8 <HAL_GPIO_Init+0x29c>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d060      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
 8002f84:	4a4f      	ldr	r2, [pc, #316]	; (80030c4 <HAL_GPIO_Init+0x2a8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d05d      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
          break;
 8002f8a:	e086      	b.n	800309a <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 8002f8c:	4a4c      	ldr	r2, [pc, #304]	; (80030c0 <HAL_GPIO_Init+0x2a4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d059      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
 8002f92:	4a4e      	ldr	r2, [pc, #312]	; (80030cc <HAL_GPIO_Init+0x2b0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d056      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
 8002f98:	4a4b      	ldr	r2, [pc, #300]	; (80030c8 <HAL_GPIO_Init+0x2ac>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d053      	beq.n	8003046 <HAL_GPIO_Init+0x22a>
          break;
 8002f9e:	e07c      	b.n	800309a <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d00b      	beq.n	8002fc0 <HAL_GPIO_Init+0x1a4>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d007      	beq.n	8002fc0 <HAL_GPIO_Init+0x1a4>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	2b03      	cmp	r3, #3
 8002fb6:	d003      	beq.n	8002fc0 <HAL_GPIO_Init+0x1a4>
 8002fb8:	21d5      	movs	r1, #213	; 0xd5
 8002fba:	483e      	ldr	r0, [pc, #248]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8002fbc:	f7fe fa64 	bl	8001488 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	623b      	str	r3, [r7, #32]
          break;
 8002fc6:	e068      	b.n	800309a <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d00b      	beq.n	8002fe8 <HAL_GPIO_Init+0x1cc>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d007      	beq.n	8002fe8 <HAL_GPIO_Init+0x1cc>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	2b03      	cmp	r3, #3
 8002fde:	d003      	beq.n	8002fe8 <HAL_GPIO_Init+0x1cc>
 8002fe0:	21dc      	movs	r1, #220	; 0xdc
 8002fe2:	4834      	ldr	r0, [pc, #208]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8002fe4:	f7fe fa50 	bl	8001488 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	3304      	adds	r3, #4
 8002fee:	623b      	str	r3, [r7, #32]
          break;
 8002ff0:	e053      	b.n	800309a <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d00b      	beq.n	8003012 <HAL_GPIO_Init+0x1f6>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d007      	beq.n	8003012 <HAL_GPIO_Init+0x1f6>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2b03      	cmp	r3, #3
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_Init+0x1f6>
 800300a:	21e3      	movs	r1, #227	; 0xe3
 800300c:	4829      	ldr	r0, [pc, #164]	; (80030b4 <HAL_GPIO_Init+0x298>)
 800300e:	f7fe fa3b 	bl	8001488 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	3308      	adds	r3, #8
 8003018:	623b      	str	r3, [r7, #32]
          break;
 800301a:	e03e      	b.n	800309a <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	2b02      	cmp	r3, #2
 8003022:	d00b      	beq.n	800303c <HAL_GPIO_Init+0x220>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d007      	beq.n	800303c <HAL_GPIO_Init+0x220>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	2b03      	cmp	r3, #3
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x220>
 8003034:	21ea      	movs	r1, #234	; 0xea
 8003036:	481f      	ldr	r0, [pc, #124]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8003038:	f7fe fa26 	bl	8001488 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	330c      	adds	r3, #12
 8003042:	623b      	str	r3, [r7, #32]
          break;
 8003044:	e029      	b.n	800309a <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00b      	beq.n	8003066 <HAL_GPIO_Init+0x24a>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d007      	beq.n	8003066 <HAL_GPIO_Init+0x24a>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d003      	beq.n	8003066 <HAL_GPIO_Init+0x24a>
 800305e:	21f7      	movs	r1, #247	; 0xf7
 8003060:	4814      	ldr	r0, [pc, #80]	; (80030b4 <HAL_GPIO_Init+0x298>)
 8003062:	f7fe fa11 	bl	8001488 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d102      	bne.n	8003074 <HAL_GPIO_Init+0x258>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800306e:	2304      	movs	r3, #4
 8003070:	623b      	str	r3, [r7, #32]
          break;
 8003072:	e012      	b.n	800309a <HAL_GPIO_Init+0x27e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d105      	bne.n	8003088 <HAL_GPIO_Init+0x26c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800307c:	2308      	movs	r3, #8
 800307e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69fa      	ldr	r2, [r7, #28]
 8003084:	611a      	str	r2, [r3, #16]
          break;
 8003086:	e008      	b.n	800309a <HAL_GPIO_Init+0x27e>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003088:	2308      	movs	r3, #8
 800308a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69fa      	ldr	r2, [r7, #28]
 8003090:	615a      	str	r2, [r3, #20]
          break;
 8003092:	e002      	b.n	800309a <HAL_GPIO_Init+0x27e>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003094:	2300      	movs	r3, #0
 8003096:	623b      	str	r3, [r7, #32]
          break;
 8003098:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	2bff      	cmp	r3, #255	; 0xff
 800309e:	d817      	bhi.n	80030d0 <HAL_GPIO_Init+0x2b4>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	e017      	b.n	80030d4 <HAL_GPIO_Init+0x2b8>
 80030a4:	40010800 	.word	0x40010800
 80030a8:	40010c00 	.word	0x40010c00
 80030ac:	40011000 	.word	0x40011000
 80030b0:	40011400 	.word	0x40011400
 80030b4:	08006ebc 	.word	0x08006ebc
 80030b8:	10110000 	.word	0x10110000
 80030bc:	10210000 	.word	0x10210000
 80030c0:	10310000 	.word	0x10310000
 80030c4:	10120000 	.word	0x10120000
 80030c8:	10220000 	.word	0x10220000
 80030cc:	10320000 	.word	0x10320000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3304      	adds	r3, #4
 80030d4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	2bff      	cmp	r3, #255	; 0xff
 80030da:	d802      	bhi.n	80030e2 <HAL_GPIO_Init+0x2c6>
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	e002      	b.n	80030e8 <HAL_GPIO_Init+0x2cc>
 80030e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e4:	3b08      	subs	r3, #8
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	210f      	movs	r1, #15
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	fa01 f303 	lsl.w	r3, r1, r3
 80030f6:	43db      	mvns	r3, r3
 80030f8:	401a      	ands	r2, r3
 80030fa:	6a39      	ldr	r1, [r7, #32]
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003102:	431a      	orrs	r2, r3
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 8090 	beq.w	8003236 <HAL_GPIO_Init+0x41a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003116:	4b4f      	ldr	r3, [pc, #316]	; (8003254 <HAL_GPIO_Init+0x438>)
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	4a4e      	ldr	r2, [pc, #312]	; (8003254 <HAL_GPIO_Init+0x438>)
 800311c:	f043 0301 	orr.w	r3, r3, #1
 8003120:	6193      	str	r3, [r2, #24]
 8003122:	4b4c      	ldr	r3, [pc, #304]	; (8003254 <HAL_GPIO_Init+0x438>)
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800312e:	4a4a      	ldr	r2, [pc, #296]	; (8003258 <HAL_GPIO_Init+0x43c>)
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	3302      	adds	r3, #2
 8003136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800313a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	220f      	movs	r2, #15
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43db      	mvns	r3, r3
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	4013      	ands	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a41      	ldr	r2, [pc, #260]	; (800325c <HAL_GPIO_Init+0x440>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00d      	beq.n	8003176 <HAL_GPIO_Init+0x35a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a40      	ldr	r2, [pc, #256]	; (8003260 <HAL_GPIO_Init+0x444>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <HAL_GPIO_Init+0x356>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a3f      	ldr	r2, [pc, #252]	; (8003264 <HAL_GPIO_Init+0x448>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d101      	bne.n	800316e <HAL_GPIO_Init+0x352>
 800316a:	2302      	movs	r3, #2
 800316c:	e004      	b.n	8003178 <HAL_GPIO_Init+0x35c>
 800316e:	2303      	movs	r3, #3
 8003170:	e002      	b.n	8003178 <HAL_GPIO_Init+0x35c>
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <HAL_GPIO_Init+0x35c>
 8003176:	2300      	movs	r3, #0
 8003178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800317a:	f002 0203 	and.w	r2, r2, #3
 800317e:	0092      	lsls	r2, r2, #2
 8003180:	4093      	lsls	r3, r2
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4313      	orrs	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003188:	4933      	ldr	r1, [pc, #204]	; (8003258 <HAL_GPIO_Init+0x43c>)
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	089b      	lsrs	r3, r3, #2
 800318e:	3302      	adds	r3, #2
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d006      	beq.n	80031b0 <HAL_GPIO_Init+0x394>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031a2:	4b31      	ldr	r3, [pc, #196]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	4930      	ldr	r1, [pc, #192]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]
 80031ae:	e006      	b.n	80031be <HAL_GPIO_Init+0x3a2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80031b0:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	43db      	mvns	r3, r3
 80031b8:	492b      	ldr	r1, [pc, #172]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d006      	beq.n	80031d8 <HAL_GPIO_Init+0x3bc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031ca:	4b27      	ldr	r3, [pc, #156]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	4926      	ldr	r1, [pc, #152]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	604b      	str	r3, [r1, #4]
 80031d6:	e006      	b.n	80031e6 <HAL_GPIO_Init+0x3ca>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031d8:	4b23      	ldr	r3, [pc, #140]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	43db      	mvns	r3, r3
 80031e0:	4921      	ldr	r1, [pc, #132]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031e2:	4013      	ands	r3, r2
 80031e4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d006      	beq.n	8003200 <HAL_GPIO_Init+0x3e4>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031f2:	4b1d      	ldr	r3, [pc, #116]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	491c      	ldr	r1, [pc, #112]	; (8003268 <HAL_GPIO_Init+0x44c>)
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
 80031fe:	e006      	b.n	800320e <HAL_GPIO_Init+0x3f2>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003200:	4b19      	ldr	r3, [pc, #100]	; (8003268 <HAL_GPIO_Init+0x44c>)
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	43db      	mvns	r3, r3
 8003208:	4917      	ldr	r1, [pc, #92]	; (8003268 <HAL_GPIO_Init+0x44c>)
 800320a:	4013      	ands	r3, r2
 800320c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d006      	beq.n	8003228 <HAL_GPIO_Init+0x40c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800321a:	4b13      	ldr	r3, [pc, #76]	; (8003268 <HAL_GPIO_Init+0x44c>)
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	4912      	ldr	r1, [pc, #72]	; (8003268 <HAL_GPIO_Init+0x44c>)
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	4313      	orrs	r3, r2
 8003224:	60cb      	str	r3, [r1, #12]
 8003226:	e006      	b.n	8003236 <HAL_GPIO_Init+0x41a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003228:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <HAL_GPIO_Init+0x44c>)
 800322a:	68da      	ldr	r2, [r3, #12]
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	43db      	mvns	r3, r3
 8003230:	490d      	ldr	r1, [pc, #52]	; (8003268 <HAL_GPIO_Init+0x44c>)
 8003232:	4013      	ands	r3, r2
 8003234:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003238:	3301      	adds	r3, #1
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003242:	fa22 f303 	lsr.w	r3, r2, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	f47f ae5b 	bne.w	8002f02 <HAL_GPIO_Init+0xe6>
  }
}
 800324c:	bf00      	nop
 800324e:	3728      	adds	r7, #40	; 0x28
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	40021000 	.word	0x40021000
 8003258:	40010000 	.word	0x40010000
 800325c:	40010800 	.word	0x40010800
 8003260:	40010c00 	.word	0x40010c00
 8003264:	40011000 	.word	0x40011000
 8003268:	40010400 	.word	0x40010400

0800326c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	460b      	mov	r3, r1
 8003276:	807b      	strh	r3, [r7, #2]
 8003278:	4613      	mov	r3, r2
 800327a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800327c:	887b      	ldrh	r3, [r7, #2]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d004      	beq.n	800328c <HAL_GPIO_WritePin+0x20>
 8003282:	887b      	ldrh	r3, [r7, #2]
 8003284:	0c1b      	lsrs	r3, r3, #16
 8003286:	041b      	lsls	r3, r3, #16
 8003288:	2b00      	cmp	r3, #0
 800328a:	d004      	beq.n	8003296 <HAL_GPIO_WritePin+0x2a>
 800328c:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8003290:	480e      	ldr	r0, [pc, #56]	; (80032cc <HAL_GPIO_WritePin+0x60>)
 8003292:	f7fe f8f9 	bl	8001488 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003296:	787b      	ldrb	r3, [r7, #1]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d007      	beq.n	80032ac <HAL_GPIO_WritePin+0x40>
 800329c:	787b      	ldrb	r3, [r7, #1]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d004      	beq.n	80032ac <HAL_GPIO_WritePin+0x40>
 80032a2:	f240 11d5 	movw	r1, #469	; 0x1d5
 80032a6:	4809      	ldr	r0, [pc, #36]	; (80032cc <HAL_GPIO_WritePin+0x60>)
 80032a8:	f7fe f8ee 	bl	8001488 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80032ac:	787b      	ldrb	r3, [r7, #1]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b2:	887a      	ldrh	r2, [r7, #2]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032b8:	e003      	b.n	80032c2 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032ba:	887b      	ldrh	r3, [r7, #2]
 80032bc:	041a      	lsls	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	611a      	str	r2, [r3, #16]
}
 80032c2:	bf00      	nop
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	08006ebc 	.word	0x08006ebc

080032d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80032dc:	887b      	ldrh	r3, [r7, #2]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d004      	beq.n	80032ec <HAL_GPIO_TogglePin+0x1c>
 80032e2:	887b      	ldrh	r3, [r7, #2]
 80032e4:	0c1b      	lsrs	r3, r3, #16
 80032e6:	041b      	lsls	r3, r3, #16
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d004      	beq.n	80032f6 <HAL_GPIO_TogglePin+0x26>
 80032ec:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
 80032f0:	4809      	ldr	r0, [pc, #36]	; (8003318 <HAL_GPIO_TogglePin+0x48>)
 80032f2:	f7fe f8c9 	bl	8001488 <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	887b      	ldrh	r3, [r7, #2]
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_GPIO_TogglePin+0x3a>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003302:	887a      	ldrh	r2, [r7, #2]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003308:	e002      	b.n	8003310 <HAL_GPIO_TogglePin+0x40>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	611a      	str	r2, [r3, #16]
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	08006ebc 	.word	0x08006ebc

0800331c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e193      	b.n	8003656 <HAL_I2C_Init+0x33a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a95      	ldr	r2, [pc, #596]	; (8003588 <HAL_I2C_Init+0x26c>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d004      	beq.n	8003342 <HAL_I2C_Init+0x26>
 8003338:	f240 11cd 	movw	r1, #461	; 0x1cd
 800333c:	4893      	ldr	r0, [pc, #588]	; (800358c <HAL_I2C_Init+0x270>)
 800333e:	f7fe f8a3 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d004      	beq.n	8003354 <HAL_I2C_Init+0x38>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	4a90      	ldr	r2, [pc, #576]	; (8003590 <HAL_I2C_Init+0x274>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d904      	bls.n	800335e <HAL_I2C_Init+0x42>
 8003354:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 8003358:	488c      	ldr	r0, [pc, #560]	; (800358c <HAL_I2C_Init+0x270>)
 800335a:	f7fe f895 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d009      	beq.n	800337a <HAL_I2C_Init+0x5e>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800336e:	d004      	beq.n	800337a <HAL_I2C_Init+0x5e>
 8003370:	f240 11cf 	movw	r1, #463	; 0x1cf
 8003374:	4885      	ldr	r0, [pc, #532]	; (800358c <HAL_I2C_Init+0x270>)
 8003376:	f7fe f887 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003382:	f023 0303 	bic.w	r3, r3, #3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d004      	beq.n	8003394 <HAL_I2C_Init+0x78>
 800338a:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 800338e:	487f      	ldr	r0, [pc, #508]	; (800358c <HAL_I2C_Init+0x270>)
 8003390:	f7fe f87a 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800339c:	d009      	beq.n	80033b2 <HAL_I2C_Init+0x96>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80033a6:	d004      	beq.n	80033b2 <HAL_I2C_Init+0x96>
 80033a8:	f240 11d1 	movw	r1, #465	; 0x1d1
 80033ac:	4877      	ldr	r0, [pc, #476]	; (800358c <HAL_I2C_Init+0x270>)
 80033ae:	f7fe f86b 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d008      	beq.n	80033cc <HAL_I2C_Init+0xb0>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d004      	beq.n	80033cc <HAL_I2C_Init+0xb0>
 80033c2:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 80033c6:	4871      	ldr	r0, [pc, #452]	; (800358c <HAL_I2C_Init+0x270>)
 80033c8:	f7fe f85e 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d004      	beq.n	80033e2 <HAL_I2C_Init+0xc6>
 80033d8:	f240 11d3 	movw	r1, #467	; 0x1d3
 80033dc:	486b      	ldr	r0, [pc, #428]	; (800358c <HAL_I2C_Init+0x270>)
 80033de:	f7fe f853 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d008      	beq.n	80033fc <HAL_I2C_Init+0xe0>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	2b40      	cmp	r3, #64	; 0x40
 80033f0:	d004      	beq.n	80033fc <HAL_I2C_Init+0xe0>
 80033f2:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 80033f6:	4865      	ldr	r0, [pc, #404]	; (800358c <HAL_I2C_Init+0x270>)
 80033f8:	f7fe f846 	bl	8001488 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <HAL_I2C_Init+0xfa>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	2b80      	cmp	r3, #128	; 0x80
 800340a:	d004      	beq.n	8003416 <HAL_I2C_Init+0xfa>
 800340c:	f240 11d5 	movw	r1, #469	; 0x1d5
 8003410:	485e      	ldr	r0, [pc, #376]	; (800358c <HAL_I2C_Init+0x270>)
 8003412:	f7fe f839 	bl	8001488 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d106      	bne.n	8003430 <HAL_I2C_Init+0x114>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7fd fe1c 	bl	8001068 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2224      	movs	r2, #36	; 0x24
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0201 	bic.w	r2, r2, #1
 8003446:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003448:	f002 fa56 	bl	80058f8 <HAL_RCC_GetPCLK1Freq>
 800344c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	4a50      	ldr	r2, [pc, #320]	; (8003594 <HAL_I2C_Init+0x278>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d807      	bhi.n	8003468 <HAL_I2C_Init+0x14c>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4a4f      	ldr	r2, [pc, #316]	; (8003598 <HAL_I2C_Init+0x27c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	bf94      	ite	ls
 8003460:	2301      	movls	r3, #1
 8003462:	2300      	movhi	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	e006      	b.n	8003476 <HAL_I2C_Init+0x15a>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	4a4c      	ldr	r2, [pc, #304]	; (800359c <HAL_I2C_Init+0x280>)
 800346c:	4293      	cmp	r3, r2
 800346e:	bf94      	ite	ls
 8003470:	2301      	movls	r3, #1
 8003472:	2300      	movhi	r3, #0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_I2C_Init+0x162>
  {
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e0eb      	b.n	8003656 <HAL_I2C_Init+0x33a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4a47      	ldr	r2, [pc, #284]	; (80035a0 <HAL_I2C_Init+0x284>)
 8003482:	fba2 2303 	umull	r2, r3, r2, r3
 8003486:	0c9b      	lsrs	r3, r3, #18
 8003488:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	430a      	orrs	r2, r1
 800349c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4a39      	ldr	r2, [pc, #228]	; (8003594 <HAL_I2C_Init+0x278>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d802      	bhi.n	80034b8 <HAL_I2C_Init+0x19c>
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	3301      	adds	r3, #1
 80034b6:	e009      	b.n	80034cc <HAL_I2C_Init+0x1b0>
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	4a38      	ldr	r2, [pc, #224]	; (80035a4 <HAL_I2C_Init+0x288>)
 80034c4:	fba2 2303 	umull	r2, r3, r2, r3
 80034c8:	099b      	lsrs	r3, r3, #6
 80034ca:	3301      	adds	r3, #1
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	430b      	orrs	r3, r1
 80034d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	492b      	ldr	r1, [pc, #172]	; (8003594 <HAL_I2C_Init+0x278>)
 80034e8:	428b      	cmp	r3, r1
 80034ea:	d80d      	bhi.n	8003508 <HAL_I2C_Init+0x1ec>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	1e59      	subs	r1, r3, #1
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80034fa:	3301      	adds	r3, #1
 80034fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003500:	2b04      	cmp	r3, #4
 8003502:	bf38      	it	cc
 8003504:	2304      	movcc	r3, #4
 8003506:	e05f      	b.n	80035c8 <HAL_I2C_Init+0x2ac>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d111      	bne.n	8003534 <HAL_I2C_Init+0x218>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	1e58      	subs	r0, r3, #1
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6859      	ldr	r1, [r3, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	440b      	add	r3, r1
 800351e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003522:	3301      	adds	r3, #1
 8003524:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003528:	2b00      	cmp	r3, #0
 800352a:	bf0c      	ite	eq
 800352c:	2301      	moveq	r3, #1
 800352e:	2300      	movne	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	e012      	b.n	800355a <HAL_I2C_Init+0x23e>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1e58      	subs	r0, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6859      	ldr	r1, [r3, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	0099      	lsls	r1, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	fbb0 f3f3 	udiv	r3, r0, r3
 800354a:	3301      	adds	r3, #1
 800354c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_I2C_Init+0x246>
 800355e:	2301      	movs	r3, #1
 8003560:	e032      	b.n	80035c8 <HAL_I2C_Init+0x2ac>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d11e      	bne.n	80035a8 <HAL_I2C_Init+0x28c>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	1e58      	subs	r0, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	460b      	mov	r3, r1
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	440b      	add	r3, r1
 8003578:	fbb0 f3f3 	udiv	r3, r0, r3
 800357c:	3301      	adds	r3, #1
 800357e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003582:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003586:	e01f      	b.n	80035c8 <HAL_I2C_Init+0x2ac>
 8003588:	40005400 	.word	0x40005400
 800358c:	08006ef8 	.word	0x08006ef8
 8003590:	00061a80 	.word	0x00061a80
 8003594:	000186a0 	.word	0x000186a0
 8003598:	001e847f 	.word	0x001e847f
 800359c:	003d08ff 	.word	0x003d08ff
 80035a0:	431bde83 	.word	0x431bde83
 80035a4:	10624dd3 	.word	0x10624dd3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1e58      	subs	r0, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6859      	ldr	r1, [r3, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	0099      	lsls	r1, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80035be:	3301      	adds	r3, #1
 80035c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	6809      	ldr	r1, [r1, #0]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69da      	ldr	r2, [r3, #28]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6911      	ldr	r1, [r2, #16]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	68d2      	ldr	r2, [r2, #12]
 8003602:	4311      	orrs	r1, r2
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	430b      	orrs	r3, r1
 800360a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695a      	ldr	r2, [r3, #20]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop

08003660 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b088      	sub	sp, #32
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003678:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003680:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003688:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800368a:	7bfb      	ldrb	r3, [r7, #15]
 800368c:	2b10      	cmp	r3, #16
 800368e:	d003      	beq.n	8003698 <HAL_I2C_EV_IRQHandler+0x38>
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	f040 80b6 	bne.w	8003804 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10d      	bne.n	80036ce <HAL_I2C_EV_IRQHandler+0x6e>
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80036b8:	d003      	beq.n	80036c2 <HAL_I2C_EV_IRQHandler+0x62>
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80036c0:	d101      	bne.n	80036c6 <HAL_I2C_EV_IRQHandler+0x66>
 80036c2:	2301      	movs	r3, #1
 80036c4:	e000      	b.n	80036c8 <HAL_I2C_EV_IRQHandler+0x68>
 80036c6:	2300      	movs	r3, #0
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	f000 8127 	beq.w	800391c <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00c      	beq.n	80036f2 <HAL_I2C_EV_IRQHandler+0x92>
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	0a5b      	lsrs	r3, r3, #9
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d006      	beq.n	80036f2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f001 fb74 	bl	8004dd2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 fd03 	bl	80040f6 <I2C_Master_SB>
 80036f0:	e087      	b.n	8003802 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	08db      	lsrs	r3, r3, #3
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d009      	beq.n	8003712 <HAL_I2C_EV_IRQHandler+0xb2>
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	0a5b      	lsrs	r3, r3, #9
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 fd78 	bl	8004200 <I2C_Master_ADD10>
 8003710:	e077      	b.n	8003802 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	085b      	lsrs	r3, r3, #1
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d009      	beq.n	8003732 <HAL_I2C_EV_IRQHandler+0xd2>
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	0a5b      	lsrs	r3, r3, #9
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 fd91 	bl	8004252 <I2C_Master_ADDR>
 8003730:	e067      	b.n	8003802 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	089b      	lsrs	r3, r3, #2
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d030      	beq.n	80037a0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003748:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800374c:	f000 80e8 	beq.w	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	09db      	lsrs	r3, r3, #7
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00f      	beq.n	800377c <HAL_I2C_EV_IRQHandler+0x11c>
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	0a9b      	lsrs	r3, r3, #10
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	2b00      	cmp	r3, #0
 8003766:	d009      	beq.n	800377c <HAL_I2C_EV_IRQHandler+0x11c>
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	089b      	lsrs	r3, r3, #2
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b00      	cmp	r3, #0
 8003772:	d103      	bne.n	800377c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 f9e4 	bl	8003b42 <I2C_MasterTransmit_TXE>
 800377a:	e042      	b.n	8003802 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	089b      	lsrs	r3, r3, #2
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b00      	cmp	r3, #0
 8003786:	f000 80cb 	beq.w	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	0a5b      	lsrs	r3, r3, #9
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 80c4 	beq.w	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 faca 	bl	8003d32 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800379e:	e0bf      	b.n	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037ae:	f000 80b7 	beq.w	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	099b      	lsrs	r3, r3, #6
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00f      	beq.n	80037de <HAL_I2C_EV_IRQHandler+0x17e>
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	0a9b      	lsrs	r3, r3, #10
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d009      	beq.n	80037de <HAL_I2C_EV_IRQHandler+0x17e>
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	089b      	lsrs	r3, r3, #2
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d103      	bne.n	80037de <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 fb21 	bl	8003e1e <I2C_MasterReceive_RXNE>
 80037dc:	e011      	b.n	8003802 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	089b      	lsrs	r3, r3, #2
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 809a 	beq.w	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	0a5b      	lsrs	r3, r3, #9
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f000 8093 	beq.w	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 fb91 	bl	8003f22 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003800:	e08e      	b.n	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003802:	e08d      	b.n	8003920 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	2b00      	cmp	r3, #0
 800380a:	d004      	beq.n	8003816 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	61fb      	str	r3, [r7, #28]
 8003814:	e007      	b.n	8003826 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	085b      	lsrs	r3, r3, #1
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d012      	beq.n	8003858 <HAL_I2C_EV_IRQHandler+0x1f8>
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	0a5b      	lsrs	r3, r3, #9
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00c      	beq.n	8003858 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800384e:	69b9      	ldr	r1, [r7, #24]
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 ff55 	bl	8004700 <I2C_Slave_ADDR>
 8003856:	e066      	b.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	091b      	lsrs	r3, r3, #4
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d009      	beq.n	8003878 <HAL_I2C_EV_IRQHandler+0x218>
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	0a5b      	lsrs	r3, r3, #9
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 ff89 	bl	8004788 <I2C_Slave_STOPF>
 8003876:	e056      	b.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003878:	7bbb      	ldrb	r3, [r7, #14]
 800387a:	2b21      	cmp	r3, #33	; 0x21
 800387c:	d002      	beq.n	8003884 <HAL_I2C_EV_IRQHandler+0x224>
 800387e:	7bbb      	ldrb	r3, [r7, #14]
 8003880:	2b29      	cmp	r3, #41	; 0x29
 8003882:	d125      	bne.n	80038d0 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	09db      	lsrs	r3, r3, #7
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00f      	beq.n	80038b0 <HAL_I2C_EV_IRQHandler+0x250>
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	0a9b      	lsrs	r3, r3, #10
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d009      	beq.n	80038b0 <HAL_I2C_EV_IRQHandler+0x250>
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d103      	bne.n	80038b0 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 fe6d 	bl	8004588 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038ae:	e039      	b.n	8003924 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	089b      	lsrs	r3, r3, #2
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d033      	beq.n	8003924 <HAL_I2C_EV_IRQHandler+0x2c4>
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	0a5b      	lsrs	r3, r3, #9
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d02d      	beq.n	8003924 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 fe9a 	bl	8004602 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038ce:	e029      	b.n	8003924 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	099b      	lsrs	r3, r3, #6
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00f      	beq.n	80038fc <HAL_I2C_EV_IRQHandler+0x29c>
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	0a9b      	lsrs	r3, r3, #10
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d009      	beq.n	80038fc <HAL_I2C_EV_IRQHandler+0x29c>
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	089b      	lsrs	r3, r3, #2
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d103      	bne.n	80038fc <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fea4 	bl	8004642 <I2C_SlaveReceive_RXNE>
 80038fa:	e014      	b.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	089b      	lsrs	r3, r3, #2
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00e      	beq.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	0a5b      	lsrs	r3, r3, #9
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b00      	cmp	r3, #0
 8003912:	d008      	beq.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 fed2 	bl	80046be <I2C_SlaveReceive_BTF>
 800391a:	e004      	b.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 800391c:	bf00      	nop
 800391e:	e002      	b.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003920:	bf00      	nop
 8003922:	e000      	b.n	8003926 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003924:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003926:	3720      	adds	r7, #32
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b08a      	sub	sp, #40	; 0x28
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003944:	2300      	movs	r3, #0
 8003946:	627b      	str	r3, [r7, #36]	; 0x24

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	0a1b      	lsrs	r3, r3, #8
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	d016      	beq.n	8003982 <HAL_I2C_ER_IRQHandler+0x56>
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	0a1b      	lsrs	r3, r3, #8
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d010      	beq.n	8003982 <HAL_I2C_ER_IRQHandler+0x56>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003970:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003980:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	0a5b      	lsrs	r3, r3, #9
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00e      	beq.n	80039ac <HAL_I2C_ER_IRQHandler+0x80>
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	0a1b      	lsrs	r3, r3, #8
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d008      	beq.n	80039ac <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	f043 0302 	orr.w	r3, r3, #2
 80039a0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80039aa:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	0a9b      	lsrs	r3, r3, #10
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d041      	beq.n	8003a3c <HAL_I2C_ER_IRQHandler+0x110>
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	0a1b      	lsrs	r3, r3, #8
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d03b      	beq.n	8003a3c <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039ca:	76fb      	strb	r3, [r7, #27]
    tmp2 = hi2c->XferCount;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039da:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80039e2:	7efb      	ldrb	r3, [r7, #27]
 80039e4:	2b20      	cmp	r3, #32
 80039e6:	d112      	bne.n	8003a0e <HAL_I2C_ER_IRQHandler+0xe2>
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10f      	bne.n	8003a0e <HAL_I2C_ER_IRQHandler+0xe2>
 80039ee:	7cfb      	ldrb	r3, [r7, #19]
 80039f0:	2b21      	cmp	r3, #33	; 0x21
 80039f2:	d008      	beq.n	8003a06 <HAL_I2C_ER_IRQHandler+0xda>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80039f4:	7cfb      	ldrb	r3, [r7, #19]
 80039f6:	2b29      	cmp	r3, #41	; 0x29
 80039f8:	d005      	beq.n	8003a06 <HAL_I2C_ER_IRQHandler+0xda>
 80039fa:	7cfb      	ldrb	r3, [r7, #19]
 80039fc:	2b28      	cmp	r3, #40	; 0x28
 80039fe:	d106      	bne.n	8003a0e <HAL_I2C_ER_IRQHandler+0xe2>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2b21      	cmp	r3, #33	; 0x21
 8003a04:	d103      	bne.n	8003a0e <HAL_I2C_ER_IRQHandler+0xe2>
    {
      I2C_Slave_AF(hi2c);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 ffee 	bl	80049e8 <I2C_Slave_AF>
 8003a0c:	e016      	b.n	8003a3c <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a16:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1a:	f043 0304 	orr.w	r3, r3, #4
 8003a1e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b10      	cmp	r3, #16
 8003a2a:	d107      	bne.n	8003a3c <HAL_I2C_ER_IRQHandler+0x110>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a3a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	0adb      	lsrs	r3, r3, #11
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00e      	beq.n	8003a66 <HAL_I2C_ER_IRQHandler+0x13a>
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	0a1b      	lsrs	r3, r3, #8
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d008      	beq.n	8003a66 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a56:	f043 0308 	orr.w	r3, r3, #8
 8003a5a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003a64:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d008      	beq.n	8003a7e <HAL_I2C_ER_IRQHandler+0x152>
  {
    hi2c->ErrorCode |= error;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f001 f825 	bl	8004ac8 <I2C_ITError>
  }
}
 8003a7e:	bf00      	nop
 8003a80:	3728      	adds	r7, #40	; 0x28
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003a8e:	bf00      	nop
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr

08003a98 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bc80      	pop	{r7}
 8003aa8:	4770      	bx	lr

08003aaa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr

08003abc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr

08003ace <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	70fb      	strb	r3, [r7, #3]
 8003ada:	4613      	mov	r3, r2
 8003adc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003ade:	bf00      	nop
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr

08003afa <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003afa:	b480      	push	{r7}
 8003afc:	b083      	sub	sp, #12
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bc80      	pop	{r7}
 8003b0a:	4770      	bx	lr

08003b0c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bc80      	pop	{r7}
 8003b1c:	4770      	bx	lr

08003b1e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr

08003b30 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr

08003b42 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b084      	sub	sp, #16
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b58:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d150      	bne.n	8003c0a <I2C_MasterTransmit_TXE+0xc8>
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
 8003b6a:	2b21      	cmp	r3, #33	; 0x21
 8003b6c:	d14d      	bne.n	8003c0a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d01d      	beq.n	8003bb0 <I2C_MasterTransmit_TXE+0x6e>
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b20      	cmp	r3, #32
 8003b78:	d01a      	beq.n	8003bb0 <I2C_MasterTransmit_TXE+0x6e>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b80:	d016      	beq.n	8003bb0 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b90:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2211      	movs	r2, #17
 8003b96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff ff6c 	bl	8003a86 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bae:	e0bc      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003bbe:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bce:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b40      	cmp	r3, #64	; 0x40
 8003be8:	d107      	bne.n	8003bfa <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff ff81 	bl	8003afa <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bf8:	e097      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff ff3f 	bl	8003a86 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c08:	e08f      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	2b21      	cmp	r3, #33	; 0x21
 8003c0e:	d007      	beq.n	8003c20 <I2C_MasterTransmit_TXE+0xde>
 8003c10:	7bbb      	ldrb	r3, [r7, #14]
 8003c12:	2b40      	cmp	r3, #64	; 0x40
 8003c14:	f040 8089 	bne.w	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	2b22      	cmp	r3, #34	; 0x22
 8003c1c:	f040 8085 	bne.w	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
  {
    if (hi2c->XferCount == 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d108      	bne.n	8003c3c <I2C_MasterTransmit_TXE+0xfa>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c38:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003c3a:	e076      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b40      	cmp	r3, #64	; 0x40
 8003c46:	d15d      	bne.n	8003d04 <I2C_MasterTransmit_TXE+0x1c2>
        if (hi2c->EventCount == 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d11d      	bne.n	8003c8c <I2C_MasterTransmit_TXE+0x14a>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d10b      	bne.n	8003c70 <I2C_MasterTransmit_TXE+0x12e>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c68:	1c9a      	adds	r2, r3, #2
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003c6e:	e05c      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	121b      	asrs	r3, r3, #8
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003c8a:	e04e      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 1U)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d10b      	bne.n	8003cac <I2C_MasterTransmit_TXE+0x16a>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c98:	b2da      	uxtb	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca4:	1c5a      	adds	r2, r3, #1
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003caa:	e03e      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 2U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d13a      	bne.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b22      	cmp	r3, #34	; 0x22
 8003cbe:	d108      	bne.n	8003cd2 <I2C_MasterTransmit_TXE+0x190>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cce:	601a      	str	r2, [r3, #0]
}
 8003cd0:	e02b      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b21      	cmp	r3, #33	; 0x21
 8003cdc:	d125      	bne.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	781a      	ldrb	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	1c5a      	adds	r2, r3, #1
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	625a      	str	r2, [r3, #36]	; 0x24
            hi2c->XferCount--;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003d02:	e012      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	781a      	ldrb	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	1c5a      	adds	r2, r3, #1
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003d28:	e7ff      	b.n	8003d2a <I2C_MasterTransmit_TXE+0x1e8>
 8003d2a:	bf00      	nop
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b084      	sub	sp, #16
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b21      	cmp	r3, #33	; 0x21
 8003d4a:	d164      	bne.n	8003e16 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d012      	beq.n	8003d7c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	781a      	ldrb	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	855a      	strh	r2, [r3, #42]	; 0x2a
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
        }
      }
    }
  }
}
 8003d7a:	e04c      	b.n	8003e16 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d01d      	beq.n	8003dbe <I2C_MasterTransmit_BTF+0x8c>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d01a      	beq.n	8003dbe <I2C_MasterTransmit_BTF+0x8c>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d8e:	d016      	beq.n	8003dbe <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d9e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2211      	movs	r2, #17
 8003da4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2220      	movs	r2, #32
 8003db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f7ff fe65 	bl	8003a86 <HAL_I2C_MasterTxCpltCallback>
}
 8003dbc:	e02b      	b.n	8003e16 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003dcc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ddc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b40      	cmp	r3, #64	; 0x40
 8003df6:	d107      	bne.n	8003e08 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff fe7a 	bl	8003afa <HAL_I2C_MemTxCpltCallback>
}
 8003e06:	e006      	b.n	8003e16 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff fe38 	bl	8003a86 <HAL_I2C_MasterTxCpltCallback>
}
 8003e16:	bf00      	nop
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b084      	sub	sp, #16
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b22      	cmp	r3, #34	; 0x22
 8003e30:	d173      	bne.n	8003f1a <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2b03      	cmp	r3, #3
 8003e3e:	d920      	bls.n	8003e82 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	691a      	ldr	r2, [r3, #16]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	1c5a      	adds	r2, r3, #1
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d154      	bne.n	8003f1a <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e7e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003e80:	e04b      	b.n	8003f1a <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d047      	beq.n	8003f1a <I2C_MasterReceive_RXNE+0xfc>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d002      	beq.n	8003e96 <I2C_MasterReceive_RXNE+0x78>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d141      	bne.n	8003f1a <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ea4:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eb4:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	691a      	ldr	r2, [r3, #16]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	b2d2      	uxtb	r2, r2
 8003ec2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec8:	1c5a      	adds	r2, r3, #1
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b40      	cmp	r3, #64	; 0x40
 8003eee:	d10a      	bne.n	8003f06 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7ff fe04 	bl	8003b0c <HAL_I2C_MemRxCpltCallback>
}
 8003f04:	e009      	b.n	8003f1a <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2212      	movs	r2, #18
 8003f12:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff fdbf 	bl	8003a98 <HAL_I2C_MasterRxCpltCallback>
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b084      	sub	sp, #16
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2b04      	cmp	r3, #4
 8003f38:	d11b      	bne.n	8003f72 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f48:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	691a      	ldr	r2, [r3, #16]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003f70:	e0bd      	b.n	80040ee <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	2b03      	cmp	r3, #3
 8003f7a:	d129      	bne.n	8003fd0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f8a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d00a      	beq.n	8003fa8 <I2C_MasterReceive_BTF+0x86>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d007      	beq.n	8003fa8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fa6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003fce:	e08e      	b.n	80040ee <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d176      	bne.n	80040c8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d002      	beq.n	8003fe6 <I2C_MasterReceive_BTF+0xc4>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2b10      	cmp	r3, #16
 8003fe4:	d108      	bne.n	8003ff8 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	e019      	b.n	800402c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d002      	beq.n	8004004 <I2C_MasterReceive_BTF+0xe2>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b02      	cmp	r3, #2
 8004002:	d108      	bne.n	8004016 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	e00a      	b.n	800402c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2b10      	cmp	r3, #16
 800401a:	d007      	beq.n	800402c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	691a      	ldr	r2, [r3, #16]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403e:	1c5a      	adds	r2, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29a      	uxth	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691a      	ldr	r2, [r3, #16]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	b2d2      	uxtb	r2, r2
 800405e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004064:	1c5a      	adds	r2, r3, #1
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800406e:	b29b      	uxth	r3, r3
 8004070:	3b01      	subs	r3, #1
 8004072:	b29a      	uxth	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004086:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b40      	cmp	r3, #64	; 0x40
 800409a:	d10a      	bne.n	80040b2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7ff fd2e 	bl	8003b0c <HAL_I2C_MemRxCpltCallback>
}
 80040b0:	e01d      	b.n	80040ee <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2212      	movs	r2, #18
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7ff fce9 	bl	8003a98 <HAL_I2C_MasterRxCpltCallback>
}
 80040c6:	e012      	b.n	80040ee <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80040ee:	bf00      	nop
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b40      	cmp	r3, #64	; 0x40
 8004108:	d117      	bne.n	800413a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800410e:	2b00      	cmp	r3, #0
 8004110:	d109      	bne.n	8004126 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004116:	b2db      	uxtb	r3, r3
 8004118:	461a      	mov	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004122:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004124:	e067      	b.n	80041f6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	b2da      	uxtb	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	611a      	str	r2, [r3, #16]
}
 8004138:	e05d      	b.n	80041f6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004142:	d133      	bne.n	80041ac <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b21      	cmp	r3, #33	; 0x21
 800414e:	d109      	bne.n	8004164 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004154:	b2db      	uxtb	r3, r3
 8004156:	461a      	mov	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004160:	611a      	str	r2, [r3, #16]
 8004162:	e008      	b.n	8004176 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004168:	b2db      	uxtb	r3, r3
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	b2da      	uxtb	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417a:	2b00      	cmp	r3, #0
 800417c:	d103      	bne.n	8004186 <I2C_Master_SB+0x90>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004182:	2b00      	cmp	r3, #0
 8004184:	d037      	beq.n	80041f6 <I2C_Master_SB+0x100>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800418a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800418c:	2b00      	cmp	r3, #0
 800418e:	d104      	bne.n	800419a <I2C_Master_SB+0xa4>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004196:	2b00      	cmp	r3, #0
 8004198:	d02d      	beq.n	80041f6 <I2C_Master_SB+0x100>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	685a      	ldr	r2, [r3, #4]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041a8:	605a      	str	r2, [r3, #4]
}
 80041aa:	e024      	b.n	80041f6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10e      	bne.n	80041d2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	11db      	asrs	r3, r3, #7
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	f003 0306 	and.w	r3, r3, #6
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	f063 030f 	orn	r3, r3, #15
 80041c8:	b2da      	uxtb	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	611a      	str	r2, [r3, #16]
}
 80041d0:	e011      	b.n	80041f6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d10d      	bne.n	80041f6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041de:	b29b      	uxth	r3, r3
 80041e0:	11db      	asrs	r3, r3, #7
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	f003 0306 	and.w	r3, r3, #6
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	f063 030e 	orn	r3, r3, #14
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	611a      	str	r2, [r3, #16]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr

08004200 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420c:	b2da      	uxtb	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004218:	2b00      	cmp	r3, #0
 800421a:	d103      	bne.n	8004224 <I2C_Master_ADD10+0x24>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004220:	2b00      	cmp	r3, #0
 8004222:	d011      	beq.n	8004248 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422a:	2b00      	cmp	r3, #0
 800422c:	d104      	bne.n	8004238 <I2C_Master_ADD10+0x38>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004234:	2b00      	cmp	r3, #0
 8004236:	d007      	beq.n	8004248 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004246:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr

08004252 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004252:	b480      	push	{r7}
 8004254:	b091      	sub	sp, #68	; 0x44
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004260:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004268:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b22      	cmp	r3, #34	; 0x22
 800427a:	f040 8174 	bne.w	8004566 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10f      	bne.n	80042a6 <I2C_Master_ADDR+0x54>
 8004286:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800428a:	2b40      	cmp	r3, #64	; 0x40
 800428c:	d10b      	bne.n	80042a6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800428e:	2300      	movs	r3, #0
 8004290:	633b      	str	r3, [r7, #48]	; 0x30
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	633b      	str	r3, [r7, #48]	; 0x30
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	633b      	str	r3, [r7, #48]	; 0x30
 80042a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a4:	e16b      	b.n	800457e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d11d      	bne.n	80042ea <I2C_Master_ADDR+0x98>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042b6:	d118      	bne.n	80042ea <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b8:	2300      	movs	r3, #0
 80042ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042dc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e2:	1c5a      	adds	r2, r3, #1
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	651a      	str	r2, [r3, #80]	; 0x50
 80042e8:	e149      	b.n	800457e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d113      	bne.n	800431c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042f4:	2300      	movs	r3, #0
 80042f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	62bb      	str	r3, [r7, #40]	; 0x28
 8004308:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	e120      	b.n	800455e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b01      	cmp	r3, #1
 8004324:	f040 808a 	bne.w	800443c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800432a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800432e:	d137      	bne.n	80043a0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800433e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800434a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800434e:	d113      	bne.n	8004378 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800435e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004360:	2300      	movs	r3, #0
 8004362:	627b      	str	r3, [r7, #36]	; 0x24
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	627b      	str	r3, [r7, #36]	; 0x24
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	627b      	str	r3, [r7, #36]	; 0x24
 8004374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004376:	e0f2      	b.n	800455e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004378:	2300      	movs	r3, #0
 800437a:	623b      	str	r3, [r7, #32]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	623b      	str	r3, [r7, #32]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	623b      	str	r3, [r7, #32]
 800438c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	e0de      	b.n	800455e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80043a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a2:	2b08      	cmp	r3, #8
 80043a4:	d02e      	beq.n	8004404 <I2C_Master_ADDR+0x1b2>
 80043a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a8:	2b20      	cmp	r3, #32
 80043aa:	d02b      	beq.n	8004404 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80043ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ae:	2b12      	cmp	r3, #18
 80043b0:	d102      	bne.n	80043b8 <I2C_Master_ADDR+0x166>
 80043b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d125      	bne.n	8004404 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80043b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d00e      	beq.n	80043dc <I2C_Master_ADDR+0x18a>
 80043be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d00b      	beq.n	80043dc <I2C_Master_ADDR+0x18a>
 80043c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c6:	2b10      	cmp	r3, #16
 80043c8:	d008      	beq.n	80043dc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043d8:	601a      	str	r2, [r3, #0]
 80043da:	e007      	b.n	80043ec <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043ea:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ec:	2300      	movs	r3, #0
 80043ee:	61fb      	str	r3, [r7, #28]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	61fb      	str	r3, [r7, #28]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	61fb      	str	r3, [r7, #28]
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	e0ac      	b.n	800455e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004412:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004414:	2300      	movs	r3, #0
 8004416:	61bb      	str	r3, [r7, #24]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	61bb      	str	r3, [r7, #24]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	61bb      	str	r3, [r7, #24]
 8004428:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	e090      	b.n	800455e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004440:	b29b      	uxth	r3, r3
 8004442:	2b02      	cmp	r3, #2
 8004444:	d158      	bne.n	80044f8 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004448:	2b04      	cmp	r3, #4
 800444a:	d021      	beq.n	8004490 <I2C_Master_ADDR+0x23e>
 800444c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444e:	2b02      	cmp	r3, #2
 8004450:	d01e      	beq.n	8004490 <I2C_Master_ADDR+0x23e>
 8004452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004454:	2b10      	cmp	r3, #16
 8004456:	d01b      	beq.n	8004490 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004466:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004468:	2300      	movs	r3, #0
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	e012      	b.n	80044b6 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800449e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	613b      	str	r3, [r7, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044c4:	d14b      	bne.n	800455e <I2C_Master_ADDR+0x30c>
 80044c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044cc:	d00b      	beq.n	80044e6 <I2C_Master_ADDR+0x294>
 80044ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d008      	beq.n	80044e6 <I2C_Master_ADDR+0x294>
 80044d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d005      	beq.n	80044e6 <I2C_Master_ADDR+0x294>
 80044da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044dc:	2b10      	cmp	r3, #16
 80044de:	d002      	beq.n	80044e6 <I2C_Master_ADDR+0x294>
 80044e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e2:	2b20      	cmp	r3, #32
 80044e4:	d13b      	bne.n	800455e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044f4:	605a      	str	r2, [r3, #4]
 80044f6:	e032      	b.n	800455e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004506:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004512:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004516:	d117      	bne.n	8004548 <I2C_Master_ADDR+0x2f6>
 8004518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800451a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800451e:	d00b      	beq.n	8004538 <I2C_Master_ADDR+0x2e6>
 8004520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004522:	2b01      	cmp	r3, #1
 8004524:	d008      	beq.n	8004538 <I2C_Master_ADDR+0x2e6>
 8004526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004528:	2b08      	cmp	r3, #8
 800452a:	d005      	beq.n	8004538 <I2C_Master_ADDR+0x2e6>
 800452c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800452e:	2b10      	cmp	r3, #16
 8004530:	d002      	beq.n	8004538 <I2C_Master_ADDR+0x2e6>
 8004532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004534:	2b20      	cmp	r3, #32
 8004536:	d107      	bne.n	8004548 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004546:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004548:	2300      	movs	r3, #0
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004564:	e00b      	b.n	800457e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	60bb      	str	r3, [r7, #8]
 800457a:	68bb      	ldr	r3, [r7, #8]
}
 800457c:	e7ff      	b.n	800457e <I2C_Master_ADDR+0x32c>
 800457e:	bf00      	nop
 8004580:	3744      	adds	r7, #68	; 0x44
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr

08004588 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004596:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d02b      	beq.n	80045fa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a6:	781a      	ldrb	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d114      	bne.n	80045fa <I2C_SlaveTransmit_TXE+0x72>
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
 80045d2:	2b29      	cmp	r3, #41	; 0x29
 80045d4:	d111      	bne.n	80045fa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2221      	movs	r2, #33	; 0x21
 80045ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2228      	movs	r2, #40	; 0x28
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f7ff fa58 	bl	8003aaa <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80045fa:	bf00      	nop
 80045fc:	3710      	adds	r7, #16
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}

08004602 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004602:	b480      	push	{r7}
 8004604:	b083      	sub	sp, #12
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800460e:	b29b      	uxth	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d011      	beq.n	8004638 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	781a      	ldrb	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004624:	1c5a      	adds	r2, r3, #1
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800462e:	b29b      	uxth	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b29a      	uxth	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	bc80      	pop	{r7}
 8004640:	4770      	bx	lr

08004642 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b084      	sub	sp, #16
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004650:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004656:	b29b      	uxth	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	d02c      	beq.n	80046b6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	691a      	ldr	r2, [r3, #16]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b29a      	uxth	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d114      	bne.n	80046b6 <I2C_SlaveReceive_RXNE+0x74>
 800468c:	7bfb      	ldrb	r3, [r7, #15]
 800468e:	2b2a      	cmp	r3, #42	; 0x2a
 8004690:	d111      	bne.n	80046b6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046a0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2222      	movs	r2, #34	; 0x22
 80046a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2228      	movs	r2, #40	; 0x28
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7ff fa03 	bl	8003abc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80046b6:	bf00      	nop
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d012      	beq.n	80046f6 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bc80      	pop	{r7}
 80046fe:	4770      	bx	lr

08004700 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800470a:	2300      	movs	r3, #0
 800470c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004714:	b2db      	uxtb	r3, r3
 8004716:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800471a:	2b28      	cmp	r3, #40	; 0x28
 800471c:	d127      	bne.n	800476e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800472c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	089b      	lsrs	r3, r3, #2
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800473a:	2301      	movs	r3, #1
 800473c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	09db      	lsrs	r3, r3, #7
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d103      	bne.n	8004752 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	81bb      	strh	r3, [r7, #12]
 8004750:	e002      	b.n	8004758 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004760:	89ba      	ldrh	r2, [r7, #12]
 8004762:	7bfb      	ldrb	r3, [r7, #15]
 8004764:	4619      	mov	r1, r3
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7ff f9b1 	bl	8003ace <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800476c:	e008      	b.n	8004780 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f06f 0202 	mvn.w	r2, #2
 8004776:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004780:	bf00      	nop
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004796:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047a6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80047a8:	2300      	movs	r3, #0
 80047aa:	60bb      	str	r3, [r7, #8]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	60bb      	str	r3, [r7, #8]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0201 	orr.w	r2, r2, #1
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047e4:	d172      	bne.n	80048cc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	2b22      	cmp	r3, #34	; 0x22
 80047ea:	d002      	beq.n	80047f2 <I2C_Slave_STOPF+0x6a>
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
 80047ee:	2b2a      	cmp	r3, #42	; 0x2a
 80047f0:	d135      	bne.n	800485e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004804:	b29b      	uxth	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	f043 0204 	orr.w	r2, r3, #4
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004824:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482a:	4618      	mov	r0, r3
 800482c:	f7fe fabc 	bl	8002da8 <HAL_DMA_GetState>
 8004830:	4603      	mov	r3, r0
 8004832:	2b01      	cmp	r3, #1
 8004834:	d049      	beq.n	80048ca <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483a:	4a69      	ldr	r2, [pc, #420]	; (80049e0 <I2C_Slave_STOPF+0x258>)
 800483c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004842:	4618      	mov	r0, r3
 8004844:	f7fe f934 	bl	8002ab0 <HAL_DMA_Abort_IT>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d03d      	beq.n	80048ca <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004858:	4610      	mov	r0, r2
 800485a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800485c:	e035      	b.n	80048ca <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	b29a      	uxth	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	f043 0204 	orr.w	r2, r3, #4
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004890:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004896:	4618      	mov	r0, r3
 8004898:	f7fe fa86 	bl	8002da8 <HAL_DMA_GetState>
 800489c:	4603      	mov	r3, r0
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d014      	beq.n	80048cc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a6:	4a4e      	ldr	r2, [pc, #312]	; (80049e0 <I2C_Slave_STOPF+0x258>)
 80048a8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7fe f8fe 	bl	8002ab0 <HAL_DMA_Abort_IT>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d008      	beq.n	80048cc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048c4:	4610      	mov	r0, r2
 80048c6:	4798      	blx	r3
 80048c8:	e000      	b.n	80048cc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048ca:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d03e      	beq.n	8004954 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d112      	bne.n	800490a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004914:	2b40      	cmp	r3, #64	; 0x40
 8004916:	d112      	bne.n	800493e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	691a      	ldr	r2, [r3, #16]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004942:	b29b      	uxth	r3, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	f043 0204 	orr.w	r2, r3, #4
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f8b3 	bl	8004ac8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004962:	e039      	b.n	80049d8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b2a      	cmp	r3, #42	; 0x2a
 8004968:	d109      	bne.n	800497e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2228      	movs	r2, #40	; 0x28
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f7ff f89f 	bl	8003abc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b28      	cmp	r3, #40	; 0x28
 8004988:	d111      	bne.n	80049ae <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a15      	ldr	r2, [pc, #84]	; (80049e4 <I2C_Slave_STOPF+0x25c>)
 800498e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7ff f89e 	bl	8003ae8 <HAL_I2C_ListenCpltCallback>
}
 80049ac:	e014      	b.n	80049d8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	2b22      	cmp	r3, #34	; 0x22
 80049b4:	d002      	beq.n	80049bc <I2C_Slave_STOPF+0x234>
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	2b22      	cmp	r3, #34	; 0x22
 80049ba:	d10d      	bne.n	80049d8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2220      	movs	r2, #32
 80049c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff f872 	bl	8003abc <HAL_I2C_SlaveRxCpltCallback>
}
 80049d8:	bf00      	nop
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	08004cf5 	.word	0x08004cf5
 80049e4:	ffff0000 	.word	0xffff0000

080049e8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049f6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d002      	beq.n	8004a0a <I2C_Slave_AF+0x22>
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	d129      	bne.n	8004a5e <I2C_Slave_AF+0x76>
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]
 8004a0c:	2b28      	cmp	r3, #40	; 0x28
 8004a0e:	d126      	bne.n	8004a5e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a2c      	ldr	r2, [pc, #176]	; (8004ac4 <I2C_Slave_AF+0xdc>)
 8004a14:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a24:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a2e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a3e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff f846 	bl	8003ae8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004a5c:	e02e      	b.n	8004abc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
 8004a60:	2b21      	cmp	r3, #33	; 0x21
 8004a62:	d126      	bne.n	8004ab2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a17      	ldr	r2, [pc, #92]	; (8004ac4 <I2C_Slave_AF+0xdc>)
 8004a68:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2221      	movs	r2, #33	; 0x21
 8004a6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a8e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a98:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aa8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fe fffd 	bl	8003aaa <HAL_I2C_SlaveTxCpltCallback>
}
 8004ab0:	e004      	b.n	8004abc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004aba:	615a      	str	r2, [r3, #20]
}
 8004abc:	bf00      	nop
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	ffff0000 	.word	0xffff0000

08004ac8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad6:	73fb      	strb	r3, [r7, #15]

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b10      	cmp	r3, #16
 8004ae2:	d10a      	bne.n	8004afa <I2C_ITError+0x32>
 8004ae4:	7bfb      	ldrb	r3, [r7, #15]
 8004ae6:	2b22      	cmp	r3, #34	; 0x22
 8004ae8:	d107      	bne.n	8004afa <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004af8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
 8004afc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b00:	2b28      	cmp	r3, #40	; 0x28
 8004b02:	d107      	bne.n	8004b14 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2228      	movs	r2, #40	; 0x28
 8004b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004b12:	e015      	b.n	8004b40 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b22:	d006      	beq.n	8004b32 <I2C_ITError+0x6a>
 8004b24:	7bfb      	ldrb	r3, [r7, #15]
 8004b26:	2b60      	cmp	r3, #96	; 0x60
 8004b28:	d003      	beq.n	8004b32 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b4e:	d161      	bne.n	8004c14 <I2C_ITError+0x14c>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b5e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d020      	beq.n	8004bae <I2C_ITError+0xe6>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b70:	4a5e      	ldr	r2, [pc, #376]	; (8004cec <I2C_ITError+0x224>)
 8004b72:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7fd ff99 	bl	8002ab0 <HAL_DMA_Abort_IT>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 8089 	beq.w	8004c98 <I2C_ITError+0x1d0>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 0201 	bic.w	r2, r2, #1
 8004b94:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ba8:	4610      	mov	r0, r2
 8004baa:	4798      	blx	r3
 8004bac:	e074      	b.n	8004c98 <I2C_ITError+0x1d0>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb2:	4a4e      	ldr	r2, [pc, #312]	; (8004cec <I2C_ITError+0x224>)
 8004bb4:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7fd ff78 	bl	8002ab0 <HAL_DMA_Abort_IT>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d068      	beq.n	8004c98 <I2C_ITError+0x1d0>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd0:	2b40      	cmp	r3, #64	; 0x40
 8004bd2:	d10b      	bne.n	8004bec <I2C_ITError+0x124>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be6:	1c5a      	adds	r2, r3, #1
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0201 	bic.w	r2, r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c0e:	4610      	mov	r0, r2
 8004c10:	4798      	blx	r3
 8004c12:	e041      	b.n	8004c98 <I2C_ITError+0x1d0>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b60      	cmp	r3, #96	; 0x60
 8004c1e:	d125      	bne.n	8004c6c <I2C_ITError+0x1a4>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c38:	2b40      	cmp	r3, #64	; 0x40
 8004c3a:	d10b      	bne.n	8004c54 <I2C_ITError+0x18c>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691a      	ldr	r2, [r3, #16]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f022 0201 	bic.w	r2, r2, #1
 8004c62:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f7fe ff63 	bl	8003b30 <HAL_I2C_AbortCpltCallback>
 8004c6a:	e015      	b.n	8004c98 <I2C_ITError+0x1d0>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c76:	2b40      	cmp	r3, #64	; 0x40
 8004c78:	d10b      	bne.n	8004c92 <I2C_ITError+0x1ca>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	b2d2      	uxtb	r2, r2
 8004c86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	1c5a      	adds	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fe ff43 	bl	8003b1e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c9e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca4:	f003 0304 	and.w	r3, r3, #4
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	d11b      	bne.n	8004ce4 <I2C_ITError+0x21c>
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	2b28      	cmp	r3, #40	; 0x28
 8004cb0:	d118      	bne.n	8004ce4 <I2C_ITError+0x21c>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cc0:	605a      	str	r2, [r3, #4]

    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a0a      	ldr	r2, [pc, #40]	; (8004cf0 <I2C_ITError+0x228>)
 8004cc6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7fe ff02 	bl	8003ae8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ce4:	bf00      	nop
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	08004cf5 	.word	0x08004cf5
 8004cf0:	ffff0000 	.word	0xffff0000

08004cf4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d08:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d0e:	2200      	movs	r2, #0
 8004d10:	629a      	str	r2, [r3, #40]	; 0x28
  hi2c->hdmarx->XferCpltCallback = NULL;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d16:	2200      	movs	r2, #0
 8004d18:	629a      	str	r2, [r3, #40]	; 0x28

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d28:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d34:	2200      	movs	r2, #0
 8004d36:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0201 	bic.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b60      	cmp	r3, #96	; 0x60
 8004d5a:	d10e      	bne.n	8004d7a <I2C_DMAAbort+0x86>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f7fe fedc 	bl	8003b30 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d78:	e027      	b.n	8004dca <I2C_DMAAbort+0xd6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d7a:	7afb      	ldrb	r3, [r7, #11]
 8004d7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d80:	2b28      	cmp	r3, #40	; 0x28
 8004d82:	d117      	bne.n	8004db4 <I2C_DMAAbort+0xc0>
      __HAL_I2C_ENABLE(hi2c);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 0201 	orr.w	r2, r2, #1
 8004d92:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004da2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2228      	movs	r2, #40	; 0x28
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004db2:	e007      	b.n	8004dc4 <I2C_DMAAbort+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2220      	movs	r2, #32
 8004db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f7fe feaa 	bl	8003b1e <HAL_I2C_ErrorCallback>
}
 8004dca:	bf00      	nop
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dde:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004de2:	d103      	bne.n	8004dec <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004dea:	e007      	b.n	8004dfc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004df4:	d102      	bne.n	8004dfc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2208      	movs	r2, #8
 8004dfa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr
	...

08004e08 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004e0c:	4b03      	ldr	r3, [pc, #12]	; (8004e1c <HAL_PWR_EnableBkUpAccess+0x14>)
 8004e0e:	2201      	movs	r2, #1
 8004e10:	601a      	str	r2, [r3, #0]
}
 8004e12:	bf00      	nop
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bc80      	pop	{r7}
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	420e0020 	.word	0x420e0020

08004e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e35c      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d01c      	beq.n	8004e74 <HAL_RCC_OscConfig+0x54>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d116      	bne.n	8004e74 <HAL_RCC_OscConfig+0x54>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d110      	bne.n	8004e74 <HAL_RCC_OscConfig+0x54>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10a      	bne.n	8004e74 <HAL_RCC_OscConfig+0x54>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0304 	and.w	r3, r3, #4
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d104      	bne.n	8004e74 <HAL_RCC_OscConfig+0x54>
 8004e6a:	f240 1167 	movw	r1, #359	; 0x167
 8004e6e:	48a5      	ldr	r0, [pc, #660]	; (8005104 <HAL_RCC_OscConfig+0x2e4>)
 8004e70:	f7fc fb0a 	bl	8001488 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 809a 	beq.w	8004fb6 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00e      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x88>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e92:	d009      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x88>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e9c:	d004      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x88>
 8004e9e:	f240 116d 	movw	r1, #365	; 0x16d
 8004ea2:	4898      	ldr	r0, [pc, #608]	; (8005104 <HAL_RCC_OscConfig+0x2e4>)
 8004ea4:	f7fc faf0 	bl	8001488 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ea8:	4b97      	ldr	r3, [pc, #604]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f003 030c 	and.w	r3, r3, #12
 8004eb0:	2b04      	cmp	r3, #4
 8004eb2:	d00c      	beq.n	8004ece <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004eb4:	4b94      	ldr	r3, [pc, #592]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f003 030c 	and.w	r3, r3, #12
 8004ebc:	2b08      	cmp	r3, #8
 8004ebe:	d112      	bne.n	8004ee6 <HAL_RCC_OscConfig+0xc6>
 8004ec0:	4b91      	ldr	r3, [pc, #580]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ecc:	d10b      	bne.n	8004ee6 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ece:	4b8e      	ldr	r3, [pc, #568]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d06c      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x194>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d168      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e302      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eee:	d106      	bne.n	8004efe <HAL_RCC_OscConfig+0xde>
 8004ef0:	4b85      	ldr	r3, [pc, #532]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a84      	ldr	r2, [pc, #528]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	e02e      	b.n	8004f5c <HAL_RCC_OscConfig+0x13c>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10c      	bne.n	8004f20 <HAL_RCC_OscConfig+0x100>
 8004f06:	4b80      	ldr	r3, [pc, #512]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a7f      	ldr	r2, [pc, #508]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f10:	6013      	str	r3, [r2, #0]
 8004f12:	4b7d      	ldr	r3, [pc, #500]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a7c      	ldr	r2, [pc, #496]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f1c:	6013      	str	r3, [r2, #0]
 8004f1e:	e01d      	b.n	8004f5c <HAL_RCC_OscConfig+0x13c>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f28:	d10c      	bne.n	8004f44 <HAL_RCC_OscConfig+0x124>
 8004f2a:	4b77      	ldr	r3, [pc, #476]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a76      	ldr	r2, [pc, #472]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f34:	6013      	str	r3, [r2, #0]
 8004f36:	4b74      	ldr	r3, [pc, #464]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a73      	ldr	r2, [pc, #460]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	e00b      	b.n	8004f5c <HAL_RCC_OscConfig+0x13c>
 8004f44:	4b70      	ldr	r3, [pc, #448]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a6f      	ldr	r2, [pc, #444]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f4e:	6013      	str	r3, [r2, #0]
 8004f50:	4b6d      	ldr	r3, [pc, #436]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a6c      	ldr	r2, [pc, #432]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d013      	beq.n	8004f8c <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f64:	f7fc fcac 	bl	80018c0 <HAL_GetTick>
 8004f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f6c:	f7fc fca8 	bl	80018c0 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b64      	cmp	r3, #100	; 0x64
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e2b6      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f7e:	4b62      	ldr	r3, [pc, #392]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0f0      	beq.n	8004f6c <HAL_RCC_OscConfig+0x14c>
 8004f8a:	e014      	b.n	8004fb6 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f8c:	f7fc fc98 	bl	80018c0 <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f94:	f7fc fc94 	bl	80018c0 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b64      	cmp	r3, #100	; 0x64
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e2a2      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fa6:	4b58      	ldr	r3, [pc, #352]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1f0      	bne.n	8004f94 <HAL_RCC_OscConfig+0x174>
 8004fb2:	e000      	b.n	8004fb6 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d079      	beq.n	80050b6 <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d008      	beq.n	8004fdc <HAL_RCC_OscConfig+0x1bc>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d004      	beq.n	8004fdc <HAL_RCC_OscConfig+0x1bc>
 8004fd2:	f240 11a1 	movw	r1, #417	; 0x1a1
 8004fd6:	484b      	ldr	r0, [pc, #300]	; (8005104 <HAL_RCC_OscConfig+0x2e4>)
 8004fd8:	f7fc fa56 	bl	8001488 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	2b1f      	cmp	r3, #31
 8004fe2:	d904      	bls.n	8004fee <HAL_RCC_OscConfig+0x1ce>
 8004fe4:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8004fe8:	4846      	ldr	r0, [pc, #280]	; (8005104 <HAL_RCC_OscConfig+0x2e4>)
 8004fea:	f7fc fa4d 	bl	8001488 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fee:	4b46      	ldr	r3, [pc, #280]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f003 030c 	and.w	r3, r3, #12
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00b      	beq.n	8005012 <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ffa:	4b43      	ldr	r3, [pc, #268]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f003 030c 	and.w	r3, r3, #12
 8005002:	2b08      	cmp	r3, #8
 8005004:	d11c      	bne.n	8005040 <HAL_RCC_OscConfig+0x220>
 8005006:	4b40      	ldr	r3, [pc, #256]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d116      	bne.n	8005040 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005012:	4b3d      	ldr	r3, [pc, #244]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d005      	beq.n	800502a <HAL_RCC_OscConfig+0x20a>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d001      	beq.n	800502a <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e260      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502a:	4b37      	ldr	r3, [pc, #220]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	4933      	ldr	r1, [pc, #204]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 800503a:	4313      	orrs	r3, r2
 800503c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800503e:	e03a      	b.n	80050b6 <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d020      	beq.n	800508a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005048:	4b30      	ldr	r3, [pc, #192]	; (800510c <HAL_RCC_OscConfig+0x2ec>)
 800504a:	2201      	movs	r2, #1
 800504c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504e:	f7fc fc37 	bl	80018c0 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005056:	f7fc fc33 	bl	80018c0 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e241      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005068:	4b27      	ldr	r3, [pc, #156]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0f0      	beq.n	8005056 <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005074:	4b24      	ldr	r3, [pc, #144]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	00db      	lsls	r3, r3, #3
 8005082:	4921      	ldr	r1, [pc, #132]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 8005084:	4313      	orrs	r3, r2
 8005086:	600b      	str	r3, [r1, #0]
 8005088:	e015      	b.n	80050b6 <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800508a:	4b20      	ldr	r3, [pc, #128]	; (800510c <HAL_RCC_OscConfig+0x2ec>)
 800508c:	2200      	movs	r2, #0
 800508e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005090:	f7fc fc16 	bl	80018c0 <HAL_GetTick>
 8005094:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005096:	e008      	b.n	80050aa <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005098:	f7fc fc12 	bl	80018c0 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e220      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050aa:	4b17      	ldr	r3, [pc, #92]	; (8005108 <HAL_RCC_OscConfig+0x2e8>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1f0      	bne.n	8005098 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d048      	beq.n	8005154 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d008      	beq.n	80050dc <HAL_RCC_OscConfig+0x2bc>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d004      	beq.n	80050dc <HAL_RCC_OscConfig+0x2bc>
 80050d2:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80050d6:	480b      	ldr	r0, [pc, #44]	; (8005104 <HAL_RCC_OscConfig+0x2e4>)
 80050d8:	f7fc f9d6 	bl	8001488 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d021      	beq.n	8005128 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050e4:	4b0a      	ldr	r3, [pc, #40]	; (8005110 <HAL_RCC_OscConfig+0x2f0>)
 80050e6:	2201      	movs	r2, #1
 80050e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ea:	f7fc fbe9 	bl	80018c0 <HAL_GetTick>
 80050ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f0:	e010      	b.n	8005114 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050f2:	f7fc fbe5 	bl	80018c0 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d909      	bls.n	8005114 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e1f3      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
 8005104:	08006f30 	.word	0x08006f30
 8005108:	40021000 	.word	0x40021000
 800510c:	42420000 	.word	0x42420000
 8005110:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005114:	4b67      	ldr	r3, [pc, #412]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d0e8      	beq.n	80050f2 <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005120:	2001      	movs	r0, #1
 8005122:	f000 fc11 	bl	8005948 <RCC_Delay>
 8005126:	e015      	b.n	8005154 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005128:	4b63      	ldr	r3, [pc, #396]	; (80052b8 <HAL_RCC_OscConfig+0x498>)
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800512e:	f7fc fbc7 	bl	80018c0 <HAL_GetTick>
 8005132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005134:	e008      	b.n	8005148 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005136:	f7fc fbc3 	bl	80018c0 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e1d1      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005148:	4b5a      	ldr	r3, [pc, #360]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1f0      	bne.n	8005136 <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 80c0 	beq.w	80052e2 <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005162:	2300      	movs	r3, #0
 8005164:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00c      	beq.n	8005188 <HAL_RCC_OscConfig+0x368>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d008      	beq.n	8005188 <HAL_RCC_OscConfig+0x368>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	2b05      	cmp	r3, #5
 800517c:	d004      	beq.n	8005188 <HAL_RCC_OscConfig+0x368>
 800517e:	f240 2111 	movw	r1, #529	; 0x211
 8005182:	484e      	ldr	r0, [pc, #312]	; (80052bc <HAL_RCC_OscConfig+0x49c>)
 8005184:	f7fc f980 	bl	8001488 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005188:	4b4a      	ldr	r3, [pc, #296]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10d      	bne.n	80051b0 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005194:	4b47      	ldr	r3, [pc, #284]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	4a46      	ldr	r2, [pc, #280]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800519a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800519e:	61d3      	str	r3, [r2, #28]
 80051a0:	4b44      	ldr	r3, [pc, #272]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 80051a2:	69db      	ldr	r3, [r3, #28]
 80051a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a8:	60bb      	str	r3, [r7, #8]
 80051aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ac:	2301      	movs	r3, #1
 80051ae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b0:	4b43      	ldr	r3, [pc, #268]	; (80052c0 <HAL_RCC_OscConfig+0x4a0>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d118      	bne.n	80051ee <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051bc:	4b40      	ldr	r3, [pc, #256]	; (80052c0 <HAL_RCC_OscConfig+0x4a0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a3f      	ldr	r2, [pc, #252]	; (80052c0 <HAL_RCC_OscConfig+0x4a0>)
 80051c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051c8:	f7fc fb7a 	bl	80018c0 <HAL_GetTick>
 80051cc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ce:	e008      	b.n	80051e2 <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d0:	f7fc fb76 	bl	80018c0 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b64      	cmp	r3, #100	; 0x64
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e184      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e2:	4b37      	ldr	r3, [pc, #220]	; (80052c0 <HAL_RCC_OscConfig+0x4a0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d0f0      	beq.n	80051d0 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d106      	bne.n	8005204 <HAL_RCC_OscConfig+0x3e4>
 80051f6:	4b2f      	ldr	r3, [pc, #188]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	4a2e      	ldr	r2, [pc, #184]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 80051fc:	f043 0301 	orr.w	r3, r3, #1
 8005200:	6213      	str	r3, [r2, #32]
 8005202:	e02d      	b.n	8005260 <HAL_RCC_OscConfig+0x440>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10c      	bne.n	8005226 <HAL_RCC_OscConfig+0x406>
 800520c:	4b29      	ldr	r3, [pc, #164]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	4a28      	ldr	r2, [pc, #160]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005212:	f023 0301 	bic.w	r3, r3, #1
 8005216:	6213      	str	r3, [r2, #32]
 8005218:	4b26      	ldr	r3, [pc, #152]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	4a25      	ldr	r2, [pc, #148]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800521e:	f023 0304 	bic.w	r3, r3, #4
 8005222:	6213      	str	r3, [r2, #32]
 8005224:	e01c      	b.n	8005260 <HAL_RCC_OscConfig+0x440>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2b05      	cmp	r3, #5
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x428>
 800522e:	4b21      	ldr	r3, [pc, #132]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	4a20      	ldr	r2, [pc, #128]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005234:	f043 0304 	orr.w	r3, r3, #4
 8005238:	6213      	str	r3, [r2, #32]
 800523a:	4b1e      	ldr	r3, [pc, #120]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	4a1d      	ldr	r2, [pc, #116]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005240:	f043 0301 	orr.w	r3, r3, #1
 8005244:	6213      	str	r3, [r2, #32]
 8005246:	e00b      	b.n	8005260 <HAL_RCC_OscConfig+0x440>
 8005248:	4b1a      	ldr	r3, [pc, #104]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	4a19      	ldr	r2, [pc, #100]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800524e:	f023 0301 	bic.w	r3, r3, #1
 8005252:	6213      	str	r3, [r2, #32]
 8005254:	4b17      	ldr	r3, [pc, #92]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	4a16      	ldr	r2, [pc, #88]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 800525a:	f023 0304 	bic.w	r3, r3, #4
 800525e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d015      	beq.n	8005294 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005268:	f7fc fb2a 	bl	80018c0 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800526e:	e00a      	b.n	8005286 <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005270:	f7fc fb26 	bl	80018c0 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	f241 3288 	movw	r2, #5000	; 0x1388
 800527e:	4293      	cmp	r3, r2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e132      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005286:	4b0b      	ldr	r3, [pc, #44]	; (80052b4 <HAL_RCC_OscConfig+0x494>)
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0ee      	beq.n	8005270 <HAL_RCC_OscConfig+0x450>
 8005292:	e01d      	b.n	80052d0 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005294:	f7fc fb14 	bl	80018c0 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800529a:	e013      	b.n	80052c4 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800529c:	f7fc fb10 	bl	80018c0 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d90a      	bls.n	80052c4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e11c      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
 80052b2:	bf00      	nop
 80052b4:	40021000 	.word	0x40021000
 80052b8:	42420480 	.word	0x42420480
 80052bc:	08006f30 	.word	0x08006f30
 80052c0:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052c4:	4b8b      	ldr	r3, [pc, #556]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1e5      	bne.n	800529c <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052d0:	7dfb      	ldrb	r3, [r7, #23]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d105      	bne.n	80052e2 <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052d6:	4b87      	ldr	r3, [pc, #540]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	4a86      	ldr	r2, [pc, #536]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 80052dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e0:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00c      	beq.n	8005304 <HAL_RCC_OscConfig+0x4e4>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d008      	beq.n	8005304 <HAL_RCC_OscConfig+0x4e4>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d004      	beq.n	8005304 <HAL_RCC_OscConfig+0x4e4>
 80052fa:	f240 21af 	movw	r1, #687	; 0x2af
 80052fe:	487e      	ldr	r0, [pc, #504]	; (80054f8 <HAL_RCC_OscConfig+0x6d8>)
 8005300:	f7fc f8c2 	bl	8001488 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 80ee 	beq.w	80054ea <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800530e:	4b79      	ldr	r3, [pc, #484]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f003 030c 	and.w	r3, r3, #12
 8005316:	2b08      	cmp	r3, #8
 8005318:	f000 80ce 	beq.w	80054b8 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	69db      	ldr	r3, [r3, #28]
 8005320:	2b02      	cmp	r3, #2
 8005322:	f040 80b2 	bne.w	800548a <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d009      	beq.n	8005342 <HAL_RCC_OscConfig+0x522>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005336:	d004      	beq.n	8005342 <HAL_RCC_OscConfig+0x522>
 8005338:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 800533c:	486e      	ldr	r0, [pc, #440]	; (80054f8 <HAL_RCC_OscConfig+0x6d8>)
 800533e:	f7fc f8a3 	bl	8001488 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005346:	2b00      	cmp	r3, #0
 8005348:	d04a      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005352:	d045      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005358:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800535c:	d040      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005366:	d03b      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005370:	d036      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005376:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800537a:	d031      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005380:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005384:	d02c      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800538e:	d027      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005398:	d022      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80053a2:	d01d      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80053ac:	d018      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80053b6:	d013      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80053c0:	d00e      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c6:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 80053ca:	d009      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d0:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 80053d4:	d004      	beq.n	80053e0 <HAL_RCC_OscConfig+0x5c0>
 80053d6:	f240 21b9 	movw	r1, #697	; 0x2b9
 80053da:	4847      	ldr	r0, [pc, #284]	; (80054f8 <HAL_RCC_OscConfig+0x6d8>)
 80053dc:	f7fc f854 	bl	8001488 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053e0:	4b46      	ldr	r3, [pc, #280]	; (80054fc <HAL_RCC_OscConfig+0x6dc>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e6:	f7fc fa6b 	bl	80018c0 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ec:	e008      	b.n	8005400 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ee:	f7fc fa67 	bl	80018c0 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e075      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005400:	4b3c      	ldr	r3, [pc, #240]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1f0      	bne.n	80053ee <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005414:	d116      	bne.n	8005444 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d009      	beq.n	8005432 <HAL_RCC_OscConfig+0x612>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005426:	d004      	beq.n	8005432 <HAL_RCC_OscConfig+0x612>
 8005428:	f240 21cf 	movw	r1, #719	; 0x2cf
 800542c:	4832      	ldr	r0, [pc, #200]	; (80054f8 <HAL_RCC_OscConfig+0x6d8>)
 800542e:	f7fc f82b 	bl	8001488 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005432:	4b30      	ldr	r3, [pc, #192]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	492d      	ldr	r1, [pc, #180]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 8005440:	4313      	orrs	r3, r2
 8005442:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005444:	4b2b      	ldr	r3, [pc, #172]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a19      	ldr	r1, [r3, #32]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005454:	430b      	orrs	r3, r1
 8005456:	4927      	ldr	r1, [pc, #156]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 8005458:	4313      	orrs	r3, r2
 800545a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800545c:	4b27      	ldr	r3, [pc, #156]	; (80054fc <HAL_RCC_OscConfig+0x6dc>)
 800545e:	2201      	movs	r2, #1
 8005460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005462:	f7fc fa2d 	bl	80018c0 <HAL_GetTick>
 8005466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005468:	e008      	b.n	800547c <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800546a:	f7fc fa29 	bl	80018c0 <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d901      	bls.n	800547c <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e037      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800547c:	4b1d      	ldr	r3, [pc, #116]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d0f0      	beq.n	800546a <HAL_RCC_OscConfig+0x64a>
 8005488:	e02f      	b.n	80054ea <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800548a:	4b1c      	ldr	r3, [pc, #112]	; (80054fc <HAL_RCC_OscConfig+0x6dc>)
 800548c:	2200      	movs	r2, #0
 800548e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005490:	f7fc fa16 	bl	80018c0 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005498:	f7fc fa12 	bl	80018c0 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e020      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054aa:	4b12      	ldr	r3, [pc, #72]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1f0      	bne.n	8005498 <HAL_RCC_OscConfig+0x678>
 80054b6:	e018      	b.n	80054ea <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	69db      	ldr	r3, [r3, #28]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e013      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80054c4:	4b0b      	ldr	r3, [pc, #44]	; (80054f4 <HAL_RCC_OscConfig+0x6d4>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d106      	bne.n	80054e6 <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d001      	beq.n	80054ea <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e000      	b.n	80054ec <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40021000 	.word	0x40021000
 80054f8:	08006f30 	.word	0x08006f30
 80054fc:	42420060 	.word	0x42420060

08005500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d101      	bne.n	8005514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e176      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d116      	bne.n	800554e <HAL_RCC_ClockConfig+0x4e>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0302 	and.w	r3, r3, #2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d110      	bne.n	800554e <HAL_RCC_ClockConfig+0x4e>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10a      	bne.n	800554e <HAL_RCC_ClockConfig+0x4e>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0308 	and.w	r3, r3, #8
 8005540:	2b00      	cmp	r3, #0
 8005542:	d104      	bne.n	800554e <HAL_RCC_ClockConfig+0x4e>
 8005544:	f44f 714e 	mov.w	r1, #824	; 0x338
 8005548:	4874      	ldr	r0, [pc, #464]	; (800571c <HAL_RCC_ClockConfig+0x21c>)
 800554a:	f7fb ff9d 	bl	8001488 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <HAL_RCC_ClockConfig+0x6a>
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d007      	beq.n	800556a <HAL_RCC_ClockConfig+0x6a>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b02      	cmp	r3, #2
 800555e:	d004      	beq.n	800556a <HAL_RCC_ClockConfig+0x6a>
 8005560:	f240 3139 	movw	r1, #825	; 0x339
 8005564:	486d      	ldr	r0, [pc, #436]	; (800571c <HAL_RCC_ClockConfig+0x21c>)
 8005566:	f7fb ff8f 	bl	8001488 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800556a:	4b6d      	ldr	r3, [pc, #436]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0307 	and.w	r3, r3, #7
 8005572:	683a      	ldr	r2, [r7, #0]
 8005574:	429a      	cmp	r2, r3
 8005576:	d910      	bls.n	800559a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005578:	4b69      	ldr	r3, [pc, #420]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f023 0207 	bic.w	r2, r3, #7
 8005580:	4967      	ldr	r1, [pc, #412]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	4313      	orrs	r3, r2
 8005586:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005588:	4b65      	ldr	r3, [pc, #404]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	429a      	cmp	r2, r3
 8005594:	d001      	beq.n	800559a <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e133      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d049      	beq.n	800563a <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0304 	and.w	r3, r3, #4
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d005      	beq.n	80055be <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055b2:	4b5c      	ldr	r3, [pc, #368]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	4a5b      	ldr	r2, [pc, #364]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80055b8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80055bc:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d005      	beq.n	80055d6 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055ca:	4b56      	ldr	r3, [pc, #344]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	4a55      	ldr	r2, [pc, #340]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80055d0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80055d4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d024      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	2b80      	cmp	r3, #128	; 0x80
 80055e4:	d020      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	2b90      	cmp	r3, #144	; 0x90
 80055ec:	d01c      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	2ba0      	cmp	r3, #160	; 0xa0
 80055f4:	d018      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2bb0      	cmp	r3, #176	; 0xb0
 80055fc:	d014      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	2bc0      	cmp	r3, #192	; 0xc0
 8005604:	d010      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	2bd0      	cmp	r3, #208	; 0xd0
 800560c:	d00c      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	2be0      	cmp	r3, #224	; 0xe0
 8005614:	d008      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	2bf0      	cmp	r3, #240	; 0xf0
 800561c:	d004      	beq.n	8005628 <HAL_RCC_ClockConfig+0x128>
 800561e:	f240 315f 	movw	r1, #863	; 0x35f
 8005622:	483e      	ldr	r0, [pc, #248]	; (800571c <HAL_RCC_ClockConfig+0x21c>)
 8005624:	f7fb ff30 	bl	8001488 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005628:	4b3e      	ldr	r3, [pc, #248]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	493b      	ldr	r1, [pc, #236]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 8005636:	4313      	orrs	r3, r2
 8005638:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d051      	beq.n	80056ea <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00c      	beq.n	8005668 <HAL_RCC_ClockConfig+0x168>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d008      	beq.n	8005668 <HAL_RCC_ClockConfig+0x168>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	2b02      	cmp	r3, #2
 800565c:	d004      	beq.n	8005668 <HAL_RCC_ClockConfig+0x168>
 800565e:	f240 3166 	movw	r1, #870	; 0x366
 8005662:	482e      	ldr	r0, [pc, #184]	; (800571c <HAL_RCC_ClockConfig+0x21c>)
 8005664:	f7fb ff10 	bl	8001488 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d107      	bne.n	8005680 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005670:	4b2c      	ldr	r3, [pc, #176]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d115      	bne.n	80056a8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e0c0      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b02      	cmp	r3, #2
 8005686:	d107      	bne.n	8005698 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005688:	4b26      	ldr	r3, [pc, #152]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d109      	bne.n	80056a8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e0b4      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005698:	4b22      	ldr	r3, [pc, #136]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d101      	bne.n	80056a8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e0ac      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056a8:	4b1e      	ldr	r3, [pc, #120]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f023 0203 	bic.w	r2, r3, #3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	491b      	ldr	r1, [pc, #108]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056ba:	f7fc f901 	bl	80018c0 <HAL_GetTick>
 80056be:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056c0:	e00a      	b.n	80056d8 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056c2:	f7fc f8fd 	bl	80018c0 <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e094      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056d8:	4b12      	ldr	r3, [pc, #72]	; (8005724 <HAL_RCC_ClockConfig+0x224>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f003 020c 	and.w	r2, r3, #12
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d1eb      	bne.n	80056c2 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056ea:	4b0d      	ldr	r3, [pc, #52]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d217      	bcs.n	8005728 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056f8:	4b09      	ldr	r3, [pc, #36]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f023 0207 	bic.w	r2, r3, #7
 8005700:	4907      	ldr	r1, [pc, #28]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	4313      	orrs	r3, r2
 8005706:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005708:	4b05      	ldr	r3, [pc, #20]	; (8005720 <HAL_RCC_ClockConfig+0x220>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d008      	beq.n	8005728 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e073      	b.n	8005802 <HAL_RCC_ClockConfig+0x302>
 800571a:	bf00      	nop
 800571c:	08006f30 	.word	0x08006f30
 8005720:	40022000 	.word	0x40022000
 8005724:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d025      	beq.n	8005780 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d018      	beq.n	800576e <HAL_RCC_ClockConfig+0x26e>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005744:	d013      	beq.n	800576e <HAL_RCC_ClockConfig+0x26e>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800574e:	d00e      	beq.n	800576e <HAL_RCC_ClockConfig+0x26e>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005758:	d009      	beq.n	800576e <HAL_RCC_ClockConfig+0x26e>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005762:	d004      	beq.n	800576e <HAL_RCC_ClockConfig+0x26e>
 8005764:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8005768:	4828      	ldr	r0, [pc, #160]	; (800580c <HAL_RCC_ClockConfig+0x30c>)
 800576a:	f7fb fe8d 	bl	8001488 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800576e:	4b28      	ldr	r3, [pc, #160]	; (8005810 <HAL_RCC_ClockConfig+0x310>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	4925      	ldr	r1, [pc, #148]	; (8005810 <HAL_RCC_ClockConfig+0x310>)
 800577c:	4313      	orrs	r3, r2
 800577e:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0308 	and.w	r3, r3, #8
 8005788:	2b00      	cmp	r3, #0
 800578a:	d026      	beq.n	80057da <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d018      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x2c6>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800579c:	d013      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x2c6>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80057a6:	d00e      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x2c6>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80057b0:	d009      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x2c6>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057ba:	d004      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x2c6>
 80057bc:	f240 31ab 	movw	r1, #939	; 0x3ab
 80057c0:	4812      	ldr	r0, [pc, #72]	; (800580c <HAL_RCC_ClockConfig+0x30c>)
 80057c2:	f7fb fe61 	bl	8001488 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80057c6:	4b12      	ldr	r3, [pc, #72]	; (8005810 <HAL_RCC_ClockConfig+0x310>)
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	00db      	lsls	r3, r3, #3
 80057d4:	490e      	ldr	r1, [pc, #56]	; (8005810 <HAL_RCC_ClockConfig+0x310>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057da:	f000 f821 	bl	8005820 <HAL_RCC_GetSysClockFreq>
 80057de:	4601      	mov	r1, r0
 80057e0:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <HAL_RCC_ClockConfig+0x310>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	091b      	lsrs	r3, r3, #4
 80057e6:	f003 030f 	and.w	r3, r3, #15
 80057ea:	4a0a      	ldr	r2, [pc, #40]	; (8005814 <HAL_RCC_ClockConfig+0x314>)
 80057ec:	5cd3      	ldrb	r3, [r2, r3]
 80057ee:	fa21 f303 	lsr.w	r3, r1, r3
 80057f2:	4a09      	ldr	r2, [pc, #36]	; (8005818 <HAL_RCC_ClockConfig+0x318>)
 80057f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057f6:	4b09      	ldr	r3, [pc, #36]	; (800581c <HAL_RCC_ClockConfig+0x31c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fc f81e 	bl	800183c <HAL_InitTick>

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	08006f30 	.word	0x08006f30
 8005810:	40021000 	.word	0x40021000
 8005814:	08007004 	.word	0x08007004
 8005818:	20000008 	.word	0x20000008
 800581c:	2000000c 	.word	0x2000000c

08005820 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005820:	b490      	push	{r4, r7}
 8005822:	b08a      	sub	sp, #40	; 0x28
 8005824:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005826:	4b2a      	ldr	r3, [pc, #168]	; (80058d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005828:	1d3c      	adds	r4, r7, #4
 800582a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800582c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005830:	4b28      	ldr	r3, [pc, #160]	; (80058d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	61fb      	str	r3, [r7, #28]
 800583a:	2300      	movs	r3, #0
 800583c:	61bb      	str	r3, [r7, #24]
 800583e:	2300      	movs	r3, #0
 8005840:	627b      	str	r3, [r7, #36]	; 0x24
 8005842:	2300      	movs	r3, #0
 8005844:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800584a:	4b23      	ldr	r3, [pc, #140]	; (80058d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f003 030c 	and.w	r3, r3, #12
 8005856:	2b04      	cmp	r3, #4
 8005858:	d002      	beq.n	8005860 <HAL_RCC_GetSysClockFreq+0x40>
 800585a:	2b08      	cmp	r3, #8
 800585c:	d003      	beq.n	8005866 <HAL_RCC_GetSysClockFreq+0x46>
 800585e:	e02d      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005860:	4b1e      	ldr	r3, [pc, #120]	; (80058dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005862:	623b      	str	r3, [r7, #32]
      break;
 8005864:	e02d      	b.n	80058c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	0c9b      	lsrs	r3, r3, #18
 800586a:	f003 030f 	and.w	r3, r3, #15
 800586e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005872:	4413      	add	r3, r2
 8005874:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005878:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d013      	beq.n	80058ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005884:	4b14      	ldr	r3, [pc, #80]	; (80058d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	0c5b      	lsrs	r3, r3, #17
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005892:	4413      	add	r3, r2
 8005894:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005898:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	4a0f      	ldr	r2, [pc, #60]	; (80058dc <HAL_RCC_GetSysClockFreq+0xbc>)
 800589e:	fb02 f203 	mul.w	r2, r2, r3
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
 80058aa:	e004      	b.n	80058b6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	4a0c      	ldr	r2, [pc, #48]	; (80058e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058b0:	fb02 f303 	mul.w	r3, r2, r3
 80058b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80058b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b8:	623b      	str	r3, [r7, #32]
      break;
 80058ba:	e002      	b.n	80058c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80058bc:	4b07      	ldr	r3, [pc, #28]	; (80058dc <HAL_RCC_GetSysClockFreq+0xbc>)
 80058be:	623b      	str	r3, [r7, #32]
      break;
 80058c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058c2:	6a3b      	ldr	r3, [r7, #32]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3728      	adds	r7, #40	; 0x28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bc90      	pop	{r4, r7}
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	08006f68 	.word	0x08006f68
 80058d4:	08006f78 	.word	0x08006f78
 80058d8:	40021000 	.word	0x40021000
 80058dc:	007a1200 	.word	0x007a1200
 80058e0:	003d0900 	.word	0x003d0900

080058e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058e4:	b480      	push	{r7}
 80058e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058e8:	4b02      	ldr	r3, [pc, #8]	; (80058f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80058ea:	681b      	ldr	r3, [r3, #0]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bc80      	pop	{r7}
 80058f2:	4770      	bx	lr
 80058f4:	20000008 	.word	0x20000008

080058f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058fc:	f7ff fff2 	bl	80058e4 <HAL_RCC_GetHCLKFreq>
 8005900:	4601      	mov	r1, r0
 8005902:	4b05      	ldr	r3, [pc, #20]	; (8005918 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	0a1b      	lsrs	r3, r3, #8
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	4a03      	ldr	r2, [pc, #12]	; (800591c <HAL_RCC_GetPCLK1Freq+0x24>)
 800590e:	5cd3      	ldrb	r3, [r2, r3]
 8005910:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005914:	4618      	mov	r0, r3
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40021000 	.word	0x40021000
 800591c:	08007014 	.word	0x08007014

08005920 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005924:	f7ff ffde 	bl	80058e4 <HAL_RCC_GetHCLKFreq>
 8005928:	4601      	mov	r1, r0
 800592a:	4b05      	ldr	r3, [pc, #20]	; (8005940 <HAL_RCC_GetPCLK2Freq+0x20>)
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	0adb      	lsrs	r3, r3, #11
 8005930:	f003 0307 	and.w	r3, r3, #7
 8005934:	4a03      	ldr	r2, [pc, #12]	; (8005944 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005936:	5cd3      	ldrb	r3, [r2, r3]
 8005938:	fa21 f303 	lsr.w	r3, r1, r3
}
 800593c:	4618      	mov	r0, r3
 800593e:	bd80      	pop	{r7, pc}
 8005940:	40021000 	.word	0x40021000
 8005944:	08007014 	.word	0x08007014

08005948 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005950:	4b0a      	ldr	r3, [pc, #40]	; (800597c <RCC_Delay+0x34>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a0a      	ldr	r2, [pc, #40]	; (8005980 <RCC_Delay+0x38>)
 8005956:	fba2 2303 	umull	r2, r3, r2, r3
 800595a:	0a5b      	lsrs	r3, r3, #9
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	fb02 f303 	mul.w	r3, r2, r3
 8005962:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005964:	bf00      	nop
  }
  while (Delay --);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	1e5a      	subs	r2, r3, #1
 800596a:	60fa      	str	r2, [r7, #12]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1f9      	bne.n	8005964 <RCC_Delay+0x1c>
}
 8005970:	bf00      	nop
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	bc80      	pop	{r7}
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	20000008 	.word	0x20000008
 8005980:	10624dd3 	.word	0x10624dd3

08005984 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800598c:	2300      	movs	r3, #0
 800598e:	613b      	str	r3, [r7, #16]
 8005990:	2300      	movs	r3, #0
 8005992:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10f      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d109      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0310 	and.w	r3, r3, #16
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d103      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80059b8:	216c      	movs	r1, #108	; 0x6c
 80059ba:	4873      	ldr	r0, [pc, #460]	; (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80059bc:	f7fb fd64 	bl	8001488 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 8095 	beq.w	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d012      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059de:	d00d      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059e8:	d008      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059f2:	d003      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80059f4:	2172      	movs	r1, #114	; 0x72
 80059f6:	4864      	ldr	r0, [pc, #400]	; (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80059f8:	f7fb fd46 	bl	8001488 <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 80059fc:	2300      	movs	r3, #0
 80059fe:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a00:	4b62      	ldr	r3, [pc, #392]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d10d      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a0c:	4b5f      	ldr	r3, [pc, #380]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a0e:	69db      	ldr	r3, [r3, #28]
 8005a10:	4a5e      	ldr	r2, [pc, #376]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a16:	61d3      	str	r3, [r2, #28]
 8005a18:	4b5c      	ldr	r3, [pc, #368]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a20:	60bb      	str	r3, [r7, #8]
 8005a22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a24:	2301      	movs	r3, #1
 8005a26:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a28:	4b59      	ldr	r3, [pc, #356]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d118      	bne.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a34:	4b56      	ldr	r3, [pc, #344]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a55      	ldr	r2, [pc, #340]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a40:	f7fb ff3e 	bl	80018c0 <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a46:	e008      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a48:	f7fb ff3a 	bl	80018c0 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b64      	cmp	r3, #100	; 0x64
 8005a54:	d901      	bls.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e092      	b.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a5a:	4b4d      	ldr	r3, [pc, #308]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0f0      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a66:	4b49      	ldr	r3, [pc, #292]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a6e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d02e      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d027      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a84:	4b41      	ldr	r3, [pc, #260]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a8c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a8e:	4b41      	ldr	r3, [pc, #260]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a90:	2201      	movs	r2, #1
 8005a92:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a94:	4b3f      	ldr	r3, [pc, #252]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a9a:	4a3c      	ldr	r2, [pc, #240]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d014      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aaa:	f7fb ff09 	bl	80018c0 <HAL_GetTick>
 8005aae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ab0:	e00a      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab2:	f7fb ff05 	bl	80018c0 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e05b      	b.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ac8:	4b30      	ldr	r3, [pc, #192]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d0ee      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ad4:	4b2d      	ldr	r3, [pc, #180]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	492a      	ldr	r1, [pc, #168]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005ae6:	7dfb      	ldrb	r3, [r7, #23]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d105      	bne.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aec:	4b27      	ldr	r3, [pc, #156]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	4a26      	ldr	r2, [pc, #152]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005af2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005af6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0302 	and.w	r3, r3, #2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d01f      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d012      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b14:	d00d      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b1e:	d008      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005b28:	d003      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005b2a:	21b9      	movs	r1, #185	; 0xb9
 8005b2c:	4816      	ldr	r0, [pc, #88]	; (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005b2e:	f7fb fcab 	bl	8001488 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b32:	4b16      	ldr	r3, [pc, #88]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	4913      	ldr	r1, [pc, #76]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d016      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b58:	d008      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d004      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005b62:	f240 1115 	movw	r1, #277	; 0x115
 8005b66:	4808      	ldr	r0, [pc, #32]	; (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005b68:	f7fb fc8e 	bl	8001488 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b6c:	4b07      	ldr	r3, [pc, #28]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	4904      	ldr	r1, [pc, #16]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	08006f7c 	.word	0x08006f7c
 8005b8c:	40021000 	.word	0x40021000
 8005b90:	40007000 	.word	0x40007000
 8005b94:	42420440 	.word	0x42420440

08005b98 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b98:	b590      	push	{r4, r7, lr}
 8005b9a:	b08d      	sub	sp, #52	; 0x34
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005ba0:	4b5f      	ldr	r3, [pc, #380]	; (8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x188>)
 8005ba2:	f107 040c 	add.w	r4, r7, #12
 8005ba6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005ba8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005bac:	4b5d      	ldr	r3, [pc, #372]	; (8005d24 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>)
 8005bae:	881b      	ldrh	r3, [r3, #0]
 8005bb0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bba:	2300      	movs	r3, #0
 8005bbc:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61fb      	str	r3, [r7, #28]
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d10e      	bne.n	8005bee <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d109      	bne.n	8005bee <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f003 0310 	and.w	r3, r3, #16
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d104      	bne.n	8005bee <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8005be4:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8005be8:	484f      	ldr	r0, [pc, #316]	; (8005d28 <HAL_RCCEx_GetPeriphCLKFreq+0x190>)
 8005bea:	f7fb fc4d 	bl	8001488 <assert_failed>

  switch (PeriphClk)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d07f      	beq.n	8005cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8005bf4:	2b10      	cmp	r3, #16
 8005bf6:	d002      	beq.n	8005bfe <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d048      	beq.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005bfc:	e08b      	b.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      temp_reg = RCC->CFGR;
 8005bfe:	4b4b      	ldr	r3, [pc, #300]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005c04:	4b49      	ldr	r3, [pc, #292]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d07f      	beq.n	8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x178>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	0c9b      	lsrs	r3, r3, #18
 8005c14:	f003 030f 	and.w	r3, r3, #15
 8005c18:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005c1c:	4413      	add	r3, r2
 8005c1e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005c22:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d018      	beq.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c2e:	4b3f      	ldr	r3, [pc, #252]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	0c5b      	lsrs	r3, r3, #17
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005c42:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00d      	beq.n	8005c6a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005c4e:	4a38      	ldr	r2, [pc, #224]	; (8005d30 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c52:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c56:	6a3b      	ldr	r3, [r7, #32]
 8005c58:	fb02 f303 	mul.w	r3, r2, r3
 8005c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c5e:	e004      	b.n	8005c6a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c60:	6a3b      	ldr	r3, [r7, #32]
 8005c62:	4a34      	ldr	r2, [pc, #208]	; (8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8005c64:	fb02 f303 	mul.w	r3, r2, r3
 8005c68:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005c6a:	4b30      	ldr	r3, [pc, #192]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c76:	d102      	bne.n	8005c7e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
          frequency = pllclk;
 8005c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c7a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005c7c:	e048      	b.n	8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x178>
          frequency = (pllclk * 2) / 3;
 8005c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c80:	005b      	lsls	r3, r3, #1
 8005c82:	4a2d      	ldr	r2, [pc, #180]	; (8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8005c84:	fba2 2303 	umull	r2, r3, r2, r3
 8005c88:	085b      	lsrs	r3, r3, #1
 8005c8a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005c8c:	e040      	b.n	8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x178>
      temp_reg = RCC->BDCR;
 8005c8e:	4b27      	ldr	r3, [pc, #156]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c9e:	d108      	bne.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSE_VALUE;
 8005caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cae:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cb0:	e01f      	b.n	8005cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cbc:	d109      	bne.n	8005cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8005cbe:	4b1b      	ldr	r3, [pc, #108]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        frequency = LSI_VALUE;
 8005cca:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005cce:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cd0:	e00f      	b.n	8005cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cdc:	d11a      	bne.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8005cde:	4b13      	ldr	r3, [pc, #76]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d014      	beq.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
        frequency = HSE_VALUE / 128U;
 8005cea:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005cee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005cf0:	e010      	b.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8005cf2:	e00f      	b.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005cf4:	f7ff fe14 	bl	8005920 <HAL_RCC_GetPCLK2Freq>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	4b0c      	ldr	r3, [pc, #48]	; (8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	0b9b      	lsrs	r3, r3, #14
 8005d00:	f003 0303 	and.w	r3, r3, #3
 8005d04:	3301      	adds	r3, #1
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005d0e:	e002      	b.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      break;
 8005d10:	bf00      	nop
 8005d12:	e000      	b.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      break;
 8005d14:	bf00      	nop
    }
  }
  return (frequency);
 8005d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3734      	adds	r7, #52	; 0x34
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd90      	pop	{r4, r7, pc}
 8005d20:	08006fb8 	.word	0x08006fb8
 8005d24:	08006fc8 	.word	0x08006fc8
 8005d28:	08006f7c 	.word	0x08006f7c
 8005d2c:	40021000 	.word	0x40021000
 8005d30:	007a1200 	.word	0x007a1200
 8005d34:	003d0900 	.word	0x003d0900
 8005d38:	aaaaaaab 	.word	0xaaaaaaab

08005d3c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e0b4      	b.n	8005ebc <HAL_RTC_Init+0x180>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a5b      	ldr	r2, [pc, #364]	; (8005ec4 <HAL_RTC_Init+0x188>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d004      	beq.n	8005d66 <HAL_RTC_Init+0x2a>
 8005d5c:	f240 111d 	movw	r1, #285	; 0x11d
 8005d60:	4859      	ldr	r0, [pc, #356]	; (8005ec8 <HAL_RTC_Init+0x18c>)
 8005d62:	f7fb fb91 	bl	8001488 <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d012      	beq.n	8005d94 <HAL_RTC_Init+0x58>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	2b80      	cmp	r3, #128	; 0x80
 8005d74:	d00e      	beq.n	8005d94 <HAL_RTC_Init+0x58>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d7e:	d009      	beq.n	8005d94 <HAL_RTC_Init+0x58>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d88:	d004      	beq.n	8005d94 <HAL_RTC_Init+0x58>
 8005d8a:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8005d8e:	484e      	ldr	r0, [pc, #312]	; (8005ec8 <HAL_RTC_Init+0x18c>)
 8005d90:	f7fb fb7a 	bl	8001488 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d9c:	d309      	bcc.n	8005db2 <HAL_RTC_Init+0x76>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da6:	d004      	beq.n	8005db2 <HAL_RTC_Init+0x76>
 8005da8:	f240 111f 	movw	r1, #287	; 0x11f
 8005dac:	4846      	ldr	r0, [pc, #280]	; (8005ec8 <HAL_RTC_Init+0x18c>)
 8005dae:	f7fb fb6b 	bl	8001488 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	7c5b      	ldrb	r3, [r3, #17]
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d105      	bne.n	8005dc8 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fb fbb4 	bl	8001530 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fd07 	bl	80067e2 <HAL_RTC_WaitForSynchro>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d004      	beq.n	8005de4 <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2204      	movs	r2, #4
 8005dde:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e06b      	b.n	8005ebc <HAL_RTC_Init+0x180>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 fdc0 	bl	800696a <RTC_EnterInitMode>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d004      	beq.n	8005dfa <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2204      	movs	r2, #4
 8005df4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e060      	b.n	8005ebc <HAL_RTC_Init+0x180>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0207 	bic.w	r2, r2, #7
 8005e08:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d005      	beq.n	8005e1e <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8005e12:	4b2e      	ldr	r3, [pc, #184]	; (8005ecc <HAL_RTC_Init+0x190>)
 8005e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e16:	4a2d      	ldr	r2, [pc, #180]	; (8005ecc <HAL_RTC_Init+0x190>)
 8005e18:	f023 0301 	bic.w	r3, r3, #1
 8005e1c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005e1e:	4b2b      	ldr	r3, [pc, #172]	; (8005ecc <HAL_RTC_Init+0x190>)
 8005e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e22:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	4928      	ldr	r1, [pc, #160]	; (8005ecc <HAL_RTC_Init+0x190>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e38:	d003      	beq.n	8005e42 <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	60fb      	str	r3, [r7, #12]
 8005e40:	e00e      	b.n	8005e60 <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005e42:	2001      	movs	r0, #1
 8005e44:	f7ff fea8 	bl	8005b98 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e48:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d104      	bne.n	8005e5a <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2204      	movs	r2, #4
 8005e54:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e030      	b.n	8005ebc <HAL_RTC_Init+0x180>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f023 010f 	bic.w	r1, r3, #15
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	0c1a      	lsrs	r2, r3, #16
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	041b      	lsls	r3, r3, #16
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	b291      	uxth	r1, r2
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	6812      	ldr	r2, [r2, #0]
 8005e88:	430b      	orrs	r3, r1
 8005e8a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 fd94 	bl	80069ba <RTC_ExitInitMode>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d004      	beq.n	8005ea2 <HAL_RTC_Init+0x166>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2204      	movs	r2, #4
 8005e9c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e00c      	b.n	8005ebc <HAL_RTC_Init+0x180>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8005eba:	2300      	movs	r3, #0
  }
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40002800 	.word	0x40002800
 8005ec8:	08006fcc 	.word	0x08006fcc
 8005ecc:	40006c00 	.word	0x40006c00

08005ed0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ed0:	b590      	push	{r4, r7, lr}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005edc:	2300      	movs	r3, #0
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d002      	beq.n	8005ef0 <HAL_RTC_SetTime+0x20>
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d101      	bne.n	8005ef4 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e0cd      	b.n	8006090 <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d007      	beq.n	8005f0a <HAL_RTC_SetTime+0x3a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d004      	beq.n	8005f0a <HAL_RTC_SetTime+0x3a>
 8005f00:	f240 21ca 	movw	r1, #714	; 0x2ca
 8005f04:	4864      	ldr	r0, [pc, #400]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005f06:	f7fb fabf 	bl	8001488 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	7c1b      	ldrb	r3, [r3, #16]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d101      	bne.n	8005f16 <HAL_RTC_SetTime+0x46>
 8005f12:	2302      	movs	r3, #2
 8005f14:	e0bc      	b.n	8006090 <HAL_RTC_SetTime+0x1c0>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2202      	movs	r2, #2
 8005f20:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d12e      	bne.n	8005f86 <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	2b17      	cmp	r3, #23
 8005f2e:	d904      	bls.n	8005f3a <HAL_RTC_SetTime+0x6a>
 8005f30:	f240 21d3 	movw	r1, #723	; 0x2d3
 8005f34:	4858      	ldr	r0, [pc, #352]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005f36:	f7fb faa7 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	785b      	ldrb	r3, [r3, #1]
 8005f3e:	2b3b      	cmp	r3, #59	; 0x3b
 8005f40:	d904      	bls.n	8005f4c <HAL_RTC_SetTime+0x7c>
 8005f42:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 8005f46:	4854      	ldr	r0, [pc, #336]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005f48:	f7fb fa9e 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	789b      	ldrb	r3, [r3, #2]
 8005f50:	2b3b      	cmp	r3, #59	; 0x3b
 8005f52:	d904      	bls.n	8005f5e <HAL_RTC_SetTime+0x8e>
 8005f54:	f240 21d5 	movw	r1, #725	; 0x2d5
 8005f58:	484f      	ldr	r0, [pc, #316]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005f5a:	f7fb fa95 	bl	8001488 <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005f68:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	785b      	ldrb	r3, [r3, #1]
 8005f70:	4619      	mov	r1, r3
 8005f72:	460b      	mov	r3, r1
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	1a5b      	subs	r3, r3, r1
 8005f78:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005f7a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005f80:	4413      	add	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]
 8005f84:	e045      	b.n	8006012 <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f000 fd5a 	bl	8006a44 <RTC_Bcd2ToByte>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b17      	cmp	r3, #23
 8005f94:	d904      	bls.n	8005fa0 <HAL_RTC_SetTime+0xd0>
 8005f96:	f240 21dd 	movw	r1, #733	; 0x2dd
 8005f9a:	483f      	ldr	r0, [pc, #252]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005f9c:	f7fb fa74 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	785b      	ldrb	r3, [r3, #1]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 fd4d 	bl	8006a44 <RTC_Bcd2ToByte>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b3b      	cmp	r3, #59	; 0x3b
 8005fae:	d904      	bls.n	8005fba <HAL_RTC_SetTime+0xea>
 8005fb0:	f240 21de 	movw	r1, #734	; 0x2de
 8005fb4:	4838      	ldr	r0, [pc, #224]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005fb6:	f7fb fa67 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	789b      	ldrb	r3, [r3, #2]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 fd40 	bl	8006a44 <RTC_Bcd2ToByte>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b3b      	cmp	r3, #59	; 0x3b
 8005fc8:	d904      	bls.n	8005fd4 <HAL_RTC_SetTime+0x104>
 8005fca:	f240 21df 	movw	r1, #735	; 0x2df
 8005fce:	4832      	ldr	r0, [pc, #200]	; (8006098 <HAL_RTC_SetTime+0x1c8>)
 8005fd0:	f7fb fa5a 	bl	8001488 <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f000 fd33 	bl	8006a44 <RTC_Bcd2ToByte>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005fe6:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	785b      	ldrb	r3, [r3, #1]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 fd28 	bl	8006a44 <RTC_Bcd2ToByte>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	1a9b      	subs	r3, r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006000:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	789b      	ldrb	r3, [r3, #2]
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fd1c 	bl	8006a44 <RTC_Bcd2ToByte>
 800600c:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800600e:	4423      	add	r3, r4
 8006010:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006012:	6979      	ldr	r1, [r7, #20]
 8006014:	68f8      	ldr	r0, [r7, #12]
 8006016:	f000 fc41 	bl	800689c <RTC_WriteTimeCounter>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d007      	beq.n	8006030 <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2204      	movs	r2, #4
 8006024:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e02f      	b.n	8006090 <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685a      	ldr	r2, [r3, #4]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0205 	bic.w	r2, r2, #5
 800603e:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f000 fc52 	bl	80068ea <RTC_ReadAlarmCounter>
 8006046:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800604e:	d018      	beq.n	8006082 <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	429a      	cmp	r2, r3
 8006056:	d214      	bcs.n	8006082 <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800605e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006062:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006064:	6939      	ldr	r1, [r7, #16]
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f000 fc58 	bl	800691c <RTC_WriteAlarmCounter>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2204      	movs	r2, #4
 8006076:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e006      	b.n	8006090 <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800608e:	2300      	movs	r3, #0
  }
}
 8006090:	4618      	mov	r0, r3
 8006092:	371c      	adds	r7, #28
 8006094:	46bd      	mov	sp, r7
 8006096:	bd90      	pop	{r4, r7, pc}
 8006098:	08006fcc 	.word	0x08006fcc

0800609c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b088      	sub	sp, #32
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61bb      	str	r3, [r7, #24]
 80060ac:	2300      	movs	r3, #0
 80060ae:	61fb      	str	r3, [r7, #28]
 80060b0:	2300      	movs	r3, #0
 80060b2:	617b      	str	r3, [r7, #20]
 80060b4:	2300      	movs	r3, #0
 80060b6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d002      	beq.n	80060c4 <HAL_RTC_GetTime+0x28>
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e0c0      	b.n	800624a <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d007      	beq.n	80060de <HAL_RTC_GetTime+0x42>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d004      	beq.n	80060de <HAL_RTC_GetTime+0x42>
 80060d4:	f240 312d 	movw	r1, #813	; 0x32d
 80060d8:	485e      	ldr	r0, [pc, #376]	; (8006254 <HAL_RTC_GetTime+0x1b8>)
 80060da:	f7fb f9d5 	bl	8001488 <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f003 0304 	and.w	r3, r3, #4
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e0ac      	b.n	800624a <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f000 fba3 	bl	800683c <RTC_ReadTimeCounter>
 80060f6:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	4a57      	ldr	r2, [pc, #348]	; (8006258 <HAL_RTC_GetTime+0x1bc>)
 80060fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006100:	0adb      	lsrs	r3, r3, #11
 8006102:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	4b54      	ldr	r3, [pc, #336]	; (8006258 <HAL_RTC_GetTime+0x1bc>)
 8006108:	fba3 1302 	umull	r1, r3, r3, r2
 800610c:	0adb      	lsrs	r3, r3, #11
 800610e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006112:	fb01 f303 	mul.w	r3, r1, r3
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	4a50      	ldr	r2, [pc, #320]	; (800625c <HAL_RTC_GetTime+0x1c0>)
 800611a:	fba2 2303 	umull	r2, r3, r2, r3
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	b2da      	uxtb	r2, r3
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	4a4b      	ldr	r2, [pc, #300]	; (8006258 <HAL_RTC_GetTime+0x1bc>)
 800612a:	fba2 1203 	umull	r1, r2, r2, r3
 800612e:	0ad2      	lsrs	r2, r2, #11
 8006130:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006134:	fb01 f202 	mul.w	r2, r1, r2
 8006138:	1a9a      	subs	r2, r3, r2
 800613a:	4b48      	ldr	r3, [pc, #288]	; (800625c <HAL_RTC_GetTime+0x1c0>)
 800613c:	fba3 1302 	umull	r1, r3, r3, r2
 8006140:	0959      	lsrs	r1, r3, #5
 8006142:	460b      	mov	r3, r1
 8006144:	011b      	lsls	r3, r3, #4
 8006146:	1a5b      	subs	r3, r3, r1
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	1ad1      	subs	r1, r2, r3
 800614c:	b2ca      	uxtb	r2, r1
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	2b17      	cmp	r3, #23
 8006156:	d955      	bls.n	8006204 <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	4a41      	ldr	r2, [pc, #260]	; (8006260 <HAL_RTC_GetTime+0x1c4>)
 800615c:	fba2 2303 	umull	r2, r3, r2, r3
 8006160:	091b      	lsrs	r3, r3, #4
 8006162:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8006164:	6939      	ldr	r1, [r7, #16]
 8006166:	4b3e      	ldr	r3, [pc, #248]	; (8006260 <HAL_RTC_GetTime+0x1c4>)
 8006168:	fba3 2301 	umull	r2, r3, r3, r1
 800616c:	091a      	lsrs	r2, r3, #4
 800616e:	4613      	mov	r3, r2
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	4413      	add	r3, r2
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	1aca      	subs	r2, r1, r3
 8006178:	b2d2      	uxtb	r2, r2
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800617e:	68f8      	ldr	r0, [r7, #12]
 8006180:	f000 fbb3 	bl	80068ea <RTC_ReadAlarmCounter>
 8006184:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800618c:	d008      	beq.n	80061a0 <HAL_RTC_GetTime+0x104>
 800618e:	69fa      	ldr	r2, [r7, #28]
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	429a      	cmp	r2, r3
 8006194:	d904      	bls.n	80061a0 <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 8006196:	69fa      	ldr	r2, [r7, #28]
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	61fb      	str	r3, [r7, #28]
 800619e:	e002      	b.n	80061a6 <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80061a0:	f04f 33ff 	mov.w	r3, #4294967295
 80061a4:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	4a2e      	ldr	r2, [pc, #184]	; (8006264 <HAL_RTC_GetTime+0x1c8>)
 80061aa:	fb02 f303 	mul.w	r3, r2, r3
 80061ae:	69ba      	ldr	r2, [r7, #24]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80061b4:	69b9      	ldr	r1, [r7, #24]
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 fb70 	bl	800689c <RTC_WriteTimeCounter>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e041      	b.n	800624a <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061cc:	d00c      	beq.n	80061e8 <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 80061ce:	69fa      	ldr	r2, [r7, #28]
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	4413      	add	r3, r2
 80061d4:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80061d6:	69f9      	ldr	r1, [r7, #28]
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f000 fb9f 	bl	800691c <RTC_WriteAlarmCounter>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e030      	b.n	800624a <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80061e8:	69f9      	ldr	r1, [r7, #28]
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f000 fb96 	bl	800691c <RTC_WriteAlarmCounter>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e027      	b.n	800624a <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80061fa:	6979      	ldr	r1, [r7, #20]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 fc3e 	bl	8006a7e <RTC_DateUpdate>
 8006202:	e003      	b.n	800620c <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	b2da      	uxtb	r2, r3
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d01a      	beq.n	8006248 <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fbf7 	bl	8006a0a <RTC_ByteToBcd2>
 800621c:	4603      	mov	r3, r0
 800621e:	461a      	mov	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	785b      	ldrb	r3, [r3, #1]
 8006228:	4618      	mov	r0, r3
 800622a:	f000 fbee 	bl	8006a0a <RTC_ByteToBcd2>
 800622e:	4603      	mov	r3, r0
 8006230:	461a      	mov	r2, r3
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	789b      	ldrb	r3, [r3, #2]
 800623a:	4618      	mov	r0, r3
 800623c:	f000 fbe5 	bl	8006a0a <RTC_ByteToBcd2>
 8006240:	4603      	mov	r3, r0
 8006242:	461a      	mov	r2, r3
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3720      	adds	r7, #32
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	08006fcc 	.word	0x08006fcc
 8006258:	91a2b3c5 	.word	0x91a2b3c5
 800625c:	88888889 	.word	0x88888889
 8006260:	aaaaaaab 	.word	0xaaaaaaab
 8006264:	00015180 	.word	0x00015180

08006268 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b088      	sub	sp, #32
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	61fb      	str	r3, [r7, #28]
 8006278:	2300      	movs	r3, #0
 800627a:	61bb      	str	r3, [r7, #24]
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d002      	beq.n	800628c <HAL_RTC_SetDate+0x24>
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e0fc      	b.n	800648a <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d007      	beq.n	80062a6 <HAL_RTC_SetDate+0x3e>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d004      	beq.n	80062a6 <HAL_RTC_SetDate+0x3e>
 800629c:	f44f 7167 	mov.w	r1, #924	; 0x39c
 80062a0:	487c      	ldr	r0, [pc, #496]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 80062a2:	f7fb f8f1 	bl	8001488 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	7c1b      	ldrb	r3, [r3, #16]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_RTC_SetDate+0x4a>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e0eb      	b.n	800648a <HAL_RTC_SetDate+0x222>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2202      	movs	r2, #2
 80062bc:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d12f      	bne.n	8006324 <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	78db      	ldrb	r3, [r3, #3]
 80062c8:	2b63      	cmp	r3, #99	; 0x63
 80062ca:	d904      	bls.n	80062d6 <HAL_RTC_SetDate+0x6e>
 80062cc:	f240 31a5 	movw	r1, #933	; 0x3a5
 80062d0:	4870      	ldr	r0, [pc, #448]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 80062d2:	f7fb f8d9 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	785b      	ldrb	r3, [r3, #1]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_RTC_SetDate+0x7e>
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	785b      	ldrb	r3, [r3, #1]
 80062e2:	2b0c      	cmp	r3, #12
 80062e4:	d904      	bls.n	80062f0 <HAL_RTC_SetDate+0x88>
 80062e6:	f240 31a6 	movw	r1, #934	; 0x3a6
 80062ea:	486a      	ldr	r0, [pc, #424]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 80062ec:	f7fb f8cc 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	789b      	ldrb	r3, [r3, #2]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <HAL_RTC_SetDate+0x98>
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	789b      	ldrb	r3, [r3, #2]
 80062fc:	2b1f      	cmp	r3, #31
 80062fe:	d904      	bls.n	800630a <HAL_RTC_SetDate+0xa2>
 8006300:	f240 31a7 	movw	r1, #935	; 0x3a7
 8006304:	4863      	ldr	r0, [pc, #396]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 8006306:	f7fb f8bf 	bl	8001488 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	78da      	ldrb	r2, [r3, #3]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	785a      	ldrb	r2, [r3, #1]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	789a      	ldrb	r2, [r3, #2]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	739a      	strb	r2, [r3, #14]
 8006322:	e051      	b.n	80063c8 <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	78db      	ldrb	r3, [r3, #3]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 fb8b 	bl	8006a44 <RTC_Bcd2ToByte>
 800632e:	4603      	mov	r3, r0
 8006330:	2b63      	cmp	r3, #99	; 0x63
 8006332:	d904      	bls.n	800633e <HAL_RTC_SetDate+0xd6>
 8006334:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8006338:	4856      	ldr	r0, [pc, #344]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 800633a:	f7fb f8a5 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	785b      	ldrb	r3, [r3, #1]
 8006342:	4618      	mov	r0, r3
 8006344:	f000 fb7e 	bl	8006a44 <RTC_Bcd2ToByte>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d007      	beq.n	800635e <HAL_RTC_SetDate+0xf6>
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	785b      	ldrb	r3, [r3, #1]
 8006352:	4618      	mov	r0, r3
 8006354:	f000 fb76 	bl	8006a44 <RTC_Bcd2ToByte>
 8006358:	4603      	mov	r3, r0
 800635a:	2b0c      	cmp	r3, #12
 800635c:	d904      	bls.n	8006368 <HAL_RTC_SetDate+0x100>
 800635e:	f240 31b1 	movw	r1, #945	; 0x3b1
 8006362:	484c      	ldr	r0, [pc, #304]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 8006364:	f7fb f890 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	789b      	ldrb	r3, [r3, #2]
 800636c:	4618      	mov	r0, r3
 800636e:	f000 fb69 	bl	8006a44 <RTC_Bcd2ToByte>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d007      	beq.n	8006388 <HAL_RTC_SetDate+0x120>
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	789b      	ldrb	r3, [r3, #2]
 800637c:	4618      	mov	r0, r3
 800637e:	f000 fb61 	bl	8006a44 <RTC_Bcd2ToByte>
 8006382:	4603      	mov	r3, r0
 8006384:	2b1f      	cmp	r3, #31
 8006386:	d904      	bls.n	8006392 <HAL_RTC_SetDate+0x12a>
 8006388:	f240 31b2 	movw	r1, #946	; 0x3b2
 800638c:	4841      	ldr	r0, [pc, #260]	; (8006494 <HAL_RTC_SetDate+0x22c>)
 800638e:	f7fb f87b 	bl	8001488 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	78db      	ldrb	r3, [r3, #3]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 fb54 	bl	8006a44 <RTC_Bcd2ToByte>
 800639c:	4603      	mov	r3, r0
 800639e:	461a      	mov	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	785b      	ldrb	r3, [r3, #1]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 fb4b 	bl	8006a44 <RTC_Bcd2ToByte>
 80063ae:	4603      	mov	r3, r0
 80063b0:	461a      	mov	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	789b      	ldrb	r3, [r3, #2]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 fb42 	bl	8006a44 <RTC_Bcd2ToByte>
 80063c0:	4603      	mov	r3, r0
 80063c2:	461a      	mov	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	7bdb      	ldrb	r3, [r3, #15]
 80063cc:	4618      	mov	r0, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	7b59      	ldrb	r1, [r3, #13]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	7b9b      	ldrb	r3, [r3, #14]
 80063d6:	461a      	mov	r2, r3
 80063d8:	f000 fc2c 	bl	8006c34 <RTC_WeekDayNum>
 80063dc:	4603      	mov	r3, r0
 80063de:	461a      	mov	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	7b1a      	ldrb	r2, [r3, #12]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 fa25 	bl	800683c <RTC_ReadTimeCounter>
 80063f2:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	4a28      	ldr	r2, [pc, #160]	; (8006498 <HAL_RTC_SetDate+0x230>)
 80063f8:	fba2 2303 	umull	r2, r3, r2, r3
 80063fc:	0adb      	lsrs	r3, r3, #11
 80063fe:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2b18      	cmp	r3, #24
 8006404:	d93a      	bls.n	800647c <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	4a24      	ldr	r2, [pc, #144]	; (800649c <HAL_RTC_SetDate+0x234>)
 800640a:	fba2 2303 	umull	r2, r3, r2, r3
 800640e:	091b      	lsrs	r3, r3, #4
 8006410:	4a23      	ldr	r2, [pc, #140]	; (80064a0 <HAL_RTC_SetDate+0x238>)
 8006412:	fb02 f303 	mul.w	r3, r2, r3
 8006416:	69fa      	ldr	r2, [r7, #28]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800641c:	69f9      	ldr	r1, [r7, #28]
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 fa3c 	bl	800689c <RTC_WriteTimeCounter>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d007      	beq.n	800643a <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2204      	movs	r2, #4
 800642e:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e027      	b.n	800648a <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f000 fa55 	bl	80068ea <RTC_ReadAlarmCounter>
 8006440:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006448:	d018      	beq.n	800647c <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 800644a:	69ba      	ldr	r2, [r7, #24]
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	429a      	cmp	r2, r3
 8006450:	d214      	bcs.n	800647c <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006458:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800645c:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800645e:	69b9      	ldr	r1, [r7, #24]
 8006460:	68f8      	ldr	r0, [r7, #12]
 8006462:	f000 fa5b 	bl	800691c <RTC_WriteAlarmCounter>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d007      	beq.n	800647c <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2204      	movs	r2, #4
 8006470:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e006      	b.n	800648a <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2201      	movs	r2, #1
 8006480:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3720      	adds	r7, #32
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	08006fcc 	.word	0x08006fcc
 8006498:	91a2b3c5 	.word	0x91a2b3c5
 800649c:	aaaaaaab 	.word	0xaaaaaaab
 80064a0:	00015180 	.word	0x00015180

080064a4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80064b0:	f107 0314 	add.w	r3, r7, #20
 80064b4:	2100      	movs	r1, #0
 80064b6:	460a      	mov	r2, r1
 80064b8:	801a      	strh	r2, [r3, #0]
 80064ba:	460a      	mov	r2, r1
 80064bc:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d002      	beq.n	80064ca <HAL_RTC_GetDate+0x26>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e045      	b.n	800655a <HAL_RTC_GetDate+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d007      	beq.n	80064e4 <HAL_RTC_GetDate+0x40>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d004      	beq.n	80064e4 <HAL_RTC_GetDate+0x40>
 80064da:	f240 410e 	movw	r1, #1038	; 0x40e
 80064de:	4821      	ldr	r0, [pc, #132]	; (8006564 <HAL_RTC_GetDate+0xc0>)
 80064e0:	f7fa ffd2 	bl	8001488 <assert_failed>

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80064e4:	f107 0314 	add.w	r3, r7, #20
 80064e8:	2200      	movs	r2, #0
 80064ea:	4619      	mov	r1, r3
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f7ff fdd5 	bl	800609c <HAL_RTC_GetTime>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d001      	beq.n	80064fc <HAL_RTC_GetDate+0x58>
  {
    return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e02e      	b.n	800655a <HAL_RTC_GetDate+0xb6>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	7b1a      	ldrb	r2, [r3, #12]
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	7bda      	ldrb	r2, [r3, #15]
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	7b5a      	ldrb	r2, [r3, #13]
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	7b9a      	ldrb	r2, [r3, #14]
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d01a      	beq.n	8006558 <HAL_RTC_GetDate+0xb4>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	78db      	ldrb	r3, [r3, #3]
 8006526:	4618      	mov	r0, r3
 8006528:	f000 fa6f 	bl	8006a0a <RTC_ByteToBcd2>
 800652c:	4603      	mov	r3, r0
 800652e:	461a      	mov	r2, r3
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	785b      	ldrb	r3, [r3, #1]
 8006538:	4618      	mov	r0, r3
 800653a:	f000 fa66 	bl	8006a0a <RTC_ByteToBcd2>
 800653e:	4603      	mov	r3, r0
 8006540:	461a      	mov	r2, r3
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	789b      	ldrb	r3, [r3, #2]
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fa5d 	bl	8006a0a <RTC_ByteToBcd2>
 8006550:	4603      	mov	r3, r0
 8006552:	461a      	mov	r2, r3
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3718      	adds	r7, #24
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	08006fcc 	.word	0x08006fcc

08006568 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006568:	b590      	push	{r4, r7, lr}
 800656a:	b089      	sub	sp, #36	; 0x24
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8006574:	2300      	movs	r3, #0
 8006576:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8006578:	f107 0314 	add.w	r3, r7, #20
 800657c:	2100      	movs	r1, #0
 800657e:	460a      	mov	r2, r1
 8006580:	801a      	strh	r2, [r3, #0]
 8006582:	460a      	mov	r2, r1
 8006584:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <HAL_RTC_SetAlarm_IT+0x2a>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e0ec      	b.n	8006770 <HAL_RTC_SetAlarm_IT+0x208>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d007      	beq.n	80065ac <HAL_RTC_SetAlarm_IT+0x44>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d004      	beq.n	80065ac <HAL_RTC_SetAlarm_IT+0x44>
 80065a2:	f240 41ac 	movw	r1, #1196	; 0x4ac
 80065a6:	4874      	ldr	r0, [pc, #464]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 80065a8:	f7fa ff6e 	bl	8001488 <assert_failed>
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <HAL_RTC_SetAlarm_IT+0x56>
 80065b4:	f240 41ad 	movw	r1, #1197	; 0x4ad
 80065b8:	486f      	ldr	r0, [pc, #444]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 80065ba:	f7fa ff65 	bl	8001488 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	7c1b      	ldrb	r3, [r3, #16]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d101      	bne.n	80065ca <HAL_RTC_SetAlarm_IT+0x62>
 80065c6:	2302      	movs	r3, #2
 80065c8:	e0d2      	b.n	8006770 <HAL_RTC_SetAlarm_IT+0x208>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2201      	movs	r2, #1
 80065ce:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2202      	movs	r2, #2
 80065d4:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80065d6:	f107 0314 	add.w	r3, r7, #20
 80065da:	2200      	movs	r2, #0
 80065dc:	4619      	mov	r1, r3
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f7ff fd5c 	bl	800609c <HAL_RTC_GetTime>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <HAL_RTC_SetAlarm_IT+0x86>
  {
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e0c0      	b.n	8006770 <HAL_RTC_SetAlarm_IT+0x208>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80065ee:	7d3b      	ldrb	r3, [r7, #20]
 80065f0:	461a      	mov	r2, r3
 80065f2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80065f6:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 80065fa:	7d7b      	ldrb	r3, [r7, #21]
 80065fc:	4619      	mov	r1, r3
 80065fe:	460b      	mov	r3, r1
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	1a5b      	subs	r3, r3, r1
 8006604:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8006606:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8006608:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800660a:	4413      	add	r3, r2
 800660c:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d12e      	bne.n	8006672 <HAL_RTC_SetAlarm_IT+0x10a>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	2b17      	cmp	r3, #23
 800661a:	d904      	bls.n	8006626 <HAL_RTC_SetAlarm_IT+0xbe>
 800661c:	f240 41c1 	movw	r1, #1217	; 0x4c1
 8006620:	4855      	ldr	r0, [pc, #340]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 8006622:	f7fa ff31 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	785b      	ldrb	r3, [r3, #1]
 800662a:	2b3b      	cmp	r3, #59	; 0x3b
 800662c:	d904      	bls.n	8006638 <HAL_RTC_SetAlarm_IT+0xd0>
 800662e:	f240 41c2 	movw	r1, #1218	; 0x4c2
 8006632:	4851      	ldr	r0, [pc, #324]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 8006634:	f7fa ff28 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	789b      	ldrb	r3, [r3, #2]
 800663c:	2b3b      	cmp	r3, #59	; 0x3b
 800663e:	d904      	bls.n	800664a <HAL_RTC_SetAlarm_IT+0xe2>
 8006640:	f240 41c3 	movw	r1, #1219	; 0x4c3
 8006644:	484c      	ldr	r0, [pc, #304]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 8006646:	f7fa ff1f 	bl	8001488 <assert_failed>

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006654:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	785b      	ldrb	r3, [r3, #1]
 800665c:	4619      	mov	r1, r3
 800665e:	460b      	mov	r3, r1
 8006660:	011b      	lsls	r3, r3, #4
 8006662:	1a5b      	subs	r3, r3, r1
 8006664:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8006666:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800666c:	4413      	add	r3, r2
 800666e:	61fb      	str	r3, [r7, #28]
 8006670:	e045      	b.n	80066fe <HAL_RTC_SetAlarm_IT+0x196>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	4618      	mov	r0, r3
 8006678:	f000 f9e4 	bl	8006a44 <RTC_Bcd2ToByte>
 800667c:	4603      	mov	r3, r0
 800667e:	2b17      	cmp	r3, #23
 8006680:	d904      	bls.n	800668c <HAL_RTC_SetAlarm_IT+0x124>
 8006682:	f240 41cb 	movw	r1, #1227	; 0x4cb
 8006686:	483c      	ldr	r0, [pc, #240]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 8006688:	f7fa fefe 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	785b      	ldrb	r3, [r3, #1]
 8006690:	4618      	mov	r0, r3
 8006692:	f000 f9d7 	bl	8006a44 <RTC_Bcd2ToByte>
 8006696:	4603      	mov	r3, r0
 8006698:	2b3b      	cmp	r3, #59	; 0x3b
 800669a:	d904      	bls.n	80066a6 <HAL_RTC_SetAlarm_IT+0x13e>
 800669c:	f240 41cc 	movw	r1, #1228	; 0x4cc
 80066a0:	4835      	ldr	r0, [pc, #212]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 80066a2:	f7fa fef1 	bl	8001488 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	789b      	ldrb	r3, [r3, #2]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 f9ca 	bl	8006a44 <RTC_Bcd2ToByte>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b3b      	cmp	r3, #59	; 0x3b
 80066b4:	d904      	bls.n	80066c0 <HAL_RTC_SetAlarm_IT+0x158>
 80066b6:	f240 41cd 	movw	r1, #1229	; 0x4cd
 80066ba:	482f      	ldr	r0, [pc, #188]	; (8006778 <HAL_RTC_SetAlarm_IT+0x210>)
 80066bc:	f7fa fee4 	bl	8001488 <assert_failed>

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 f9bd 	bl	8006a44 <RTC_Bcd2ToByte>
 80066ca:	4603      	mov	r3, r0
 80066cc:	461a      	mov	r2, r3
 80066ce:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80066d2:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	785b      	ldrb	r3, [r3, #1]
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 f9b2 	bl	8006a44 <RTC_Bcd2ToByte>
 80066e0:	4603      	mov	r3, r0
 80066e2:	461a      	mov	r2, r3
 80066e4:	4613      	mov	r3, r2
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	1a9b      	subs	r3, r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80066ec:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	789b      	ldrb	r3, [r3, #2]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f000 f9a6 	bl	8006a44 <RTC_Bcd2ToByte>
 80066f8:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80066fa:	4423      	add	r3, r4
 80066fc:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 80066fe:	69fa      	ldr	r2, [r7, #28]
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	429a      	cmp	r2, r3
 8006704:	d205      	bcs.n	8006712 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800670c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006710:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006712:	69f9      	ldr	r1, [r7, #28]
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f000 f901 	bl	800691c <RTC_WriteAlarmCounter>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d007      	beq.n	8006730 <HAL_RTC_SetAlarm_IT+0x1c8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2204      	movs	r2, #4
 8006724:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e01f      	b.n	8006770 <HAL_RTC_SetAlarm_IT+0x208>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0202 	mvn.w	r2, #2
 8006738:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0202 	orr.w	r2, r2, #2
 8006748:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800674a:	4b0c      	ldr	r3, [pc, #48]	; (800677c <HAL_RTC_SetAlarm_IT+0x214>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a0b      	ldr	r2, [pc, #44]	; (800677c <HAL_RTC_SetAlarm_IT+0x214>)
 8006750:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006754:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006756:	4b09      	ldr	r3, [pc, #36]	; (800677c <HAL_RTC_SetAlarm_IT+0x214>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	4a08      	ldr	r2, [pc, #32]	; (800677c <HAL_RTC_SetAlarm_IT+0x214>)
 800675c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006760:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2201      	movs	r2, #1
 8006766:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800676e:	2300      	movs	r3, #0
  }
}
 8006770:	4618      	mov	r0, r3
 8006772:	3724      	adds	r7, #36	; 0x24
 8006774:	46bd      	mov	sp, r7
 8006776:	bd90      	pop	{r4, r7, pc}
 8006778:	08006fcc 	.word	0x08006fcc
 800677c:	40010400 	.word	0x40010400

08006780 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00e      	beq.n	80067b4 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d007      	beq.n	80067b4 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 f813 	bl	80067d0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f06f 0202 	mvn.w	r2, #2
 80067b2:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80067b4:	4b05      	ldr	r3, [pc, #20]	; (80067cc <HAL_RTC_AlarmIRQHandler+0x4c>)
 80067b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80067ba:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	745a      	strb	r2, [r3, #17]
}
 80067c2:	bf00      	nop
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	40010400 	.word	0x40010400

080067d0 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	bc80      	pop	{r7}
 80067e0:	4770      	bx	lr

080067e2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80067e2:	b580      	push	{r7, lr}
 80067e4:	b084      	sub	sp, #16
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067ea:	2300      	movs	r3, #0
 80067ec:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e01d      	b.n	8006834 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0208 	bic.w	r2, r2, #8
 8006806:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006808:	f7fb f85a 	bl	80018c0 <HAL_GetTick>
 800680c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800680e:	e009      	b.n	8006824 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006810:	f7fb f856 	bl	80018c0 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800681e:	d901      	bls.n	8006824 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e007      	b.n	8006834 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f003 0308 	and.w	r3, r3, #8
 800682e:	2b00      	cmp	r3, #0
 8006830:	d0ee      	beq.n	8006810 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006844:	2300      	movs	r3, #0
 8006846:	827b      	strh	r3, [r7, #18]
 8006848:	2300      	movs	r3, #0
 800684a:	823b      	strh	r3, [r7, #16]
 800684c:	2300      	movs	r3, #0
 800684e:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800686c:	8a7a      	ldrh	r2, [r7, #18]
 800686e:	8a3b      	ldrh	r3, [r7, #16]
 8006870:	429a      	cmp	r2, r3
 8006872:	d008      	beq.n	8006886 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8006874:	8a3b      	ldrh	r3, [r7, #16]
 8006876:	041a      	lsls	r2, r3, #16
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	b29b      	uxth	r3, r3
 8006880:	4313      	orrs	r3, r2
 8006882:	617b      	str	r3, [r7, #20]
 8006884:	e004      	b.n	8006890 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8006886:	8a7b      	ldrh	r3, [r7, #18]
 8006888:	041a      	lsls	r2, r3, #16
 800688a:	89fb      	ldrh	r3, [r7, #14]
 800688c:	4313      	orrs	r3, r2
 800688e:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006890:	697b      	ldr	r3, [r7, #20]
}
 8006892:	4618      	mov	r0, r3
 8006894:	371c      	adds	r7, #28
 8006896:	46bd      	mov	sp, r7
 8006898:	bc80      	pop	{r7}
 800689a:	4770      	bx	lr

0800689c <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068a6:	2300      	movs	r3, #0
 80068a8:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 f85d 	bl	800696a <RTC_EnterInitMode>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	73fb      	strb	r3, [r7, #15]
 80068ba:	e011      	b.n	80068e0 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	683a      	ldr	r2, [r7, #0]
 80068c2:	0c12      	lsrs	r2, r2, #16
 80068c4:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	b292      	uxth	r2, r2
 80068ce:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f872 	bl	80069ba <RTC_ExitInitMode>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80068ea:	b480      	push	{r7}
 80068ec:	b085      	sub	sp, #20
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	81fb      	strh	r3, [r7, #14]
 80068f6:	2300      	movs	r3, #0
 80068f8:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006908:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800690a:	89fb      	ldrh	r3, [r7, #14]
 800690c:	041a      	lsls	r2, r3, #16
 800690e:	89bb      	ldrh	r3, [r7, #12]
 8006910:	4313      	orrs	r3, r2
}
 8006912:	4618      	mov	r0, r3
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	bc80      	pop	{r7}
 800691a:	4770      	bx	lr

0800691c <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006926:	2300      	movs	r3, #0
 8006928:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f81d 	bl	800696a <RTC_EnterInitMode>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d002      	beq.n	800693c <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	73fb      	strb	r3, [r7, #15]
 800693a:	e011      	b.n	8006960 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	0c12      	lsrs	r2, r2, #16
 8006944:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	b292      	uxth	r2, r2
 800694e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f832 	bl	80069ba <RTC_ExitInitMode>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006960:	7bfb      	ldrb	r3, [r7, #15]
}
 8006962:	4618      	mov	r0, r3
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b084      	sub	sp, #16
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006972:	2300      	movs	r3, #0
 8006974:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006976:	f7fa ffa3 	bl	80018c0 <HAL_GetTick>
 800697a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800697c:	e009      	b.n	8006992 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800697e:	f7fa ff9f 	bl	80018c0 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800698c:	d901      	bls.n	8006992 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e00f      	b.n	80069b2 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	f003 0320 	and.w	r3, r3, #32
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0ee      	beq.n	800697e <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0210 	orr.w	r2, r2, #16
 80069ae:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b084      	sub	sp, #16
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	685a      	ldr	r2, [r3, #4]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0210 	bic.w	r2, r2, #16
 80069d4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80069d6:	f7fa ff73 	bl	80018c0 <HAL_GetTick>
 80069da:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80069dc:	e009      	b.n	80069f2 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80069de:	f7fa ff6f 	bl	80018c0 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069ec:	d901      	bls.n	80069f2 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e007      	b.n	8006a02 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f003 0320 	and.w	r3, r3, #32
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0ee      	beq.n	80069de <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b085      	sub	sp, #20
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	4603      	mov	r3, r0
 8006a12:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8006a18:	e005      	b.n	8006a26 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006a20:	79fb      	ldrb	r3, [r7, #7]
 8006a22:	3b0a      	subs	r3, #10
 8006a24:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8006a26:	79fb      	ldrb	r3, [r7, #7]
 8006a28:	2b09      	cmp	r3, #9
 8006a2a:	d8f6      	bhi.n	8006a1a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	011b      	lsls	r3, r3, #4
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	79fb      	ldrb	r3, [r7, #7]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	b2db      	uxtb	r3, r3
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bc80      	pop	{r7}
 8006a42:	4770      	bx	lr

08006a44 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8006a52:	79fb      	ldrb	r3, [r7, #7]
 8006a54:	091b      	lsrs	r3, r3, #4
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	461a      	mov	r2, r3
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4413      	add	r3, r2
 8006a60:	005b      	lsls	r3, r3, #1
 8006a62:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006a64:	79fb      	ldrb	r3, [r7, #7]
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	b2da      	uxtb	r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	4413      	add	r3, r2
 8006a72:	b2db      	uxtb	r3, r3
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bc80      	pop	{r7}
 8006a7c:	4770      	bx	lr

08006a7e <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b086      	sub	sp, #24
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	617b      	str	r3, [r7, #20]
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	613b      	str	r3, [r7, #16]
 8006a90:	2300      	movs	r3, #0
 8006a92:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	7bdb      	ldrb	r3, [r3, #15]
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	7b5b      	ldrb	r3, [r3, #13]
 8006aa2:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	7b9b      	ldrb	r3, [r3, #14]
 8006aa8:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8006aaa:	2300      	movs	r3, #0
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	e06f      	b.n	8006b90 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d011      	beq.n	8006ada <RTC_DateUpdate+0x5c>
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	2b03      	cmp	r3, #3
 8006aba:	d00e      	beq.n	8006ada <RTC_DateUpdate+0x5c>
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	2b05      	cmp	r3, #5
 8006ac0:	d00b      	beq.n	8006ada <RTC_DateUpdate+0x5c>
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	2b07      	cmp	r3, #7
 8006ac6:	d008      	beq.n	8006ada <RTC_DateUpdate+0x5c>
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	2b08      	cmp	r3, #8
 8006acc:	d005      	beq.n	8006ada <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	2b0a      	cmp	r3, #10
 8006ad2:	d002      	beq.n	8006ada <RTC_DateUpdate+0x5c>
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	2b0c      	cmp	r3, #12
 8006ad8:	d117      	bne.n	8006b0a <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2b1e      	cmp	r3, #30
 8006ade:	d803      	bhi.n	8006ae8 <RTC_DateUpdate+0x6a>
      {
        day++;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006ae6:	e050      	b.n	8006b8a <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	2b0c      	cmp	r3, #12
 8006aec:	d005      	beq.n	8006afa <RTC_DateUpdate+0x7c>
        {
          month++;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	3301      	adds	r3, #1
 8006af2:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006af4:	2301      	movs	r3, #1
 8006af6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006af8:	e047      	b.n	8006b8a <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8006afa:	2301      	movs	r3, #1
 8006afc:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006afe:	2301      	movs	r3, #1
 8006b00:	60fb      	str	r3, [r7, #12]
          year++;
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	3301      	adds	r3, #1
 8006b06:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8006b08:	e03f      	b.n	8006b8a <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	2b04      	cmp	r3, #4
 8006b0e:	d008      	beq.n	8006b22 <RTC_DateUpdate+0xa4>
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	2b06      	cmp	r3, #6
 8006b14:	d005      	beq.n	8006b22 <RTC_DateUpdate+0xa4>
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b09      	cmp	r3, #9
 8006b1a:	d002      	beq.n	8006b22 <RTC_DateUpdate+0xa4>
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	2b0b      	cmp	r3, #11
 8006b20:	d10c      	bne.n	8006b3c <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2b1d      	cmp	r3, #29
 8006b26:	d803      	bhi.n	8006b30 <RTC_DateUpdate+0xb2>
      {
        day++;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006b2e:	e02c      	b.n	8006b8a <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	3301      	adds	r3, #1
 8006b34:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006b36:	2301      	movs	r3, #1
 8006b38:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006b3a:	e026      	b.n	8006b8a <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d123      	bne.n	8006b8a <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2b1b      	cmp	r3, #27
 8006b46:	d803      	bhi.n	8006b50 <RTC_DateUpdate+0xd2>
      {
        day++;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	60fb      	str	r3, [r7, #12]
 8006b4e:	e01c      	b.n	8006b8a <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2b1c      	cmp	r3, #28
 8006b54:	d111      	bne.n	8006b7a <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 f838 	bl	8006bd0 <RTC_IsLeapYear>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d003      	beq.n	8006b6e <RTC_DateUpdate+0xf0>
        {
          day++;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	3301      	adds	r3, #1
 8006b6a:	60fb      	str	r3, [r7, #12]
 8006b6c:	e00d      	b.n	8006b8a <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	3301      	adds	r3, #1
 8006b72:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006b74:	2301      	movs	r3, #1
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	e007      	b.n	8006b8a <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b1d      	cmp	r3, #29
 8006b7e:	d104      	bne.n	8006b8a <RTC_DateUpdate+0x10c>
      {
        month++;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	3301      	adds	r3, #1
 8006b84:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006b86:	2301      	movs	r3, #1
 8006b88:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	60bb      	str	r3, [r7, #8]
 8006b90:	68ba      	ldr	r2, [r7, #8]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d38b      	bcc.n	8006ab0 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	b2da      	uxtb	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	b2d2      	uxtb	r2, r2
 8006bb8:	4619      	mov	r1, r3
 8006bba:	6978      	ldr	r0, [r7, #20]
 8006bbc:	f000 f83a 	bl	8006c34 <RTC_WeekDayNum>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	731a      	strb	r2, [r3, #12]
}
 8006bc8:	bf00      	nop
 8006bca:	3718      	adds	r7, #24
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8006bda:	88fb      	ldrh	r3, [r7, #6]
 8006bdc:	f003 0303 	and.w	r3, r3, #3
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d001      	beq.n	8006bea <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8006be6:	2300      	movs	r3, #0
 8006be8:	e01d      	b.n	8006c26 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8006bea:	88fb      	ldrh	r3, [r7, #6]
 8006bec:	4a10      	ldr	r2, [pc, #64]	; (8006c30 <RTC_IsLeapYear+0x60>)
 8006bee:	fba2 1203 	umull	r1, r2, r2, r3
 8006bf2:	0952      	lsrs	r2, r2, #5
 8006bf4:	2164      	movs	r1, #100	; 0x64
 8006bf6:	fb01 f202 	mul.w	r2, r1, r2
 8006bfa:	1a9b      	subs	r3, r3, r2
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d001      	beq.n	8006c06 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e00f      	b.n	8006c26 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8006c06:	88fb      	ldrh	r3, [r7, #6]
 8006c08:	4a09      	ldr	r2, [pc, #36]	; (8006c30 <RTC_IsLeapYear+0x60>)
 8006c0a:	fba2 1203 	umull	r1, r2, r2, r3
 8006c0e:	09d2      	lsrs	r2, r2, #7
 8006c10:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006c14:	fb01 f202 	mul.w	r2, r1, r2
 8006c18:	1a9b      	subs	r3, r3, r2
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e000      	b.n	8006c26 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006c24:	2300      	movs	r3, #0
  }
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bc80      	pop	{r7}
 8006c2e:	4770      	bx	lr
 8006c30:	51eb851f 	.word	0x51eb851f

08006c34 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	70fb      	strb	r3, [r7, #3]
 8006c40:	4613      	mov	r3, r2
 8006c42:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	60bb      	str	r3, [r7, #8]
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8006c52:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006c54:	78fb      	ldrb	r3, [r7, #3]
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d82d      	bhi.n	8006cb6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8006c5a:	78fa      	ldrb	r2, [r7, #3]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	005b      	lsls	r3, r3, #1
 8006c60:	4413      	add	r3, r2
 8006c62:	00db      	lsls	r3, r3, #3
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	4a2c      	ldr	r2, [pc, #176]	; (8006d18 <RTC_WeekDayNum+0xe4>)
 8006c68:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6c:	085a      	lsrs	r2, r3, #1
 8006c6e:	78bb      	ldrb	r3, [r7, #2]
 8006c70:	441a      	add	r2, r3
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	441a      	add	r2, r3
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	089b      	lsrs	r3, r3, #2
 8006c7c:	441a      	add	r2, r3
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	3b01      	subs	r3, #1
 8006c82:	4926      	ldr	r1, [pc, #152]	; (8006d1c <RTC_WeekDayNum+0xe8>)
 8006c84:	fba1 1303 	umull	r1, r3, r1, r3
 8006c88:	095b      	lsrs	r3, r3, #5
 8006c8a:	1ad2      	subs	r2, r2, r3
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	4922      	ldr	r1, [pc, #136]	; (8006d1c <RTC_WeekDayNum+0xe8>)
 8006c92:	fba1 1303 	umull	r1, r3, r1, r3
 8006c96:	09db      	lsrs	r3, r3, #7
 8006c98:	4413      	add	r3, r2
 8006c9a:	1d1a      	adds	r2, r3, #4
 8006c9c:	4b20      	ldr	r3, [pc, #128]	; (8006d20 <RTC_WeekDayNum+0xec>)
 8006c9e:	fba3 1302 	umull	r1, r3, r3, r2
 8006ca2:	1ad1      	subs	r1, r2, r3
 8006ca4:	0849      	lsrs	r1, r1, #1
 8006ca6:	440b      	add	r3, r1
 8006ca8:	0899      	lsrs	r1, r3, #2
 8006caa:	460b      	mov	r3, r1
 8006cac:	00db      	lsls	r3, r3, #3
 8006cae:	1a5b      	subs	r3, r3, r1
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	60fb      	str	r3, [r7, #12]
 8006cb4:	e029      	b.n	8006d0a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8006cb6:	78fa      	ldrb	r2, [r7, #3]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	005b      	lsls	r3, r3, #1
 8006cbc:	4413      	add	r3, r2
 8006cbe:	00db      	lsls	r3, r3, #3
 8006cc0:	1a9b      	subs	r3, r3, r2
 8006cc2:	4a15      	ldr	r2, [pc, #84]	; (8006d18 <RTC_WeekDayNum+0xe4>)
 8006cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc8:	085a      	lsrs	r2, r3, #1
 8006cca:	78bb      	ldrb	r3, [r7, #2]
 8006ccc:	441a      	add	r2, r3
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	441a      	add	r2, r3
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	089b      	lsrs	r3, r3, #2
 8006cd6:	441a      	add	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4910      	ldr	r1, [pc, #64]	; (8006d1c <RTC_WeekDayNum+0xe8>)
 8006cdc:	fba1 1303 	umull	r1, r3, r1, r3
 8006ce0:	095b      	lsrs	r3, r3, #5
 8006ce2:	1ad2      	subs	r2, r2, r3
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	490d      	ldr	r1, [pc, #52]	; (8006d1c <RTC_WeekDayNum+0xe8>)
 8006ce8:	fba1 1303 	umull	r1, r3, r1, r3
 8006cec:	09db      	lsrs	r3, r3, #7
 8006cee:	4413      	add	r3, r2
 8006cf0:	1c9a      	adds	r2, r3, #2
 8006cf2:	4b0b      	ldr	r3, [pc, #44]	; (8006d20 <RTC_WeekDayNum+0xec>)
 8006cf4:	fba3 1302 	umull	r1, r3, r3, r2
 8006cf8:	1ad1      	subs	r1, r2, r3
 8006cfa:	0849      	lsrs	r1, r1, #1
 8006cfc:	440b      	add	r3, r1
 8006cfe:	0899      	lsrs	r1, r3, #2
 8006d00:	460b      	mov	r3, r1
 8006d02:	00db      	lsls	r3, r3, #3
 8006d04:	1a5b      	subs	r3, r3, r1
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	b2db      	uxtb	r3, r3
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr
 8006d18:	38e38e39 	.word	0x38e38e39
 8006d1c:	51eb851f 	.word	0x51eb851f
 8006d20:	24924925 	.word	0x24924925

08006d24 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d024      	beq.n	8006d84 <HAL_RTCEx_RTCIRQHandler+0x60>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	f003 0301 	and.w	r3, r3, #1
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d01d      	beq.n	8006d84 <HAL_RTCEx_RTCIRQHandler+0x60>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f003 0304 	and.w	r3, r3, #4
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00b      	beq.n	8006d6e <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f818 	bl	8006d8c <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f06f 0204 	mvn.w	r2, #4
 8006d64:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2204      	movs	r2, #4
 8006d6a:	745a      	strb	r2, [r3, #17]
 8006d6c:	e005      	b.n	8006d7a <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7fa fa90 	bl	8001294 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f06f 0201 	mvn.w	r2, #1
 8006d82:	605a      	str	r2, [r3, #4]
    }
  }
}
 8006d84:	bf00      	nop
 8006d86:	3708      	adds	r7, #8
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bc80      	pop	{r7}
 8006d9c:	4770      	bx	lr
	...

08006da0 <__libc_init_array>:
 8006da0:	b570      	push	{r4, r5, r6, lr}
 8006da2:	2500      	movs	r5, #0
 8006da4:	4e0c      	ldr	r6, [pc, #48]	; (8006dd8 <__libc_init_array+0x38>)
 8006da6:	4c0d      	ldr	r4, [pc, #52]	; (8006ddc <__libc_init_array+0x3c>)
 8006da8:	1ba4      	subs	r4, r4, r6
 8006daa:	10a4      	asrs	r4, r4, #2
 8006dac:	42a5      	cmp	r5, r4
 8006dae:	d109      	bne.n	8006dc4 <__libc_init_array+0x24>
 8006db0:	f000 f822 	bl	8006df8 <_init>
 8006db4:	2500      	movs	r5, #0
 8006db6:	4e0a      	ldr	r6, [pc, #40]	; (8006de0 <__libc_init_array+0x40>)
 8006db8:	4c0a      	ldr	r4, [pc, #40]	; (8006de4 <__libc_init_array+0x44>)
 8006dba:	1ba4      	subs	r4, r4, r6
 8006dbc:	10a4      	asrs	r4, r4, #2
 8006dbe:	42a5      	cmp	r5, r4
 8006dc0:	d105      	bne.n	8006dce <__libc_init_array+0x2e>
 8006dc2:	bd70      	pop	{r4, r5, r6, pc}
 8006dc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006dc8:	4798      	blx	r3
 8006dca:	3501      	adds	r5, #1
 8006dcc:	e7ee      	b.n	8006dac <__libc_init_array+0xc>
 8006dce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006dd2:	4798      	blx	r3
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	e7f2      	b.n	8006dbe <__libc_init_array+0x1e>
 8006dd8:	0800701c 	.word	0x0800701c
 8006ddc:	0800701c 	.word	0x0800701c
 8006de0:	0800701c 	.word	0x0800701c
 8006de4:	08007020 	.word	0x08007020

08006de8 <memset>:
 8006de8:	4603      	mov	r3, r0
 8006dea:	4402      	add	r2, r0
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d100      	bne.n	8006df2 <memset+0xa>
 8006df0:	4770      	bx	lr
 8006df2:	f803 1b01 	strb.w	r1, [r3], #1
 8006df6:	e7f9      	b.n	8006dec <memset+0x4>

08006df8 <_init>:
 8006df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfa:	bf00      	nop
 8006dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dfe:	bc08      	pop	{r3}
 8006e00:	469e      	mov	lr, r3
 8006e02:	4770      	bx	lr

08006e04 <_fini>:
 8006e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e06:	bf00      	nop
 8006e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e0a:	bc08      	pop	{r3}
 8006e0c:	469e      	mov	lr, r3
 8006e0e:	4770      	bx	lr
