CLK_BUS_PERIPHERAL_1,VAR_0
DRV_USART_INDEX_0,VAR_1
DRV_USART_LINE_CONTROL_8NONE1,VAR_2
INT_SOURCE_USART_2_ERROR,VAR_3
INT_SOURCE_USART_2_RECEIVE,VAR_4
INT_SOURCE_USART_2_TRANSMIT,VAR_5
PLIB_USART_BaudSetAndEnable,FUNC_0
PLIB_USART_Disable,FUNC_1
PLIB_USART_InitializeModeGeneral,FUNC_2
PLIB_USART_InitializeOperation,FUNC_3
PLIB_USART_LineControlModeSelect,FUNC_4
SYS_CLK_PeripheralFrequencyGet,FUNC_5
SYS_INT_SourceEnable,FUNC_6
SYS_INT_SourceStatusClear,FUNC_7
USART_ENABLE_TX_RX_USED,VAR_6
USART_ID_2,VAR_7
USART_RECEIVE_FIFO_ONE_CHAR,VAR_8
USART_TRANSMIT_FIFO_IDLE,VAR_9
DRV_USART0_Initialize,FUNC_8
clockSource,VAR_10
