|TODO
M0D <= accion:inst2.M0D
clk => accion:inst2.clk
clk => sensorline:inst1.CLK
clk => ubicacion4:inst.clk
clk => MapeoYDireccion2:inst6.clk
reset => accion:inst2.reset
reset => sensorline:inst1.RESET
reset => ubicacion4:inst.reset
reset => MapeoYDireccion2:inst6.reset
ADC_DOUT => accion:inst2.ADC_DOUT
SensorFrontal => ubicacion4:inst.SF
SensorLinea => sensorline:inst1.SENSOR
M1D <= accion:inst2.M1D
M0I <= accion:inst2.M0I
M1I <= accion:inst2.M1I
Hab_D <= accion:inst2.Hab_D
Hab_I <= accion:inst2.Hab_I
ADC_SCLK <= accion:inst2.ADC_SCLK
ADC_CS_N <= accion:inst2.ADC_CS_N
ADC_DIN <= accion:inst2.ADC_DIN
Error <= MapeoYDireccion2:inst6.Error
x[0] <= Decision:inst3.x[0]
x[1] <= Decision:inst3.x[1]


|TODO|accion:inst2
clk => avance:inst_avance.clk
clk => timerG_status.CLK
clk => countG[0].CLK
clk => countG[1].CLK
clk => countG[2].CLK
clk => countG[3].CLK
clk => countG[4].CLK
clk => countG[5].CLK
clk => countG[6].CLK
clk => countG[7].CLK
clk => countG[8].CLK
clk => countG[9].CLK
clk => countG[10].CLK
clk => countG[11].CLK
clk => countG[12].CLK
clk => countG[13].CLK
clk => countG[14].CLK
clk => countG[15].CLK
clk => countG[16].CLK
clk => countG[17].CLK
clk => countG[18].CLK
clk => countG[19].CLK
clk => countG[20].CLK
clk => countG[21].CLK
clk => countG[22].CLK
clk => countG[23].CLK
clk => countG[24].CLK
clk => countG[25].CLK
clk => countG[26].CLK
clk => countG[27].CLK
clk => countG[28].CLK
clk => countG[29].CLK
clk => countG[30].CLK
clk => countG[31].CLK
clk => timerA_status.CLK
clk => countA[0].CLK
clk => countA[1].CLK
clk => countA[2].CLK
clk => countA[3].CLK
clk => countA[4].CLK
clk => countA[5].CLK
clk => countA[6].CLK
clk => countA[7].CLK
clk => countA[8].CLK
clk => countA[9].CLK
clk => countA[10].CLK
clk => countA[11].CLK
clk => countA[12].CLK
clk => countA[13].CLK
clk => countA[14].CLK
clk => countA[15].CLK
clk => countA[16].CLK
clk => countA[17].CLK
clk => countA[18].CLK
clk => countA[19].CLK
clk => countA[20].CLK
clk => countA[21].CLK
clk => countA[22].CLK
clk => countA[23].CLK
clk => countA[24].CLK
clk => countA[25].CLK
clk => countA[26].CLK
clk => countA[27].CLK
clk => countA[28].CLK
clk => countA[29].CLK
clk => countA[30].CLK
clk => countA[31].CLK
clk => E~reg0.CLK
clk => M1I~reg0.CLK
clk => M0I~reg0.CLK
clk => M1D~reg0.CLK
clk => M0D~reg0.CLK
reset => avance:inst_avance.reset
reset => timerG_status.ACLR
reset => countG[0].ACLR
reset => countG[1].ACLR
reset => countG[2].ACLR
reset => countG[3].ACLR
reset => countG[4].ACLR
reset => countG[5].ACLR
reset => countG[6].ACLR
reset => countG[7].ACLR
reset => countG[8].ACLR
reset => countG[9].ACLR
reset => countG[10].ACLR
reset => countG[11].ACLR
reset => countG[12].ACLR
reset => countG[13].ACLR
reset => countG[14].ACLR
reset => countG[15].ACLR
reset => countG[16].ACLR
reset => countG[17].ACLR
reset => countG[18].ACLR
reset => countG[19].ACLR
reset => countG[20].ACLR
reset => countG[21].ACLR
reset => countG[22].ACLR
reset => countG[23].ACLR
reset => countG[24].ACLR
reset => countG[25].ACLR
reset => countG[26].ACLR
reset => countG[27].ACLR
reset => countG[28].ACLR
reset => countG[29].ACLR
reset => countG[30].ACLR
reset => countG[31].ACLR
reset => timerA_status.ACLR
reset => countA[0].ACLR
reset => countA[1].ACLR
reset => countA[2].ACLR
reset => countA[3].ACLR
reset => countA[4].ACLR
reset => countA[5].ACLR
reset => countA[6].ACLR
reset => countA[7].ACLR
reset => countA[8].ACLR
reset => countA[9].ACLR
reset => countA[10].ACLR
reset => countA[11].ACLR
reset => countA[12].ACLR
reset => countA[13].ACLR
reset => countA[14].ACLR
reset => countA[15].ACLR
reset => countA[16].ACLR
reset => countA[17].ACLR
reset => countA[18].ACLR
reset => countA[19].ACLR
reset => countA[20].ACLR
reset => countA[21].ACLR
reset => countA[22].ACLR
reset => countA[23].ACLR
reset => countA[24].ACLR
reset => countA[25].ACLR
reset => countA[26].ACLR
reset => countA[27].ACLR
reset => countA[28].ACLR
reset => countA[29].ACLR
reset => countA[30].ACLR
reset => countA[31].ACLR
reset => E~reg0.ACLR
reset => M1I~reg0.ACLR
reset => M0I~reg0.PRESET
reset => M1D~reg0.ACLR
reset => M0D~reg0.PRESET
x[0] => Mux0.IN4
x[0] => Mux1.IN4
x[0] => Mux2.IN4
x[0] => Mux3.IN4
x[0] => Mux4.IN3
x[0] => Mux5.IN2
x[1] => Mux0.IN3
x[1] => Mux1.IN3
x[1] => Mux2.IN3
x[1] => Mux3.IN3
x[1] => Mux4.IN2
x[1] => Mux5.IN1
E <= E~reg0.DB_MAX_OUTPUT_PORT_TYPE
M0D <= M0D~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1D <= M1D~reg0.DB_MAX_OUTPUT_PORT_TYPE
M0I <= M0I~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1I <= M1I~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hab_D <= avance:inst_avance.Hab_D
Hab_I <= avance:inst_avance.Hab_I
ADC_SCLK <= avance:inst_avance.ADC_SCLK
ADC_CS_N <= avance:inst_avance.ADC_CS_N
ADC_DIN <= avance:inst_avance.ADC_DIN
ADC_DOUT => avance:inst_avance.ADC_DOUT


|TODO|accion:inst2|avance:inst_avance
Hab_D <= pll:inst.c0
clk => pll:inst.inclk0
clk => AvanceFijo:inst1.clock
reset => inst4.IN0
Hab_I <= pll:inst.c0
ADC_SCLK <= adc:inst2.ADC_SCLK
ADC_DOUT => adc:inst2.ADC_DOUT
ADC_CS_N <= adc:inst2.ADC_CS_N
ADC_DIN <= adc:inst2.ADC_DIN
M0D_avance <= AvanceFijo:inst1.M0D
M1D_avance <= AvanceFijo:inst1.M1D
M0I_avance <= AvanceFijo:inst1.M0I
M1I_avance <= AvanceFijo:inst1.M1I


|TODO|accion:inst2|avance:inst_avance|pll:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|TODO|accion:inst2|avance:inst_avance|pll:inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TODO|accion:inst2|avance:inst_avance|pll:inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|TODO|accion:inst2|avance:inst_avance|adc:inst2
CLOCK => adc_adc_mega_0:adc_mega_0.CLOCK
ADC_SCLK <= adc_adc_mega_0:adc_mega_0.ADC_SCLK
ADC_CS_N <= adc_adc_mega_0:adc_mega_0.ADC_CS_N
ADC_DOUT => adc_adc_mega_0:adc_mega_0.ADC_DOUT
ADC_DIN <= adc_adc_mega_0:adc_mega_0.ADC_DIN
CH0[0] <= adc_adc_mega_0:adc_mega_0.CH0[0]
CH0[1] <= adc_adc_mega_0:adc_mega_0.CH0[1]
CH0[2] <= adc_adc_mega_0:adc_mega_0.CH0[2]
CH0[3] <= adc_adc_mega_0:adc_mega_0.CH0[3]
CH0[4] <= adc_adc_mega_0:adc_mega_0.CH0[4]
CH0[5] <= adc_adc_mega_0:adc_mega_0.CH0[5]
CH0[6] <= adc_adc_mega_0:adc_mega_0.CH0[6]
CH0[7] <= adc_adc_mega_0:adc_mega_0.CH0[7]
CH0[8] <= adc_adc_mega_0:adc_mega_0.CH0[8]
CH0[9] <= adc_adc_mega_0:adc_mega_0.CH0[9]
CH0[10] <= adc_adc_mega_0:adc_mega_0.CH0[10]
CH0[11] <= adc_adc_mega_0:adc_mega_0.CH0[11]
CH1[0] <= adc_adc_mega_0:adc_mega_0.CH1[0]
CH1[1] <= adc_adc_mega_0:adc_mega_0.CH1[1]
CH1[2] <= adc_adc_mega_0:adc_mega_0.CH1[2]
CH1[3] <= adc_adc_mega_0:adc_mega_0.CH1[3]
CH1[4] <= adc_adc_mega_0:adc_mega_0.CH1[4]
CH1[5] <= adc_adc_mega_0:adc_mega_0.CH1[5]
CH1[6] <= adc_adc_mega_0:adc_mega_0.CH1[6]
CH1[7] <= adc_adc_mega_0:adc_mega_0.CH1[7]
CH1[8] <= adc_adc_mega_0:adc_mega_0.CH1[8]
CH1[9] <= adc_adc_mega_0:adc_mega_0.CH1[9]
CH1[10] <= adc_adc_mega_0:adc_mega_0.CH1[10]
CH1[11] <= adc_adc_mega_0:adc_mega_0.CH1[11]
CH2[0] <= adc_adc_mega_0:adc_mega_0.CH2[0]
CH2[1] <= adc_adc_mega_0:adc_mega_0.CH2[1]
CH2[2] <= adc_adc_mega_0:adc_mega_0.CH2[2]
CH2[3] <= adc_adc_mega_0:adc_mega_0.CH2[3]
CH2[4] <= adc_adc_mega_0:adc_mega_0.CH2[4]
CH2[5] <= adc_adc_mega_0:adc_mega_0.CH2[5]
CH2[6] <= adc_adc_mega_0:adc_mega_0.CH2[6]
CH2[7] <= adc_adc_mega_0:adc_mega_0.CH2[7]
CH2[8] <= adc_adc_mega_0:adc_mega_0.CH2[8]
CH2[9] <= adc_adc_mega_0:adc_mega_0.CH2[9]
CH2[10] <= adc_adc_mega_0:adc_mega_0.CH2[10]
CH2[11] <= adc_adc_mega_0:adc_mega_0.CH2[11]
CH3[0] <= adc_adc_mega_0:adc_mega_0.CH3[0]
CH3[1] <= adc_adc_mega_0:adc_mega_0.CH3[1]
CH3[2] <= adc_adc_mega_0:adc_mega_0.CH3[2]
CH3[3] <= adc_adc_mega_0:adc_mega_0.CH3[3]
CH3[4] <= adc_adc_mega_0:adc_mega_0.CH3[4]
CH3[5] <= adc_adc_mega_0:adc_mega_0.CH3[5]
CH3[6] <= adc_adc_mega_0:adc_mega_0.CH3[6]
CH3[7] <= adc_adc_mega_0:adc_mega_0.CH3[7]
CH3[8] <= adc_adc_mega_0:adc_mega_0.CH3[8]
CH3[9] <= adc_adc_mega_0:adc_mega_0.CH3[9]
CH3[10] <= adc_adc_mega_0:adc_mega_0.CH3[10]
CH3[11] <= adc_adc_mega_0:adc_mega_0.CH3[11]
CH4[0] <= adc_adc_mega_0:adc_mega_0.CH4[0]
CH4[1] <= adc_adc_mega_0:adc_mega_0.CH4[1]
CH4[2] <= adc_adc_mega_0:adc_mega_0.CH4[2]
CH4[3] <= adc_adc_mega_0:adc_mega_0.CH4[3]
CH4[4] <= adc_adc_mega_0:adc_mega_0.CH4[4]
CH4[5] <= adc_adc_mega_0:adc_mega_0.CH4[5]
CH4[6] <= adc_adc_mega_0:adc_mega_0.CH4[6]
CH4[7] <= adc_adc_mega_0:adc_mega_0.CH4[7]
CH4[8] <= adc_adc_mega_0:adc_mega_0.CH4[8]
CH4[9] <= adc_adc_mega_0:adc_mega_0.CH4[9]
CH4[10] <= adc_adc_mega_0:adc_mega_0.CH4[10]
CH4[11] <= adc_adc_mega_0:adc_mega_0.CH4[11]
CH5[0] <= adc_adc_mega_0:adc_mega_0.CH5[0]
CH5[1] <= adc_adc_mega_0:adc_mega_0.CH5[1]
CH5[2] <= adc_adc_mega_0:adc_mega_0.CH5[2]
CH5[3] <= adc_adc_mega_0:adc_mega_0.CH5[3]
CH5[4] <= adc_adc_mega_0:adc_mega_0.CH5[4]
CH5[5] <= adc_adc_mega_0:adc_mega_0.CH5[5]
CH5[6] <= adc_adc_mega_0:adc_mega_0.CH5[6]
CH5[7] <= adc_adc_mega_0:adc_mega_0.CH5[7]
CH5[8] <= adc_adc_mega_0:adc_mega_0.CH5[8]
CH5[9] <= adc_adc_mega_0:adc_mega_0.CH5[9]
CH5[10] <= adc_adc_mega_0:adc_mega_0.CH5[10]
CH5[11] <= adc_adc_mega_0:adc_mega_0.CH5[11]
CH6[0] <= adc_adc_mega_0:adc_mega_0.CH6[0]
CH6[1] <= adc_adc_mega_0:adc_mega_0.CH6[1]
CH6[2] <= adc_adc_mega_0:adc_mega_0.CH6[2]
CH6[3] <= adc_adc_mega_0:adc_mega_0.CH6[3]
CH6[4] <= adc_adc_mega_0:adc_mega_0.CH6[4]
CH6[5] <= adc_adc_mega_0:adc_mega_0.CH6[5]
CH6[6] <= adc_adc_mega_0:adc_mega_0.CH6[6]
CH6[7] <= adc_adc_mega_0:adc_mega_0.CH6[7]
CH6[8] <= adc_adc_mega_0:adc_mega_0.CH6[8]
CH6[9] <= adc_adc_mega_0:adc_mega_0.CH6[9]
CH6[10] <= adc_adc_mega_0:adc_mega_0.CH6[10]
CH6[11] <= adc_adc_mega_0:adc_mega_0.CH6[11]
CH7[0] <= adc_adc_mega_0:adc_mega_0.CH7[0]
CH7[1] <= adc_adc_mega_0:adc_mega_0.CH7[1]
CH7[2] <= adc_adc_mega_0:adc_mega_0.CH7[2]
CH7[3] <= adc_adc_mega_0:adc_mega_0.CH7[3]
CH7[4] <= adc_adc_mega_0:adc_mega_0.CH7[4]
CH7[5] <= adc_adc_mega_0:adc_mega_0.CH7[5]
CH7[6] <= adc_adc_mega_0:adc_mega_0.CH7[6]
CH7[7] <= adc_adc_mega_0:adc_mega_0.CH7[7]
CH7[8] <= adc_adc_mega_0:adc_mega_0.CH7[8]
CH7[9] <= adc_adc_mega_0:adc_mega_0.CH7[9]
CH7[10] <= adc_adc_mega_0:adc_mega_0.CH7[10]
CH7[11] <= adc_adc_mega_0:adc_mega_0.CH7[11]
RESET => adc_adc_mega_0:adc_mega_0.RESET


|TODO|accion:inst2|avance:inst_avance|adc:inst2|adc_adc_mega_0:adc_mega_0
CLOCK => CLOCK.IN1
RESET => RESET.IN1
ADC_CS_N <= altera_up_avalon_adv_adc:ADC_CTRL.port4
ADC_SCLK <= altera_up_avalon_adv_adc:ADC_CTRL.port3
ADC_DIN <= altera_up_avalon_adv_adc:ADC_CTRL.port5
ADC_DOUT => ADC_DOUT.IN1
CH0[0] <= CH0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[1] <= CH0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[2] <= CH0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[3] <= CH0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[4] <= CH0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[5] <= CH0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[6] <= CH0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[7] <= CH0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[8] <= CH0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[9] <= CH0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[10] <= CH0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[11] <= CH0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[0] <= CH1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[1] <= CH1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[2] <= CH1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[3] <= CH1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[4] <= CH1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[5] <= CH1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[6] <= CH1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[7] <= CH1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[8] <= CH1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[9] <= CH1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[10] <= CH1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[11] <= CH1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[0] <= CH2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[1] <= CH2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[2] <= CH2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[3] <= CH2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[4] <= CH2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[5] <= CH2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[6] <= CH2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[7] <= CH2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[8] <= CH2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[9] <= CH2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[10] <= CH2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[11] <= CH2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[0] <= CH3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[1] <= CH3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[2] <= CH3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[3] <= CH3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[4] <= CH3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[5] <= CH3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[6] <= CH3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[7] <= CH3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[8] <= CH3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[9] <= CH3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[10] <= CH3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[11] <= CH3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[0] <= CH4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[1] <= CH4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[2] <= CH4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[3] <= CH4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[4] <= CH4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[5] <= CH4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[6] <= CH4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[7] <= CH4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[8] <= CH4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[9] <= CH4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[10] <= CH4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[11] <= CH4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[0] <= CH5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[1] <= CH5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[2] <= CH5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[3] <= CH5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[4] <= CH5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[5] <= CH5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[6] <= CH5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[7] <= CH5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[8] <= CH5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[9] <= CH5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[10] <= CH5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[11] <= CH5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[0] <= CH6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[1] <= CH6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[2] <= CH6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[3] <= CH6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[4] <= CH6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[5] <= CH6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[6] <= CH6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[7] <= CH6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[8] <= CH6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[9] <= CH6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[10] <= CH6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[11] <= CH6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[0] <= CH7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[1] <= CH7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[2] <= CH7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[3] <= CH7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[4] <= CH7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[5] <= CH7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[6] <= CH7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[7] <= CH7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[8] <= CH7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[9] <= CH7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[10] <= CH7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[11] <= CH7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|accion:inst2|avance:inst_avance|adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
clock => next_addr[0].CLK
clock => next_addr[1].CLK
clock => next_addr[2].CLK
clock => addr_shift_reg[0].CLK
clock => addr_shift_reg[1].CLK
clock => addr_shift_reg[2].CLK
clock => addr_shift_reg[3].CLK
clock => addr_shift_reg[4].CLK
clock => addr_shift_reg[5].CLK
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
clock => shift_reg[4].CLK
clock => shift_reg[5].CLK
clock => shift_reg[6].CLK
clock => shift_reg[7].CLK
clock => shift_reg[8].CLK
clock => shift_reg[9].CLK
clock => shift_reg[10].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => reading0[0]~reg0.CLK
clock => reading0[1]~reg0.CLK
clock => reading0[2]~reg0.CLK
clock => reading0[3]~reg0.CLK
clock => reading0[4]~reg0.CLK
clock => reading0[5]~reg0.CLK
clock => reading0[6]~reg0.CLK
clock => reading0[7]~reg0.CLK
clock => reading0[8]~reg0.CLK
clock => reading0[9]~reg0.CLK
clock => reading0[10]~reg0.CLK
clock => reading0[11]~reg0.CLK
clock => reading1[0]~reg0.CLK
clock => reading1[1]~reg0.CLK
clock => reading1[2]~reg0.CLK
clock => reading1[3]~reg0.CLK
clock => reading1[4]~reg0.CLK
clock => reading1[5]~reg0.CLK
clock => reading1[6]~reg0.CLK
clock => reading1[7]~reg0.CLK
clock => reading1[8]~reg0.CLK
clock => reading1[9]~reg0.CLK
clock => reading1[10]~reg0.CLK
clock => reading1[11]~reg0.CLK
clock => reading2[0]~reg0.CLK
clock => reading2[1]~reg0.CLK
clock => reading2[2]~reg0.CLK
clock => reading2[3]~reg0.CLK
clock => reading2[4]~reg0.CLK
clock => reading2[5]~reg0.CLK
clock => reading2[6]~reg0.CLK
clock => reading2[7]~reg0.CLK
clock => reading2[8]~reg0.CLK
clock => reading2[9]~reg0.CLK
clock => reading2[10]~reg0.CLK
clock => reading2[11]~reg0.CLK
clock => reading3[0]~reg0.CLK
clock => reading3[1]~reg0.CLK
clock => reading3[2]~reg0.CLK
clock => reading3[3]~reg0.CLK
clock => reading3[4]~reg0.CLK
clock => reading3[5]~reg0.CLK
clock => reading3[6]~reg0.CLK
clock => reading3[7]~reg0.CLK
clock => reading3[8]~reg0.CLK
clock => reading3[9]~reg0.CLK
clock => reading3[10]~reg0.CLK
clock => reading3[11]~reg0.CLK
clock => reading4[0]~reg0.CLK
clock => reading4[1]~reg0.CLK
clock => reading4[2]~reg0.CLK
clock => reading4[3]~reg0.CLK
clock => reading4[4]~reg0.CLK
clock => reading4[5]~reg0.CLK
clock => reading4[6]~reg0.CLK
clock => reading4[7]~reg0.CLK
clock => reading4[8]~reg0.CLK
clock => reading4[9]~reg0.CLK
clock => reading4[10]~reg0.CLK
clock => reading4[11]~reg0.CLK
clock => reading5[0]~reg0.CLK
clock => reading5[1]~reg0.CLK
clock => reading5[2]~reg0.CLK
clock => reading5[3]~reg0.CLK
clock => reading5[4]~reg0.CLK
clock => reading5[5]~reg0.CLK
clock => reading5[6]~reg0.CLK
clock => reading5[7]~reg0.CLK
clock => reading5[8]~reg0.CLK
clock => reading5[9]~reg0.CLK
clock => reading5[10]~reg0.CLK
clock => reading5[11]~reg0.CLK
clock => reading6[0]~reg0.CLK
clock => reading6[1]~reg0.CLK
clock => reading6[2]~reg0.CLK
clock => reading6[3]~reg0.CLK
clock => reading6[4]~reg0.CLK
clock => reading6[5]~reg0.CLK
clock => reading6[6]~reg0.CLK
clock => reading6[7]~reg0.CLK
clock => reading6[8]~reg0.CLK
clock => reading6[9]~reg0.CLK
clock => reading6[10]~reg0.CLK
clock => reading6[11]~reg0.CLK
clock => reading7[0]~reg0.CLK
clock => reading7[1]~reg0.CLK
clock => reading7[2]~reg0.CLK
clock => reading7[3]~reg0.CLK
clock => reading7[4]~reg0.CLK
clock => reading7[5]~reg0.CLK
clock => reading7[6]~reg0.CLK
clock => reading7[7]~reg0.CLK
clock => reading7[8]~reg0.CLK
clock => reading7[9]~reg0.CLK
clock => reading7[10]~reg0.CLK
clock => reading7[11]~reg0.CLK
clock => sclk_counter[0].CLK
clock => sclk_counter[1].CLK
clock => sclk_counter[2].CLK
clock => sclk_counter[3].CLK
clock => sclk~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => currState~1.DATAIN
reset => sclk~reg0.PRESET
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
go => always8.IN0
go => Selector1.IN4
go => Selector2.IN3
go => Selector0.IN2
go => Selector0.IN3
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n.DB_MAX_OUTPUT_PORT_TYPE
din <= addr_shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout => reading6.DATAB
dout => reading5.DATAB
dout => reading4.DATAB
dout => reading3.DATAB
dout => reading2.DATAB
dout => reading1.DATAB
dout => reading0.DATAB
dout => reading7.DATAB
dout => shift_reg[0].DATAIN
done <= done.DB_MAX_OUTPUT_PORT_TYPE
reading0[0] <= reading0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[1] <= reading0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[2] <= reading0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[3] <= reading0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[4] <= reading0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[5] <= reading0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[6] <= reading0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[7] <= reading0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[8] <= reading0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[9] <= reading0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[10] <= reading0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[11] <= reading0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[0] <= reading1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[1] <= reading1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[2] <= reading1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[3] <= reading1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[4] <= reading1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[5] <= reading1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[6] <= reading1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[7] <= reading1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[8] <= reading1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[9] <= reading1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[10] <= reading1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[11] <= reading1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[0] <= reading2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[1] <= reading2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[2] <= reading2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[3] <= reading2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[4] <= reading2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[5] <= reading2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[6] <= reading2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[7] <= reading2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[8] <= reading2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[9] <= reading2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[10] <= reading2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[11] <= reading2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[0] <= reading3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[1] <= reading3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[2] <= reading3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[3] <= reading3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[4] <= reading3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[5] <= reading3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[6] <= reading3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[7] <= reading3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[8] <= reading3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[9] <= reading3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[10] <= reading3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[11] <= reading3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[0] <= reading4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[1] <= reading4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[2] <= reading4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[3] <= reading4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[4] <= reading4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[5] <= reading4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[6] <= reading4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[7] <= reading4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[8] <= reading4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[9] <= reading4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[10] <= reading4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[11] <= reading4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[0] <= reading5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[1] <= reading5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[2] <= reading5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[3] <= reading5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[4] <= reading5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[5] <= reading5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[6] <= reading5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[7] <= reading5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[8] <= reading5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[9] <= reading5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[10] <= reading5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[11] <= reading5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[0] <= reading6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[1] <= reading6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[2] <= reading6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[3] <= reading6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[4] <= reading6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[5] <= reading6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[6] <= reading6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[7] <= reading6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[8] <= reading6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[9] <= reading6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[10] <= reading6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[11] <= reading6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[0] <= reading7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[1] <= reading7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[2] <= reading7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[3] <= reading7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[4] <= reading7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[5] <= reading7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[6] <= reading7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[7] <= reading7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[8] <= reading7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[9] <= reading7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[10] <= reading7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[11] <= reading7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|accion:inst2|avance:inst_avance|AvanceFijo:inst1
reset => reg_fstate.Avanza_Recto.OUTPUTSELECT
reset => reg_fstate.Corrige_Hacia_Derecha.OUTPUTSELECT
reset => reg_fstate.Corrige_Hacia_Izquierda.OUTPUTSELECT
reset => M0D.OUTPUTSELECT
reset => M1D.OUTPUTSELECT
reset => M0I.OUTPUTSELECT
reset => M1I.OUTPUTSELECT
clock => fstate~1.DATAIN
SI => process_1.IN0
SI => process_1.IN0
SI => process_1.IN0
SD => process_1.IN1
SD => process_1.IN1
SD => process_1.IN1
M0D <= M0D.DB_MAX_OUTPUT_PORT_TYPE
M1D <= M1D.DB_MAX_OUTPUT_PORT_TYPE
M0I <= M0I.DB_MAX_OUTPUT_PORT_TYPE
M1I <= M1I.DB_MAX_OUTPUT_PORT_TYPE


|TODO|accion:inst2|avance:inst_avance|lpm_compare0:inst8
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|accion:inst2|avance:inst_avance|lpm_compare0:inst8|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_tgj:auto_generated.dataa[0]
dataa[1] => cmpr_tgj:auto_generated.dataa[1]
dataa[2] => cmpr_tgj:auto_generated.dataa[2]
dataa[3] => cmpr_tgj:auto_generated.dataa[3]
dataa[4] => cmpr_tgj:auto_generated.dataa[4]
dataa[5] => cmpr_tgj:auto_generated.dataa[5]
dataa[6] => cmpr_tgj:auto_generated.dataa[6]
dataa[7] => cmpr_tgj:auto_generated.dataa[7]
dataa[8] => cmpr_tgj:auto_generated.dataa[8]
dataa[9] => cmpr_tgj:auto_generated.dataa[9]
dataa[10] => cmpr_tgj:auto_generated.dataa[10]
dataa[11] => cmpr_tgj:auto_generated.dataa[11]
datab[0] => cmpr_tgj:auto_generated.datab[0]
datab[1] => cmpr_tgj:auto_generated.datab[1]
datab[2] => cmpr_tgj:auto_generated.datab[2]
datab[3] => cmpr_tgj:auto_generated.datab[3]
datab[4] => cmpr_tgj:auto_generated.datab[4]
datab[5] => cmpr_tgj:auto_generated.datab[5]
datab[6] => cmpr_tgj:auto_generated.datab[6]
datab[7] => cmpr_tgj:auto_generated.datab[7]
datab[8] => cmpr_tgj:auto_generated.datab[8]
datab[9] => cmpr_tgj:auto_generated.datab[9]
datab[10] => cmpr_tgj:auto_generated.datab[10]
datab[11] => cmpr_tgj:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_tgj:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|accion:inst2|avance:inst_avance|lpm_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_tgj:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN23
dataa[1] => _.IN0
dataa[1] => op_1.IN21
dataa[2] => _.IN0
dataa[2] => op_1.IN19
dataa[3] => _.IN0
dataa[3] => op_1.IN17
dataa[4] => _.IN0
dataa[4] => op_1.IN15
dataa[5] => _.IN0
dataa[5] => op_1.IN13
dataa[6] => _.IN0
dataa[6] => op_1.IN11
dataa[7] => _.IN0
dataa[7] => op_1.IN9
dataa[8] => _.IN0
dataa[8] => op_1.IN7
dataa[9] => _.IN0
dataa[9] => op_1.IN5
dataa[10] => _.IN0
dataa[10] => op_1.IN3
dataa[11] => _.IN0
dataa[11] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN24
datab[1] => _.IN1
datab[1] => op_1.IN22
datab[2] => _.IN1
datab[2] => op_1.IN20
datab[3] => _.IN1
datab[3] => op_1.IN18
datab[4] => _.IN1
datab[4] => op_1.IN16
datab[5] => _.IN1
datab[5] => op_1.IN14
datab[6] => _.IN1
datab[6] => op_1.IN12
datab[7] => _.IN1
datab[7] => op_1.IN10
datab[8] => _.IN1
datab[8] => op_1.IN8
datab[9] => _.IN1
datab[9] => op_1.IN6
datab[10] => _.IN1
datab[10] => op_1.IN4
datab[11] => _.IN1
datab[11] => op_1.IN2


|TODO|accion:inst2|avance:inst_avance|lpm_compare0:inst7
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|accion:inst2|avance:inst_avance|lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_tgj:auto_generated.dataa[0]
dataa[1] => cmpr_tgj:auto_generated.dataa[1]
dataa[2] => cmpr_tgj:auto_generated.dataa[2]
dataa[3] => cmpr_tgj:auto_generated.dataa[3]
dataa[4] => cmpr_tgj:auto_generated.dataa[4]
dataa[5] => cmpr_tgj:auto_generated.dataa[5]
dataa[6] => cmpr_tgj:auto_generated.dataa[6]
dataa[7] => cmpr_tgj:auto_generated.dataa[7]
dataa[8] => cmpr_tgj:auto_generated.dataa[8]
dataa[9] => cmpr_tgj:auto_generated.dataa[9]
dataa[10] => cmpr_tgj:auto_generated.dataa[10]
dataa[11] => cmpr_tgj:auto_generated.dataa[11]
datab[0] => cmpr_tgj:auto_generated.datab[0]
datab[1] => cmpr_tgj:auto_generated.datab[1]
datab[2] => cmpr_tgj:auto_generated.datab[2]
datab[3] => cmpr_tgj:auto_generated.datab[3]
datab[4] => cmpr_tgj:auto_generated.datab[4]
datab[5] => cmpr_tgj:auto_generated.datab[5]
datab[6] => cmpr_tgj:auto_generated.datab[6]
datab[7] => cmpr_tgj:auto_generated.datab[7]
datab[8] => cmpr_tgj:auto_generated.datab[8]
datab[9] => cmpr_tgj:auto_generated.datab[9]
datab[10] => cmpr_tgj:auto_generated.datab[10]
datab[11] => cmpr_tgj:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_tgj:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|accion:inst2|avance:inst_avance|lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_tgj:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN23
dataa[1] => _.IN0
dataa[1] => op_1.IN21
dataa[2] => _.IN0
dataa[2] => op_1.IN19
dataa[3] => _.IN0
dataa[3] => op_1.IN17
dataa[4] => _.IN0
dataa[4] => op_1.IN15
dataa[5] => _.IN0
dataa[5] => op_1.IN13
dataa[6] => _.IN0
dataa[6] => op_1.IN11
dataa[7] => _.IN0
dataa[7] => op_1.IN9
dataa[8] => _.IN0
dataa[8] => op_1.IN7
dataa[9] => _.IN0
dataa[9] => op_1.IN5
dataa[10] => _.IN0
dataa[10] => op_1.IN3
dataa[11] => _.IN0
dataa[11] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN24
datab[1] => _.IN1
datab[1] => op_1.IN22
datab[2] => _.IN1
datab[2] => op_1.IN20
datab[3] => _.IN1
datab[3] => op_1.IN18
datab[4] => _.IN1
datab[4] => op_1.IN16
datab[5] => _.IN1
datab[5] => op_1.IN14
datab[6] => _.IN1
datab[6] => op_1.IN12
datab[7] => _.IN1
datab[7] => op_1.IN10
datab[8] => _.IN1
datab[8] => op_1.IN8
datab[9] => _.IN1
datab[9] => op_1.IN6
datab[10] => _.IN1
datab[10] => op_1.IN4
datab[11] => _.IN1
datab[11] => op_1.IN2


|TODO|Decision:inst3
OA[0] => Mux0.IN17
OA[0] => Mux1.IN17
OA[1] => Mux0.IN16
OA[1] => Mux1.IN16
OD[0] => Mux0.IN19
OD[0] => Mux1.IN19
OD[1] => Mux0.IN18
OD[1] => Mux1.IN18
x[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|ubicacion4:inst
SF => W[0].IN1
SF => W[1].IN1
SF => W[2].IN1
SF => W[3].IN1
SF => W[4].IN1
SF => W[5].IN1
SF => W[6].IN1
SF => W[7].IN1
SF => W[8].IN1
SF => W[9].IN1
SF => W[10].IN1
SF => W[11].IN1
SF => W[12].IN1
SF => W[13].IN1
SF => W[14].IN1
SF => W[15].IN1
SF => W[16].IN1
SF => W[17].IN1
SF => W[18].IN1
SF => W[19].IN1
SF => W[20].IN1
SF => W[21].IN1
SF => W[22].IN1
SF => W[23].IN1
SL => posicion[0].CLK
SL => posicion[1].CLK
SL => posicion[2].CLK
SL => posicion[3].CLK
clk => orientacion[0].CLK
clk => orientacion[1].CLK
clk => E_flanco.CLK
clk => E_anterior.CLK
E => E_flanco.IN1
E => E_anterior.DATAIN
x[0] => Mux0.IN5
x[0] => Mux1.IN5
x[0] => Mux2.IN2
x[0] => Mux3.IN2
x[1] => Mux0.IN4
x[1] => Mux1.IN4
x[1] => Mux2.IN3
x[1] => Mux3.IN3
reset => E_flanco.ACLR
reset => E_anterior.ACLR
reset => W[7]$latch.ACLR
reset => W[6]$latch.ACLR
reset => W[5]$latch.ACLR
reset => W[4]$latch.ACLR
reset => W[3]$latch.ACLR
reset => W[2]$latch.ACLR
reset => W[1]$latch.ACLR
reset => W[0]$latch.ACLR
reset => W[8]$latch.ACLR
reset => W[9]$latch.ACLR
reset => W[10]$latch.ACLR
reset => W[11]$latch.ACLR
reset => W[12]$latch.ACLR
reset => W[13]$latch.ACLR
reset => W[14]$latch.ACLR
reset => W[15]$latch.ACLR
reset => W[16]$latch.ACLR
reset => W[17]$latch.ACLR
reset => W[18]$latch.ACLR
reset => W[19]$latch.ACLR
reset => W[20]$latch.ACLR
reset => W[21]$latch.ACLR
reset => W[22]$latch.ACLR
reset => W[23]$latch.ACLR
reset => orientacion[1].ENA
reset => orientacion[0].ENA
posicion_out[0] <= posicion[0].DB_MAX_OUTPUT_PORT_TYPE
posicion_out[1] <= posicion[1].DB_MAX_OUTPUT_PORT_TYPE
posicion_out[2] <= posicion[2].DB_MAX_OUTPUT_PORT_TYPE
posicion_out[3] <= posicion[3].DB_MAX_OUTPUT_PORT_TYPE
orientacion_out[0] <= orientacion[0].DB_MAX_OUTPUT_PORT_TYPE
orientacion_out[1] <= orientacion[1].DB_MAX_OUTPUT_PORT_TYPE
W[0] <= W[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[1] <= W[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[2] <= W[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[3] <= W[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[4] <= W[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[5] <= W[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[6] <= W[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[7] <= W[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[8] <= W[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[9] <= W[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[10] <= W[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[11] <= W[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[12] <= W[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[13] <= W[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[14] <= W[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[15] <= W[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[16] <= W[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[17] <= W[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[18] <= W[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[19] <= W[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[20] <= W[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[21] <= W[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[22] <= W[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
W[23] <= W[23]$latch.DB_MAX_OUTPUT_PORT_TYPE


|TODO|sensorline:inst1
CLK => PULSO~reg0.CLK
CLK => cuenta2[0].CLK
CLK => cuenta2[1].CLK
CLK => cuenta2[2].CLK
CLK => cuenta2[3].CLK
CLK => cuenta2[4].CLK
CLK => cuenta2[5].CLK
CLK => cuenta2[6].CLK
CLK => cuenta2[7].CLK
CLK => cuenta2[8].CLK
CLK => cuenta2[9].CLK
CLK => cuenta2[10].CLK
CLK => cuenta2[11].CLK
CLK => cuenta2[12].CLK
CLK => cuenta2[13].CLK
CLK => cuenta2[14].CLK
CLK => cuenta2[15].CLK
CLK => cuenta1[0].CLK
CLK => cuenta1[1].CLK
CLK => cuenta1[2].CLK
CLK => cuenta1[3].CLK
CLK => cuenta1[4].CLK
CLK => cuenta1[5].CLK
CLK => cuenta1[6].CLK
CLK => cuenta1[7].CLK
CLK => cuenta1[8].CLK
CLK => cuenta1[9].CLK
CLK => cuenta1[10].CLK
CLK => cuenta1[11].CLK
CLK => cuenta1[12].CLK
CLK => cuenta1[13].CLK
CLK => cuenta1[14].CLK
CLK => cuenta1[15].CLK
CLK => state~5.DATAIN
RESET => PULSO~reg0.ACLR
RESET => cuenta2[0].ACLR
RESET => cuenta2[1].ACLR
RESET => cuenta2[2].ACLR
RESET => cuenta2[3].ACLR
RESET => cuenta2[4].ACLR
RESET => cuenta2[5].ACLR
RESET => cuenta2[6].ACLR
RESET => cuenta2[7].ACLR
RESET => cuenta2[8].ACLR
RESET => cuenta2[9].ACLR
RESET => cuenta2[10].ACLR
RESET => cuenta2[11].ACLR
RESET => cuenta2[12].ACLR
RESET => cuenta2[13].ACLR
RESET => cuenta2[14].ACLR
RESET => cuenta2[15].ACLR
RESET => cuenta1[0].ACLR
RESET => cuenta1[1].ACLR
RESET => cuenta1[2].ACLR
RESET => cuenta1[3].ACLR
RESET => cuenta1[4].ACLR
RESET => cuenta1[5].ACLR
RESET => cuenta1[6].ACLR
RESET => cuenta1[7].ACLR
RESET => cuenta1[8].ACLR
RESET => cuenta1[9].ACLR
RESET => cuenta1[10].ACLR
RESET => cuenta1[11].ACLR
RESET => cuenta1[12].ACLR
RESET => cuenta1[13].ACLR
RESET => cuenta1[14].ACLR
RESET => cuenta1[15].ACLR
RESET => state~7.DATAIN
SENSOR => PULSO.OUTPUTSELECT
SENSOR => state.DATAA
SENSOR => PULSO.OUTPUTSELECT
SENSOR => state.DATAA
SENSOR => Selector0.IN3
SENSOR => Selector3.IN3
SENSOR => Selector1.IN1
SENSOR => state.DATAA
SENSOR => Selector2.IN1
SENSOR => state.DATAA
PULSO <= PULSO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6
clk => testBlock:inst_testBlock.clk
reset => testBlock:inst_testBlock.reset
W[0] => testBlock:inst_testBlock.w0
W[1] => testBlock:inst_testBlock.w1
W[2] => testBlock:inst_testBlock.w2
W[3] => testBlock:inst_testBlock.w3
W[4] => testBlock:inst_testBlock.w4
W[5] => testBlock:inst_testBlock.w5
W[6] => testBlock:inst_testBlock.w6
W[7] => testBlock:inst_testBlock.w7
W[8] => testBlock:inst_testBlock.w8
W[9] => testBlock:inst_testBlock.w9
W[10] => testBlock:inst_testBlock.w10
W[11] => testBlock:inst_testBlock.w11
W[12] => testBlock:inst_testBlock.w12
W[13] => testBlock:inst_testBlock.w13
W[14] => testBlock:inst_testBlock.w14
W[15] => testBlock:inst_testBlock.w15
W[16] => testBlock:inst_testBlock.w16
W[17] => testBlock:inst_testBlock.w17
W[18] => testBlock:inst_testBlock.w18
W[19] => testBlock:inst_testBlock.w19
W[20] => testBlock:inst_testBlock.w20
W[21] => testBlock:inst_testBlock.w21
W[22] => testBlock:inst_testBlock.w22
W[23] => testBlock:inst_testBlock.w23
Error <= testBlock:inst_testBlock.Error
ubicacion_actual[0] => Mux0.IN5
ubicacion_actual[0] => Mux1.IN6
ubicacion_actual[0] => Mux2.IN19
ubicacion_actual[1] => Mux0.IN4
ubicacion_actual[1] => Mux1.IN5
ubicacion_actual[1] => Mux2.IN18
ubicacion_actual[2] => Mux0.IN3
ubicacion_actual[2] => Mux1.IN4
ubicacion_actual[2] => Mux2.IN17
ubicacion_actual[3] => Mux0.IN2
ubicacion_actual[3] => Mux1.IN3
ubicacion_actual[3] => Mux2.IN16
direccion_siguiente[0] <= direccion_siguiente[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
direccion_siguiente[1] <= direccion_siguiente[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock
Error <= inst106.DB_MAX_OUTPUT_PORT_TYPE
w20 => D_FF:inst84.D
clk => D_FF:inst84.clk
clk => D_FF:inst98.clk
clk => D_FF:inst35.clk
clk => RegistroGenerico:inst4.clk
clk => RegistroGenerico:inst0.clk
clk => D_FF:inst32.clk
clk => RegistroGenerico:inst1.clk
clk => D_FF:inst33.clk
clk => RegistroGenerico:inst3.clk
clk => D_FF:inst38.clk
clk => RegistroGenerico:inst2.clk
clk => D_FF:inst41.clk
clk => RegistroGenerico:inst6.clk
clk => D_FF:inst70.clk
clk => RegistroGenerico:inst7.clk
clk => D_FF:inst54.clk
clk => D_FF:inst56.clk
clk => RegistroGenerico:inst5.clk
clk => D_FF:inst34.clk
clk => D_FF:inst49.clk
clk => D_FF:inst57.clk
clk => RegistroGenerico:inst13.clk
clk => D_FF:inst82.clk
clk => RegistroGenerico:inst9.clk
clk => D_FF:inst76.clk
clk => RegistroGenerico:inst8.clk
clk => D_FF:inst78.clk
clk => RegistroGenerico:inst12.clk
clk => D_FF:inst51.clk
clk => D_FF:inst90.clk
clk => D_FF:inst80.clk
clk => RegistroGenerico:inst11.clk
clk => RegistroGenerico:inst10.clk
clk => D_FF:inst86.clk
clk => RegistroGenerico:inst15.clk
clk => D_FF:inst74.clk
clk => D_FF:inst94.clk
clk => D_FF:inst100.clk
clk => RegistroGenerico:inst14.clk
clk => D_FF:inst71.clk
reset => D_FF:inst84.reset
reset => D_FF:inst98.reset
reset => D_FF:inst35.reset
reset => RegistroGenerico:inst4.reset
reset => RegistroGenerico:inst0.reset
reset => D_FF:inst32.reset
reset => RegistroGenerico:inst1.reset
reset => D_FF:inst33.reset
reset => RegistroGenerico:inst3.reset
reset => D_FF:inst38.reset
reset => RegistroGenerico:inst2.reset
reset => D_FF:inst41.reset
reset => RegistroGenerico:inst6.reset
reset => D_FF:inst70.reset
reset => RegistroGenerico:inst7.reset
reset => D_FF:inst54.reset
reset => D_FF:inst56.reset
reset => RegistroGenerico:inst5.reset
reset => D_FF:inst34.reset
reset => D_FF:inst49.reset
reset => D_FF:inst57.reset
reset => RegistroGenerico:inst13.reset
reset => D_FF:inst82.reset
reset => RegistroGenerico:inst9.reset
reset => D_FF:inst76.reset
reset => RegistroGenerico:inst8.reset
reset => D_FF:inst78.reset
reset => RegistroGenerico:inst12.reset
reset => D_FF:inst51.reset
reset => D_FF:inst90.reset
reset => D_FF:inst80.reset
reset => RegistroGenerico:inst11.reset
reset => RegistroGenerico:inst10.reset
reset => D_FF:inst86.reset
reset => RegistroGenerico:inst15.reset
reset => D_FF:inst74.reset
reset => D_FF:inst94.reset
reset => D_FF:inst100.reset
reset => RegistroGenerico:inst14.reset
reset => D_FF:inst71.reset
w23 => D_FF:inst98.D
REG0_E[0] <= mux44:inst18.result[0]
REG0_E[1] <= mux44:inst18.result[1]
REG0_E[2] <= mux44:inst18.result[2]
REG0_E[3] <= mux44:inst18.result[3]
w0 => D_FF:inst35.D
w3 => D_FF:inst32.D
w10 => D_FF:inst33.D
w17 => D_FF:inst38.D
w21 => D_FF:inst41.D
w18 => D_FF:inst70.D
w14 => D_FF:inst54.D
w11 => D_FF:inst56.D
w7 => D_FF:inst34.D
w4 => D_FF:inst49.D
w8 => D_FF:inst57.D
w9 => D_FF:inst82.D
w6 => D_FF:inst76.D
w2 => D_FF:inst78.D
w1 => D_FF:inst51.D
w5 => D_FF:inst90.D
w13 => D_FF:inst80.D
w16 => D_FF:inst86.D
w15 => D_FF:inst74.D
w12 => D_FF:inst94.D
w19 => D_FF:inst100.D
w22 => D_FF:inst71.D
REG0_S[0] <= mux44:inst.result[0]
REG0_S[1] <= mux44:inst.result[1]
REG0_S[2] <= mux44:inst.result[2]
REG0_S[3] <= mux44:inst.result[3]
REG11_N[0] <= mux44:inst68.result[0]
REG11_N[1] <= mux44:inst68.result[1]
REG11_N[2] <= mux44:inst68.result[2]
REG11_N[3] <= mux44:inst68.result[3]
REG11_O[0] <= mux44:inst85.result[0]
REG11_O[1] <= mux44:inst85.result[1]
REG11_O[2] <= mux44:inst85.result[2]
REG11_O[3] <= mux44:inst85.result[3]
REG11_S[0] <= mux44:inst24.result[0]
REG11_S[1] <= mux44:inst24.result[1]
REG11_S[2] <= mux44:inst24.result[2]
REG11_S[3] <= mux44:inst24.result[3]
REG12_E[0] <= mux44:inst67.result[0]
REG12_E[1] <= mux44:inst67.result[1]
REG12_E[2] <= mux44:inst67.result[2]
REG12_E[3] <= mux44:inst67.result[3]
REG12_O[0] <= mux44:inst88.result[0]
REG12_O[1] <= mux44:inst88.result[1]
REG12_O[2] <= mux44:inst88.result[2]
REG12_O[3] <= mux44:inst88.result[3]
REG12_S[0] <= mux44:inst89.result[0]
REG12_S[1] <= mux44:inst89.result[1]
REG12_S[2] <= mux44:inst89.result[2]
REG12_S[3] <= mux44:inst89.result[3]
REG13_E[0] <= mux44:inst69.result[0]
REG13_E[1] <= mux44:inst69.result[1]
REG13_E[2] <= mux44:inst69.result[2]
REG13_E[3] <= mux44:inst69.result[3]
REG13_N[0] <= mux44:inst92.result[0]
REG13_N[1] <= mux44:inst92.result[1]
REG13_N[2] <= mux44:inst92.result[2]
REG13_N[3] <= mux44:inst92.result[3]
REG13_O[0] <= mux44:inst64.result[0]
REG13_O[1] <= mux44:inst64.result[1]
REG13_O[2] <= mux44:inst64.result[2]
REG13_O[3] <= mux44:inst64.result[3]
REG13_S[0] <= mux44:inst93.result[0]
REG13_S[1] <= mux44:inst93.result[1]
REG13_S[2] <= mux44:inst93.result[2]
REG13_S[3] <= mux44:inst93.result[3]
REG14_E[0] <= mux44:inst97.result[0]
REG14_E[1] <= mux44:inst97.result[1]
REG14_E[2] <= mux44:inst97.result[2]
REG14_E[3] <= mux44:inst97.result[3]
REG14_N[0] <= mux44:inst99.result[0]
REG14_N[1] <= mux44:inst99.result[1]
REG14_N[2] <= mux44:inst99.result[2]
REG14_N[3] <= mux44:inst99.result[3]
REG14_O[0] <= mux44:inst96.result[0]
REG14_O[1] <= mux44:inst96.result[1]
REG14_O[2] <= mux44:inst96.result[2]
REG14_O[3] <= mux44:inst96.result[3]
REG15_E[0] <= mux44:inst102.result[0]
REG15_E[1] <= mux44:inst102.result[1]
REG15_E[2] <= mux44:inst102.result[2]
REG15_E[3] <= mux44:inst102.result[3]
REG15_N[0] <= mux44:inst104.result[0]
REG15_N[1] <= mux44:inst104.result[1]
REG15_N[2] <= mux44:inst104.result[2]
REG15_N[3] <= mux44:inst104.result[3]
REG15_O[0] <= mux44:inst65.result[0]
REG15_O[1] <= mux44:inst65.result[1]
REG15_O[2] <= mux44:inst65.result[2]
REG15_O[3] <= mux44:inst65.result[3]
REG15_S[0] <= mux44:inst105.result[0]
REG15_S[1] <= mux44:inst105.result[1]
REG15_S[2] <= mux44:inst105.result[2]
REG15_S[3] <= mux44:inst105.result[3]
REG1_E[0] <= mux44:inst19.result[0]
REG1_E[1] <= mux44:inst19.result[1]
REG1_E[2] <= mux44:inst19.result[2]
REG1_E[3] <= mux44:inst19.result[3]
REG1_N[0] <= mux44:inst555.result[0]
REG1_N[1] <= mux44:inst555.result[1]
REG1_N[2] <= mux44:inst555.result[2]
REG1_N[3] <= mux44:inst555.result[3]
REG1_S[0] <= mux44:inst17.result[0]
REG1_S[1] <= mux44:inst17.result[1]
REG1_S[2] <= mux44:inst17.result[2]
REG1_S[3] <= mux44:inst17.result[3]
REG2_E[0] <= mux44:inst20.result[0]
REG2_E[1] <= mux44:inst20.result[1]
REG2_E[2] <= mux44:inst20.result[2]
REG2_E[3] <= mux44:inst20.result[3]
REG2_N[0] <= mux44:inst37.result[0]
REG2_N[1] <= mux44:inst37.result[1]
REG2_N[2] <= mux44:inst37.result[2]
REG2_N[3] <= mux44:inst37.result[3]
REG3_E[0] <= mux44:inst21.result[0]
REG3_E[1] <= mux44:inst21.result[1]
REG3_E[2] <= mux44:inst21.result[2]
REG3_E[3] <= mux44:inst21.result[3]
REG3_N[0] <= mux44:inst43.result[0]
REG3_N[1] <= mux44:inst43.result[1]
REG3_N[2] <= mux44:inst43.result[2]
REG3_N[3] <= mux44:inst43.result[3]
REG3_S[0] <= mux44:inst16.result[0]
REG3_S[1] <= mux44:inst16.result[1]
REG3_S[2] <= mux44:inst16.result[2]
REG3_S[3] <= mux44:inst16.result[3]
REG4_E[0] <= mux44:inst26.result[0]
REG4_E[1] <= mux44:inst26.result[1]
REG4_E[2] <= mux44:inst26.result[2]
REG4_E[3] <= mux44:inst26.result[3]
REG4_O[0] <= mux44:inst45.result[0]
REG4_O[1] <= mux44:inst45.result[1]
REG4_O[2] <= mux44:inst45.result[2]
REG4_O[3] <= mux44:inst45.result[3]
REG4_S[0] <= mux44:inst48.result[0]
REG4_S[1] <= mux44:inst48.result[1]
REG4_S[2] <= mux44:inst48.result[2]
REG4_S[3] <= mux44:inst48.result[3]
REG5_E[0] <= mux44:inst27.result[0]
REG5_E[1] <= mux44:inst27.result[1]
REG5_E[2] <= mux44:inst27.result[2]
REG5_E[3] <= mux44:inst27.result[3]
REG5_N[0] <= mux44:inst53.result[0]
REG5_N[1] <= mux44:inst53.result[1]
REG5_N[2] <= mux44:inst53.result[2]
REG5_N[3] <= mux44:inst53.result[3]
REG5_O[0] <= mux44:inst50.result[0]
REG5_O[1] <= mux44:inst50.result[1]
REG5_O[2] <= mux44:inst50.result[2]
REG5_O[3] <= mux44:inst50.result[3]
REG5_S[0] <= mux44:inst55.result[0]
REG5_S[1] <= mux44:inst55.result[1]
REG5_S[2] <= mux44:inst55.result[2]
REG5_S[3] <= mux44:inst55.result[3]
REG6_E[0] <= mux44:inst28.result[0]
REG6_E[1] <= mux44:inst28.result[1]
REG6_E[2] <= mux44:inst28.result[2]
REG6_E[3] <= mux44:inst28.result[3]
REG6_N[0] <= mux44:inst60.result[0]
REG6_N[1] <= mux44:inst60.result[1]
REG6_N[2] <= mux44:inst60.result[2]
REG6_N[3] <= mux44:inst60.result[3]
REG6_O[0] <= mux44:inst61.result[0]
REG6_O[1] <= mux44:inst61.result[1]
REG6_O[2] <= mux44:inst61.result[2]
REG6_O[3] <= mux44:inst61.result[3]
REG7_E[0] <= mux44:inst29.result[0]
REG7_E[1] <= mux44:inst29.result[1]
REG7_E[2] <= mux44:inst29.result[2]
REG7_E[3] <= mux44:inst29.result[3]
REG7_N[0] <= mux44:inst63.result[0]
REG7_N[1] <= mux44:inst63.result[1]
REG7_N[2] <= mux44:inst63.result[2]
REG7_N[3] <= mux44:inst63.result[3]
REG7_O[0] <= mux44:inst39.result[0]
REG7_O[1] <= mux44:inst39.result[1]
REG7_O[2] <= mux44:inst39.result[2]
REG7_O[3] <= mux44:inst39.result[3]
REG7_S[0] <= mux44:inst72.result[0]
REG7_S[1] <= mux44:inst72.result[1]
REG7_S[2] <= mux44:inst72.result[2]
REG7_S[3] <= mux44:inst72.result[3]
REG8_O[0] <= mux44:inst77.result[0]
REG8_O[1] <= mux44:inst77.result[1]
REG8_O[2] <= mux44:inst77.result[2]
REG8_O[3] <= mux44:inst77.result[3]
REG8_S[0] <= mux44:inst23.result[0]
REG8_S[1] <= mux44:inst23.result[1]
REG8_S[2] <= mux44:inst23.result[2]
REG8_S[3] <= mux44:inst23.result[3]
REG9_N[0] <= mux44:inst22.result[0]
REG9_N[1] <= mux44:inst22.result[1]
REG9_N[2] <= mux44:inst22.result[2]
REG9_N[3] <= mux44:inst22.result[3]
REG9_O[0] <= mux44:inst81.result[0]
REG9_O[1] <= mux44:inst81.result[1]
REG9_O[2] <= mux44:inst81.result[2]
REG9_O[3] <= mux44:inst81.result[3]
REG9_S[0] <= mux44:inst25.result[0]
REG9_S[1] <= mux44:inst25.result[1]
REG9_S[2] <= mux44:inst25.result[2]
REG9_S[3] <= mux44:inst25.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst84
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst98
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst18
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst18|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst18|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst35
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst4
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst47|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst45
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst45|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst45|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst0
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst46|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst32
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst1
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst31|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst555
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst555|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst555|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|VectorValorCasilla:instvecval
int6[0] <= <GND>
int6[1] <= <VCC>
int6[2] <= <VCC>
int6[3] <= <GND>
int5[0] <= <VCC>
int5[1] <= <GND>
int5[2] <= <VCC>
int5[3] <= <GND>
int4[0] <= <GND>
int4[1] <= <GND>
int4[2] <= <VCC>
int4[3] <= <GND>
int3[0] <= <VCC>
int3[1] <= <VCC>
int3[2] <= <GND>
int3[3] <= <GND>
int2[0] <= <GND>
int2[1] <= <VCC>
int2[2] <= <GND>
int2[3] <= <GND>
int1[0] <= <VCC>
int1[1] <= <GND>
int1[2] <= <GND>
int1[3] <= <GND>
int0[0] <= <GND>
int0[1] <= <GND>
int0[2] <= <GND>
int0[3] <= <GND>
Vec_comp[0] <= <GND>
Vec_comp[1] <= <VCC>
Vec_comp[2] <= <VCC>
Vec_comp[3] <= <VCC>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst17
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst17|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst17|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst33
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst3
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst42|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst43
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst43|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst43|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst16
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst16|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst16|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst38
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst2
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst36|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst37
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst37|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst37|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst20
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst20|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst20|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst41
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst6
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst59|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst61
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst61|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst61|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst60
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst60|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst60|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst70
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst7
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst73|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst39
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst39|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst39|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst54
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst63
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst63|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst63|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst56
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst5
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst52|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst50
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst50|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst50|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst34
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst53
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst53|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst53|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst49
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst55
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst55|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst55|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst27
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst27|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst27|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst57
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst13
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst91|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst64
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst64|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst64|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst69
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst69|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst69|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst82
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst9
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst79|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst22
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst22|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst22|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst76
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst8
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst75|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst23
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst23|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst23|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst77
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst77|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst77|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst78
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst12
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst87|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst88
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst88|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst88|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst51
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst67
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst67|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst67|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst89
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst89|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst89|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst90
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst25
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst25|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst25|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst80
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst11
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst83|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst68
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst68|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst68|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst24
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst24|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst24|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst10
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst85
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst85|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst85|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst86
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst15
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst101|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst65
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst65|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst65|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst74
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst102
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst102|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst102|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst104
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst104|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst104|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst94
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst105
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst105|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst105|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst100
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|RegistroGenerico:inst14
D[0] => Q_bus[0].DATAIN
D[1] => Q_bus[1].DATAIN
D[2] => Q_bus[2].DATAIN
D[3] => Q_bus[3].DATAIN
RS[0] => Q_bus[0].ADATA
RS[1] => Q_bus[1].ADATA
RS[2] => Q_bus[2].ADATA
RS[3] => Q_bus[3].ADATA
clk => Q_bus[0].CLK
clk => Q_bus[1].CLK
clk => Q_bus[2].CLK
clk => Q_bus[3].CLK
reset => Q_bus[0].ALOAD
reset => Q_bus[1].ALOAD
reset => Q_bus[2].ALOAD
reset => Q_bus[3].ALOAD
Q[0] <= Q_bus[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_bus[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_bus[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_bus[3].DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95
RegOUT[0] <= adder:inst.result[0]
RegOUT[1] <= adder:inst.result[1]
RegOUT[2] <= adder:inst.result[2]
RegOUT[3] <= adder:inst.result[3]
RegA[0] => comparator:inst2.dataa[0]
RegA[0] => mux44:inst5.data1x[0]
RegA[1] => comparator:inst2.dataa[1]
RegA[1] => mux44:inst5.data1x[1]
RegA[2] => comparator:inst2.dataa[2]
RegA[2] => mux44:inst5.data1x[2]
RegA[3] => comparator:inst2.dataa[3]
RegA[3] => mux44:inst5.data1x[3]
RegB[0] => comparator:inst2.datab[0]
RegB[0] => mux44:inst5.data0x[0]
RegB[1] => comparator:inst2.datab[1]
RegB[1] => mux44:inst5.data0x[1]
RegB[2] => comparator:inst2.datab[2]
RegB[2] => mux44:inst5.data0x[2]
RegB[3] => comparator:inst2.datab[3]
RegB[3] => mux44:inst5.data0x[3]
RegC[0] => comparator:inst3.dataa[0]
RegC[0] => mux44:inst6.data1x[0]
RegC[1] => comparator:inst3.dataa[1]
RegC[1] => mux44:inst6.data1x[1]
RegC[2] => comparator:inst3.dataa[2]
RegC[2] => mux44:inst6.data1x[2]
RegC[3] => comparator:inst3.dataa[3]
RegC[3] => mux44:inst6.data1x[3]
RegD[0] => comparator:inst3.datab[0]
RegD[0] => mux44:inst6.data0x[0]
RegD[1] => comparator:inst3.datab[1]
RegD[1] => mux44:inst6.data0x[1]
RegD[2] => comparator:inst3.datab[2]
RegD[2] => mux44:inst6.data0x[2]
RegD[3] => comparator:inst3.datab[3]
RegD[3] => mux44:inst6.data0x[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|adder:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|adder:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_esh:auto_generated.dataa[0]
dataa[1] => add_sub_esh:auto_generated.dataa[1]
dataa[2] => add_sub_esh:auto_generated.dataa[2]
dataa[3] => add_sub_esh:auto_generated.dataa[3]
datab[0] => add_sub_esh:auto_generated.datab[0]
datab[1] => add_sub_esh:auto_generated.datab[1]
datab[2] => add_sub_esh:auto_generated.datab[2]
datab[3] => add_sub_esh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_esh:auto_generated.result[0]
result[1] <= add_sub_esh:auto_generated.result[1]
result[2] <= add_sub_esh:auto_generated.result[2]
result[3] <= add_sub_esh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|adder:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_esh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst7|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst4
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst4|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst5|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst2|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|mux44:inst6|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aleb <= lpm_compare:LPM_COMPARE_component.aleb


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_7pg:auto_generated.dataa[0]
dataa[1] => cmpr_7pg:auto_generated.dataa[1]
dataa[2] => cmpr_7pg:auto_generated.dataa[2]
dataa[3] => cmpr_7pg:auto_generated.dataa[3]
datab[0] => cmpr_7pg:auto_generated.datab[0]
datab[1] => cmpr_7pg:auto_generated.datab[1]
datab[2] => cmpr_7pg:auto_generated.datab[2]
datab[3] => cmpr_7pg:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_7pg:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|comparator:inst3|lpm_compare:LPM_COMPARE_component|cmpr_7pg:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN7
dataa[1] => _.IN0
dataa[1] => op_1.IN5
dataa[2] => _.IN0
dataa[2] => op_1.IN3
dataa[3] => _.IN0
dataa[3] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN8
datab[1] => _.IN1
datab[1] => op_1.IN6
datab[2] => _.IN1
datab[2] => op_1.IN4
datab[3] => _.IN1
datab[3] => op_1.IN2


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|ComparadorSumador4bit:inst95|MUX_direc:selecdirec
C1 => direc.DATAB
C2 => direc.DATAA
C3 => direc.OUTPUTSELECT
C3 => direc[0].DATAIN
direc[0] <= C3.DB_MAX_OUTPUT_PORT_TYPE
direc[1] <= direc.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst96
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst96|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst96|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|D_FF:inst71
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst97
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst97|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst97|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst99
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst99|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst99|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst81
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst81|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst81|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst92
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst92|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst92|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst93
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst93|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst93|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst72
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst72|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst72|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst29
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst29|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst29|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst28
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst28|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst28|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst21
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst21|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst21|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst19
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst19|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst19|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst48
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst48|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst48|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst26
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst26|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l7e:auto_generated.data[0]
data[0][1] => mux_l7e:auto_generated.data[1]
data[0][2] => mux_l7e:auto_generated.data[2]
data[0][3] => mux_l7e:auto_generated.data[3]
data[1][0] => mux_l7e:auto_generated.data[4]
data[1][1] => mux_l7e:auto_generated.data[5]
data[1][2] => mux_l7e:auto_generated.data[6]
data[1][3] => mux_l7e:auto_generated.data[7]
sel[0] => mux_l7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l7e:auto_generated.result[0]
result[1] <= mux_l7e:auto_generated.result[1]
result[2] <= mux_l7e:auto_generated.result[2]
result[3] <= mux_l7e:auto_generated.result[3]


|TODO|MapeoYDireccion2:inst6|testBlock:inst_testBlock|mux44:inst26|LPM_MUX:LPM_MUX_component|mux_l7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


