Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Aug 24 23:13:12 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.158        0.000                      0                 4609        0.106        0.000                      0                 4609        4.500        0.000                       0                  1610  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.158        0.000                      0                 4609        0.106        0.000                      0                 4609        4.500        0.000                       0                  1610  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[6][1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 2.126ns (22.317%)  route 7.400ns (77.683%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         1.825     7.366    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.490 f  datapath/self_collision_i_541/O
                         net (fo=1, routed)           0.000     7.490    datapath/self_collision_i_541_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.731 f  datapath/self_collision_reg_i_377/O
                         net (fo=1, routed)           0.000     7.731    datapath/self_collision_reg_i_377_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     7.829 f  datapath/self_collision_reg_i_181/O
                         net (fo=1, routed)           1.352     9.181    datapath/self_collision_reg_i_181_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.319     9.500 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.500    datapath/self_collision_i_62_n_0
    SLICE_X37Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     9.717 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.587    10.305    datapath/self_collision_reg_i_21_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.299    10.604 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.648    11.251    datapath/self_collision_i_7_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124    11.375 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.287    12.662    datapath/self_collision_i_2_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.786 f  datapath/grid_2d[6][1][7]_i_4/O
                         net (fo=1, routed)           0.584    13.370    datapath/grid_2d[6][1][7]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.494 r  datapath/grid_2d[6][1][7]_i_1/O
                         net (fo=8, routed)           1.117    14.612    datapath/grid_2d[6][1][7]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  datapath/grid_2d_reg[6][1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.445    14.786    datapath/clk_ext_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  datapath/grid_2d_reg[6][1][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X52Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.770    datapath/grid_2d_reg[6][1][2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[6][1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 2.126ns (22.317%)  route 7.400ns (77.683%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         1.825     7.366    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.490 f  datapath/self_collision_i_541/O
                         net (fo=1, routed)           0.000     7.490    datapath/self_collision_i_541_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.731 f  datapath/self_collision_reg_i_377/O
                         net (fo=1, routed)           0.000     7.731    datapath/self_collision_reg_i_377_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     7.829 f  datapath/self_collision_reg_i_181/O
                         net (fo=1, routed)           1.352     9.181    datapath/self_collision_reg_i_181_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.319     9.500 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.500    datapath/self_collision_i_62_n_0
    SLICE_X37Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     9.717 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.587    10.305    datapath/self_collision_reg_i_21_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.299    10.604 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.648    11.251    datapath/self_collision_i_7_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124    11.375 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.287    12.662    datapath/self_collision_i_2_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.786 f  datapath/grid_2d[6][1][7]_i_4/O
                         net (fo=1, routed)           0.584    13.370    datapath/grid_2d[6][1][7]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.494 r  datapath/grid_2d[6][1][7]_i_1/O
                         net (fo=8, routed)           1.117    14.612    datapath/grid_2d[6][1][7]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  datapath/grid_2d_reg[6][1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.445    14.786    datapath/clk_ext_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  datapath/grid_2d_reg[6][1][4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X52Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.770    datapath/grid_2d_reg[6][1][4]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[6][1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 2.126ns (22.317%)  route 7.400ns (77.683%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         1.825     7.366    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.490 f  datapath/self_collision_i_541/O
                         net (fo=1, routed)           0.000     7.490    datapath/self_collision_i_541_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.731 f  datapath/self_collision_reg_i_377/O
                         net (fo=1, routed)           0.000     7.731    datapath/self_collision_reg_i_377_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     7.829 f  datapath/self_collision_reg_i_181/O
                         net (fo=1, routed)           1.352     9.181    datapath/self_collision_reg_i_181_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.319     9.500 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.500    datapath/self_collision_i_62_n_0
    SLICE_X37Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     9.717 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.587    10.305    datapath/self_collision_reg_i_21_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.299    10.604 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.648    11.251    datapath/self_collision_i_7_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124    11.375 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.287    12.662    datapath/self_collision_i_2_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.786 f  datapath/grid_2d[6][1][7]_i_4/O
                         net (fo=1, routed)           0.584    13.370    datapath/grid_2d[6][1][7]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.494 r  datapath/grid_2d[6][1][7]_i_1/O
                         net (fo=8, routed)           1.117    14.612    datapath/grid_2d[6][1][7]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  datapath/grid_2d_reg[6][1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.445    14.786    datapath/clk_ext_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  datapath/grid_2d_reg[6][1][5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X52Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.770    datapath/grid_2d_reg[6][1][5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 2.812ns (29.235%)  route 6.806ns (70.765%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.566     5.087    sync/clk_ext_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  sync/x_sig_reg[8]/Q
                         net (fo=12, routed)          0.869     6.413    sync/pixel_x[8]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  sync/red_reg[3]_i_35/O
                         net (fo=1, routed)           0.000     6.537    sync/pixelgen/minusOp__0[3]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.961 r  sync/red_reg_reg[3]_i_9/O[1]
                         net (fo=648, routed)         1.509     8.470    datapath/O[1]
    SLICE_X35Y69         MUXF7 (Prop_muxf7_S_O)       0.475     8.945 r  datapath/red_reg_reg[3]_i_1343/O
                         net (fo=1, routed)           0.000     8.945    datapath/red_reg_reg[3]_i_1343_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     9.049 r  datapath/red_reg_reg[3]_i_753/O
                         net (fo=1, routed)           1.059    10.108    datapath/red_reg_reg[3]_i_753_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.316    10.424 r  datapath/red_reg[3]_i_311/O
                         net (fo=1, routed)           0.000    10.424    datapath/red_reg[3]_i_311_n_0
    SLICE_X35Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    10.669 r  datapath/red_reg_reg[3]_i_117/O
                         net (fo=1, routed)           0.000    10.669    datapath/red_reg_reg[3]_i_117_n_0
    SLICE_X35Y60         MUXF8 (Prop_muxf8_I0_O)      0.104    10.773 r  datapath/red_reg_reg[3]_i_44/O
                         net (fo=1, routed)           1.014    11.787    datapath/red_reg_reg[3]_i_44_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.316    12.103 r  datapath/red_reg[3]_i_14/O
                         net (fo=3, routed)           0.863    12.966    datapath/red_reg[3]_i_14_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.124    13.090 r  datapath/red_reg[3]_i_4/O
                         net (fo=2, routed)           0.679    13.769    datapath/red_reg[3]_i_4_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.893 r  datapath/blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.813    14.706    blue[3]
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.445    14.786    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.058    14.881    blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 1.803ns (19.156%)  route 7.609ns (80.844%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    datapath/clk_ext_IBUF_BUFG
    SLICE_X30Y45         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_fdse_C_Q)         0.518     5.604 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=125, routed)         1.886     7.490    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.614 f  datapath/self_collision_i_270/O
                         net (fo=1, routed)           0.810     8.424    datapath/self_collision_i_270_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.548 r  datapath/self_collision_i_99/O
                         net (fo=1, routed)           1.302     9.850    datapath/self_collision_i_99_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.974 r  datapath/self_collision_i_34/O
                         net (fo=1, routed)           0.000     9.974    datapath/self_collision_i_34_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.219 r  datapath/self_collision_reg_i_10/O
                         net (fo=1, routed)           0.000    10.219    datapath/self_collision_reg_i_10_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.104    10.323 r  datapath/self_collision_reg_i_3/O
                         net (fo=2, routed)           0.787    11.109    datapath/self_collision_reg_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.316    11.425 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.494    12.920    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.044 r  datapath/grid_2d[1][0][7]_i_4/O
                         net (fo=1, routed)           0.620    13.663    datapath/grid_2d[1][0][7]_i_4_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.787 r  datapath/grid_2d[1][0][7]_i_1/O
                         net (fo=8, routed)           0.711    14.499    datapath/grid_2d[1][0][7]_i_1_n_0
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.448    14.789    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][0]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X55Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.737    datapath/grid_2d_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 1.803ns (19.156%)  route 7.609ns (80.844%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    datapath/clk_ext_IBUF_BUFG
    SLICE_X30Y45         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_fdse_C_Q)         0.518     5.604 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=125, routed)         1.886     7.490    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.614 f  datapath/self_collision_i_270/O
                         net (fo=1, routed)           0.810     8.424    datapath/self_collision_i_270_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.548 r  datapath/self_collision_i_99/O
                         net (fo=1, routed)           1.302     9.850    datapath/self_collision_i_99_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.974 r  datapath/self_collision_i_34/O
                         net (fo=1, routed)           0.000     9.974    datapath/self_collision_i_34_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.219 r  datapath/self_collision_reg_i_10/O
                         net (fo=1, routed)           0.000    10.219    datapath/self_collision_reg_i_10_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.104    10.323 r  datapath/self_collision_reg_i_3/O
                         net (fo=2, routed)           0.787    11.109    datapath/self_collision_reg_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.316    11.425 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.494    12.920    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.044 r  datapath/grid_2d[1][0][7]_i_4/O
                         net (fo=1, routed)           0.620    13.663    datapath/grid_2d[1][0][7]_i_4_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.787 r  datapath/grid_2d[1][0][7]_i_1/O
                         net (fo=8, routed)           0.711    14.499    datapath/grid_2d[1][0][7]_i_1_n_0
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.448    14.789    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X55Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.737    datapath/grid_2d_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 1.803ns (19.156%)  route 7.609ns (80.844%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    datapath/clk_ext_IBUF_BUFG
    SLICE_X30Y45         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_fdse_C_Q)         0.518     5.604 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=125, routed)         1.886     7.490    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.614 f  datapath/self_collision_i_270/O
                         net (fo=1, routed)           0.810     8.424    datapath/self_collision_i_270_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.548 r  datapath/self_collision_i_99/O
                         net (fo=1, routed)           1.302     9.850    datapath/self_collision_i_99_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.974 r  datapath/self_collision_i_34/O
                         net (fo=1, routed)           0.000     9.974    datapath/self_collision_i_34_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.219 r  datapath/self_collision_reg_i_10/O
                         net (fo=1, routed)           0.000    10.219    datapath/self_collision_reg_i_10_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.104    10.323 r  datapath/self_collision_reg_i_3/O
                         net (fo=2, routed)           0.787    11.109    datapath/self_collision_reg_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.316    11.425 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.494    12.920    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.044 r  datapath/grid_2d[1][0][7]_i_4/O
                         net (fo=1, routed)           0.620    13.663    datapath/grid_2d[1][0][7]_i_4_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.787 r  datapath/grid_2d[1][0][7]_i_1/O
                         net (fo=8, routed)           0.711    14.499    datapath/grid_2d[1][0][7]_i_1_n_0
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.448    14.789    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][3]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X55Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.737    datapath/grid_2d_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 1.803ns (19.156%)  route 7.609ns (80.844%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    datapath/clk_ext_IBUF_BUFG
    SLICE_X30Y45         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_fdse_C_Q)         0.518     5.604 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=125, routed)         1.886     7.490    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.614 f  datapath/self_collision_i_270/O
                         net (fo=1, routed)           0.810     8.424    datapath/self_collision_i_270_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.548 r  datapath/self_collision_i_99/O
                         net (fo=1, routed)           1.302     9.850    datapath/self_collision_i_99_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.974 r  datapath/self_collision_i_34/O
                         net (fo=1, routed)           0.000     9.974    datapath/self_collision_i_34_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.219 r  datapath/self_collision_reg_i_10/O
                         net (fo=1, routed)           0.000    10.219    datapath/self_collision_reg_i_10_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.104    10.323 r  datapath/self_collision_reg_i_3/O
                         net (fo=2, routed)           0.787    11.109    datapath/self_collision_reg_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.316    11.425 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.494    12.920    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.044 r  datapath/grid_2d[1][0][7]_i_4/O
                         net (fo=1, routed)           0.620    13.663    datapath/grid_2d[1][0][7]_i_4_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.787 r  datapath/grid_2d[1][0][7]_i_1/O
                         net (fo=8, routed)           0.711    14.499    datapath/grid_2d[1][0][7]_i_1_n_0
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.448    14.789    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  datapath/grid_2d_reg[1][0][4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X55Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.737    datapath/grid_2d_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 2.126ns (22.691%)  route 7.244ns (77.309%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         1.825     7.366    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.490 f  datapath/self_collision_i_541/O
                         net (fo=1, routed)           0.000     7.490    datapath/self_collision_i_541_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.731 f  datapath/self_collision_reg_i_377/O
                         net (fo=1, routed)           0.000     7.731    datapath/self_collision_reg_i_377_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     7.829 f  datapath/self_collision_reg_i_181/O
                         net (fo=1, routed)           1.352     9.181    datapath/self_collision_reg_i_181_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.319     9.500 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.500    datapath/self_collision_i_62_n_0
    SLICE_X37Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     9.717 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.587    10.305    datapath/self_collision_reg_i_21_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.299    10.604 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.648    11.251    datapath/self_collision_i_7_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124    11.375 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.574    12.949    datapath/self_collision_i_2_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.073 r  datapath/grid_2d[4][1][7]_i_4/O
                         net (fo=1, routed)           0.665    13.738    datapath/grid_2d[4][1][7]_i_4_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124    13.862 r  datapath/grid_2d[4][1][7]_i_1/O
                         net (fo=8, routed)           0.593    14.455    datapath/grid_2d[4][1][7]_i_1_n_0
    SLICE_X53Y35         FDRE                                         r  datapath/grid_2d_reg[4][1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.447    14.788    datapath/clk_ext_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  datapath/grid_2d_reg[4][1][4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X53Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.736    datapath/grid_2d_reg[4][1][4]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 2.126ns (22.691%)  route 7.244ns (77.309%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         1.825     7.366    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.490 f  datapath/self_collision_i_541/O
                         net (fo=1, routed)           0.000     7.490    datapath/self_collision_i_541_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.731 f  datapath/self_collision_reg_i_377/O
                         net (fo=1, routed)           0.000     7.731    datapath/self_collision_reg_i_377_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     7.829 f  datapath/self_collision_reg_i_181/O
                         net (fo=1, routed)           1.352     9.181    datapath/self_collision_reg_i_181_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.319     9.500 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.500    datapath/self_collision_i_62_n_0
    SLICE_X37Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     9.717 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.587    10.305    datapath/self_collision_reg_i_21_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.299    10.604 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.648    11.251    datapath/self_collision_i_7_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124    11.375 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.574    12.949    datapath/self_collision_i_2_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.073 r  datapath/grid_2d[4][1][7]_i_4/O
                         net (fo=1, routed)           0.665    13.738    datapath/grid_2d[4][1][7]_i_4_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124    13.862 r  datapath/grid_2d[4][1][7]_i_1/O
                         net (fo=8, routed)           0.593    14.455    datapath/grid_2d[4][1][7]_i_1_n_0
    SLICE_X53Y35         FDRE                                         r  datapath/grid_2d_reg[4][1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.447    14.788    datapath/clk_ext_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  datapath/grid_2d_reg[4][1][5]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X53Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.736    datapath/grid_2d_reg[4][1][5]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[7][6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][6][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.419%)  route 0.262ns (55.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.564     1.447    datapath/clk_ext_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  datapath/grid_2d_reg[7][6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  datapath/grid_2d_reg[7][6][6]/Q
                         net (fo=6, routed)           0.262     1.873    datapath/grid_2d_reg[7][6]_72[6]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.918 r  datapath/grid_2d[7][6][7]_i_2/O
                         net (fo=1, routed)           0.000     1.918    datapath/p_0_in__71[7]
    SLICE_X15Y49         FDRE                                         r  datapath/grid_2d_reg[7][6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.837     1.964    datapath/clk_ext_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  datapath/grid_2d_reg[7][6][7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.812    datapath/grid_2d_reg[7][6][7]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[7][5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.541%)  route 0.284ns (60.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.556     1.439    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  datapath/grid_2d_reg[7][5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  datapath/grid_2d_reg[7][5][2]/Q
                         net (fo=8, routed)           0.284     1.865    datapath/grid_2d_reg[7][5]_88[2]
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  datapath/grid_2d[7][5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.910    datapath/p_0_in__87[3]
    SLICE_X36Y60         FDRE                                         r  datapath/grid_2d_reg[7][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.827     1.955    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  datapath/grid_2d_reg[7][5][3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.092     1.798    datapath/grid_2d_reg[7][5][3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][8][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.227ns (48.004%)  route 0.246ns (51.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.555     1.438    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  datapath/grid_2d_reg[12][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  datapath/grid_2d_reg[12][8][1]/Q
                         net (fo=9, routed)           0.246     1.812    datapath/grid_2d_reg[12][8]_35[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.099     1.911 r  datapath/grid_2d[12][8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    datapath/p_0_in__34[3]
    SLICE_X35Y30         FDRE                                         r  datapath/grid_2d_reg[12][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.821     1.948    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  datapath/grid_2d_reg[12][8][3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     1.791    datapath/grid_2d_reg[12][8][3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 datapath/length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.546%)  route 0.282ns (57.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.557     1.440    datapath/clk_ext_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  datapath/length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  datapath/length_reg[2]/Q
                         net (fo=182, routed)         0.282     1.886    datapath/length_reg[2]
    SLICE_X35Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.931 r  datapath/grid_2d[12][8][2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    datapath/p_0_in__34[2]
    SLICE_X35Y30         FDRE                                         r  datapath/grid_2d_reg[12][8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.821     1.948    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  datapath/grid_2d_reg[12][8][2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     1.791    datapath/grid_2d_reg[12][8][2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.564     1.447    datapath/clk_ext_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  datapath/grid_2d_reg[1][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  datapath/grid_2d_reg[1][7][6]/Q
                         net (fo=6, routed)           0.091     1.679    datapath/grid_2d_reg[1][7]_62[6]
    SLICE_X10Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.724 r  datapath/grid_2d[1][7][7]_i_2/O
                         net (fo=1, routed)           0.000     1.724    datapath/p_0_in__61[7]
    SLICE_X10Y53         FDRE                                         r  datapath/grid_2d_reg[1][7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.833     1.961    datapath/clk_ext_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  datapath/grid_2d_reg[1][7][7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.120     1.580    datapath/grid_2d_reg[1][7][7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[13][8][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[13][8][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.744%)  route 0.093ns (33.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  datapath/grid_2d_reg[13][8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  datapath/grid_2d_reg[13][8][6]/Q
                         net (fo=6, routed)           0.093     1.679    datapath/grid_2d_reg[13][8]_34[6]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.724 r  datapath/grid_2d[13][8][7]_i_2/O
                         net (fo=1, routed)           0.000     1.724    datapath/p_0_in__33[7]
    SLICE_X30Y41         FDRE                                         r  datapath/grid_2d_reg[13][8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.831     1.958    datapath/clk_ext_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  datapath/grid_2d_reg[13][8][7]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.120     1.578    datapath/grid_2d_reg[13][8][7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[15][7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[15][7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    datapath/clk_ext_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  datapath/grid_2d_reg[15][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  datapath/grid_2d_reg[15][7][0]/Q
                         net (fo=10, routed)          0.099     1.687    datapath/grid_2d_reg[15][7]_48[0]
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.732 r  datapath/grid_2d[15][7][2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    datapath/p_0_in__47[2]
    SLICE_X12Y57         FDRE                                         r  datapath/grid_2d_reg[15][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.832     1.960    datapath/clk_ext_IBUF_BUFG
    SLICE_X12Y57         FDRE                                         r  datapath/grid_2d_reg[15][7][2]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X12Y57         FDRE (Hold_fdre_C_D)         0.121     1.580    datapath/grid_2d_reg[15][7][2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 up_btn/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_btn/timeout_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.558     1.441    up_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  up_btn/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  up_btn/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.101     1.683    up_btn/timeout_counter_reg[3]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.728 r  up_btn/timeout_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.728    up_btn/plusOp__0[5]
    SLICE_X12Y30         FDRE                                         r  up_btn/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.826     1.953    up_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  up_btn/timeout_counter_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.120     1.574    up_btn/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.959%)  route 0.105ns (36.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.565     1.448    datapath/clk_ext_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  datapath/grid_2d_reg[1][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  datapath/grid_2d_reg[1][2][6]/Q
                         net (fo=6, routed)           0.105     1.694    datapath/grid_2d_reg[1][2]_142[6]
    SLICE_X52Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.739 r  datapath/grid_2d[1][2][7]_i_2/O
                         net (fo=1, routed)           0.000     1.739    datapath/p_0_in__141[7]
    SLICE_X52Y51         FDRE                                         r  datapath/grid_2d_reg[1][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.835     1.963    datapath/clk_ext_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  datapath/grid_2d_reg[1][2][7]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.120     1.581    datapath/grid_2d_reg[1][2][7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.273%)  route 0.327ns (63.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.554     1.437    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  datapath/grid_2d_reg[1][4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  datapath/grid_2d_reg[1][4][2]/Q
                         net (fo=8, routed)           0.327     1.905    datapath/grid_2d_reg[1][4]_110[2]
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.950 r  datapath/grid_2d[1][4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.950    datapath/p_0_in__109[3]
    SLICE_X36Y69         FDRE                                         r  datapath/grid_2d_reg[1][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.819     1.947    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  datapath/grid_2d_reg[1][4][3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.092     1.790    datapath/grid_2d_reg[1][4][3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   blue_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   green_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   green_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   green_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   green_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y28   input_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   green_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   green_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   green_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   green_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 4.499ns (47.533%)  route 4.966ns (52.467%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    sync/clk_ext_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.545     7.149    sync/pixel_y[5]
    SLICE_X40Y37         LUT4 (Prop_lut4_I1_O)        0.152     7.301 r  sync/vga_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.455     7.757    sync/vga_vsync_OBUF_inst_i_2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.326     8.083 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.966    11.049    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    14.552 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.552    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.139ns (47.008%)  route 4.665ns (52.992%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.566     5.087    sync/clk_ext_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sync/x_sig_reg[6]/Q
                         net (fo=110, routed)         1.880     7.485    sync/x_sig_reg[6]_0[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.785    10.395    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    13.891 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.891    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 3.958ns (55.958%)  route 3.116ns (44.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    clk_ext_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           3.116     8.657    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.159 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.159    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 4.039ns (57.784%)  route 2.951ns (42.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.951     8.555    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.076 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.076    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 4.047ns (58.019%)  route 2.928ns (41.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.928     8.533    green_reg_reg[3]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.062 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.062    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 3.951ns (56.896%)  route 2.993ns (43.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.993     8.536    blue_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.031 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.031    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 4.042ns (58.479%)  route 2.870ns (41.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.564     5.085    clk_ext_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.870     8.473    red_reg_reg[3]_lopt_replica_3_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.997 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.997    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.819ns  (logic 3.981ns (58.373%)  route 2.839ns (41.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.839     8.381    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.906 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.906    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 3.959ns (58.412%)  route 2.819ns (41.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.819     8.361    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.865 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.865    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 3.975ns (59.654%)  route 2.688ns (40.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.688     8.231    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.749 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.749    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.361ns (65.784%)  route 0.708ns (34.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.562     1.445    clk_ext_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.708     2.294    red_reg_reg[3]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.514 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.514    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.361ns (62.938%)  route 0.801ns (37.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.801     2.388    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.608 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.608    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.366ns (62.499%)  route 0.819ns (37.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.562     1.445    clk_ext_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.819     2.406    red_reg_reg[3]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.630 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.630    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.371ns (62.025%)  route 0.839ns (37.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.839     2.449    green_reg_reg[3]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.656 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.395ns (63.104%)  route 0.816ns (36.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           0.816     2.426    vga_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.657 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.657    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.346ns (59.551%)  route 0.914ns (40.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.914     2.501    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.706 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.367ns (58.694%)  route 0.962ns (41.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.962     2.549    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.775 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.775    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.338ns (57.332%)  route 0.995ns (42.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.995     2.583    blue_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.779 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.779    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.394ns (59.310%)  route 0.956ns (40.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.956     2.566    green_reg_reg[3]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.796 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.796    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.386ns (58.361%)  route 0.989ns (41.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.989     2.599    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.821 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.821    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.453ns (45.350%)  route 1.751ns (54.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           1.751     3.204    pause_sw/D[0]
    SLICE_X13Y24         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.433     4.774    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.461ns (47.813%)  route 1.595ns (52.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           1.595     3.056    reset_sw/D[0]
    SLICE_X12Y21         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.438     4.779    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.994ns  (logic 1.452ns (48.508%)  route 1.542ns (51.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           1.542     2.994    down_btn/D[0]
    SLICE_X12Y21         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.438     4.779    down_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.454ns (48.811%)  route 1.525ns (51.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.978    up_btn/D[0]
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.438     4.779    up_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.933ns  (logic 1.451ns (49.479%)  route 1.482ns (50.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           1.482     2.933    left_btn/D[0]
    SLICE_X7Y28          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.505     4.846    left_btn/clk_ext_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 1.451ns (49.939%)  route 1.455ns (50.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.906    right_btn/D[0]
    SLICE_X5Y27          FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        1.503     4.844    right_btn/clk_ext_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  right_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.219ns (27.409%)  route 0.581ns (72.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           0.581     0.800    right_btn/D[0]
    SLICE_X5Y27          FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.851     1.978    right_btn/clk_ext_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.219ns (26.747%)  route 0.601ns (73.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           0.601     0.820    left_btn/D[0]
    SLICE_X7Y28          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.852     1.979    left_btn/clk_ext_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.222ns (25.315%)  route 0.655ns (74.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.876    up_btn/D[0]
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.824     1.951    up_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.221ns (24.855%)  route 0.667ns (75.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           0.667     0.887    down_btn/D[0]
    SLICE_X12Y21         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.824     1.951    down_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.229ns (24.812%)  route 0.695ns (75.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           0.695     0.924    reset_sw/D[0]
    SLICE_X12Y21         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.824     1.951    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.221ns (22.623%)  route 0.756ns (77.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           0.756     0.977    pause_sw/D[0]
    SLICE_X13Y24         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1609, routed)        0.820     1.947    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  pause_sw/synchronizer_reg[1]/C





