#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 21 19:56:28 2019
# Process ID: 21812
# Current directory: /home/marc/MIRI/PD/project/Processor-Design/DECTED
# Command line: vivado
# Log file: /home/marc/MIRI/PD/project/Processor-Design/DECTED/vivado.log
# Journal file: /home/marc/MIRI/PD/project/Processor-Design/DECTED/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/marc/MIRI/PD/project/MIPS/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marc/ompss/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'main_mem' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'main_mem' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'cache_tag' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cache_tag' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'c_addsub_0' is locked:
* IP definition 'Adder/Subtracter (12.0)' for IP 'c_addsub_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'bht' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'bht' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
remove_files /home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/store_module.v
update_compile_order -fileset sources_1
remove_files /home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/load_module.v
update_compile_order -fileset sources_1
add_files -norecurse {/home/marc/MIRI/PD/project/Processor-Design/DECTED/Load_TB.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_tb.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/SEC_tb.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v /home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:02:34 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
WARNING: Simulation object /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/DED_exception was not found in the design.
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               400000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               790000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               840000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5872.883 ; gain = 76.758 ; free physical = 6928 ; free virtual = 18774
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:27:00 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
WARNING: Simulation object /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/DED_exception was not found in the design.
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5882.156 ; gain = 0.000 ; free physical = 6248 ; free virtual = 18182
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:31:07 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
WARNING: Simulation object /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/DED_exception was not found in the design.
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5885.367 ; gain = 0.000 ; free physical = 6207 ; free virtual = 18143
add_wave {{/ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/memory[3]}} {{/ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/memory[2]}} 
save_wave_config {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:36:48 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5888.793 ; gain = 0.000 ; free physical = 5914 ; free virtual = 17879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:40:45 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5888.793 ; gain = 0.000 ; free physical = 5685 ; free virtual = 17651
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:43:49 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5888.793 ; gain = 0.000 ; free physical = 5569 ; free virtual = 17552
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:47:17 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5888.793 ; gain = 0.000 ; free physical = 5461 ; free virtual = 17449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:48:41 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5888.793 ; gain = 0.000 ; free physical = 5376 ; free virtual = 17375
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:52:13 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5890.910 ; gain = 0.000 ; free physical = 5408 ; free virtual = 17377
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:54:33 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5890.910 ; gain = 0.000 ; free physical = 5350 ; free virtual = 17309
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:56:41 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5895.914 ; gain = 0.000 ; free physical = 5311 ; free virtual = 17280
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 22:58:54 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5895.914 ; gain = 0.000 ; free physical = 5355 ; free virtual = 17283
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:01:40 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5895.918 ; gain = 0.000 ; free physical = 5353 ; free virtual = 17278
add_wave {{/ErrorInjection_tb/PipelineMIPS_inst/isCacheStall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
add_wave {{/ErrorInjection_tb/PipelineMIPS_inst/mem_inst/TED_exception_mem}} 
add_wave {{/ErrorInjection_tb/PipelineMIPS_inst/mem_inst/TED_exception}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
add_wave {{/ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/isCacheStall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
add_wave {{/ErrorInjection_tb/PipelineMIPS_inst/mem_inst/memwrite_flag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
save_wave_config {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:14:16 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5916.551 ; gain = 0.000 ; free physical = 5567 ; free virtual = 17542
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:14:48 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               260000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5916.551 ; gain = 0.000 ; free physical = 5553 ; free virtual = 17531
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:17:34 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5916.551 ; gain = 0.000 ; free physical = 5454 ; free virtual = 17470
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:23:39 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5928.930 ; gain = 0.000 ; free physical = 5426 ; free virtual = 17418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:25:31 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               420000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               470000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5928.930 ; gain = 0.000 ; free physical = 5468 ; free virtual = 17451
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:25:52 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               420000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               470000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5928.930 ; gain = 0.000 ; free physical = 5465 ; free virtual = 17448
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:27:31 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               420000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               470000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5928.930 ; gain = 0.000 ; free physical = 5483 ; free virtual = 17453
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:31:07 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               420000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5928.930 ; gain = 0.000 ; free physical = 5432 ; free virtual = 17368
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ErrorInjection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
xvlog -m64 --relax -prj ErrorInjection_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Encoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Encoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Synd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Double_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_dbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Decode_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_double
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/Corrector_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Corrector_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/wback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2458] undeclared symbol CLKA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3727]
INFO: [VRFC 10-2458] undeclared symbol RSTA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3728]
INFO: [VRFC 10-2458] undeclared symbol ENA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3729]
INFO: [VRFC 10-2458] undeclared symbol REGCEA, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3730]
INFO: [VRFC 10-2458] undeclared symbol CLKB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3731]
INFO: [VRFC 10-2458] undeclared symbol RSTB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3732]
INFO: [VRFC 10-2458] undeclared symbol ENB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3733]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3734]
INFO: [VRFC 10-2458] undeclared symbol INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3735]
INFO: [VRFC 10-2458] undeclared symbol INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3736]
INFO: [VRFC 10-2458] undeclared symbol S_ACLK, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3741]
INFO: [VRFC 10-2458] undeclared symbol S_ARESETN, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3742]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_AWVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3743]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WLAST, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3745]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_WVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3746]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_BREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3749]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_ARVALID, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3750]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_RREADY, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3754]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTSBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3755]
INFO: [VRFC 10-2458] undeclared symbol S_AXI_INJECTDBITERR, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3756]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/main_mem/sim/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/allocate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCache
INFO: [VRFC 10-2458] undeclared symbol store_data, assumed default net type wire [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-756] identifier CPU_addr_index is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:118]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:136]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:192]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:193]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:194]
WARNING: [VRFC 10-756] identifier WBACK is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:195]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:208]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:209]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:210]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:223]
WARNING: [VRFC 10-756] identifier COMPARE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:224]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:225]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:241]
WARNING: [VRFC 10-756] identifier current_state is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:273]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:284]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:286]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:297]
WARNING: [VRFC 10-756] identifier ALLOCATE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:299]
WARNING: [VRFC 10-756] identifier IDLE is used before its declaration [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/CPU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/bypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/bht/sim/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/PipelineMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/macros.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ErrorInjection_tb
WARNING: [VRFC 10-159] /* in comment [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/new/ErrorInjection_tb.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj ErrorInjection_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ip/cache_data/sim/cache_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L dist_mem_gen_v8_0_9 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot ErrorInjection_tb_behav xil_defaultlib.ErrorInjection_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:153]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port select_data [/home/marc/MIRI/PD/project/Processor-Design/DECTED/load_module.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/SimpleCache.v:162]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 16 for port parity_Cache [/home/marc/MIRI/PD/project/MIPS/project/project.srcs/sources_1/imports/src/mem.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.Parity_Encoder_A
Compiling module xil_defaultlib.Parity_Encoder_B
Compiling module xil_defaultlib.Synd_default
Compiling module xil_defaultlib.Decode_A
Compiling module xil_defaultlib.Decode_B
Compiling module xil_defaultlib.Decode_dbl
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Corrector_A
Compiling module xil_defaultlib.Corrector_B
Compiling module xil_defaultlib.Corrector_double
Compiling module xil_defaultlib.load_module
Compiling module xil_defaultlib.store_module
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",9,"0...]
Compiling architecture cache_data_arch of entity xil_defaultlib.cache_data [cache_data_default]
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.ErrorInjection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorInjection_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav/xsim.dir/ErrorInjection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 23:33:10 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PD/project/MIPS/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ErrorInjection_tb_behav -key {Behavioral:sim_1:Functional:ErrorInjection_tb} -tclbatch {ErrorInjection_tb.tcl} -view {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg
source ErrorInjection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.main_mem_i.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_parity_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /ErrorInjection_tb/PipelineMIPS_inst/mem_inst/SimpleCache_i/cache_data_i/U0/p_warn_behavioural  File: /home/marc/MIRI/PD/project/MIPS/project/project.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time                50000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               270000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
WARNING in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst at time               420000 ns: 
Reading from out-of-range address. Max address in ErrorInjection_tb.PipelineMIPS_inst.mem_inst.SimpleCache_i.cache_tag_i.inst is          63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ErrorInjection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5928.930 ; gain = 0.000 ; free physical = 5405 ; free virtual = 17348
save_wave_config {/home/marc/MIRI/PD/project/MIPS/project/ErrorInjection_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 23:49:19 2019...
