
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004624  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  080047b4  080047b4  000057b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004968  08004968  0000608c  2**0
                  CONTENTS
  4 .ARM          00000008  08004968  08004968  00005968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004970  08004970  0000608c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004970  08004970  00005970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004974  08004974  00005974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08004978  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  2000008c  08004a04  0000608c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08004a04  00006224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098b5  00000000  00000000  000060bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ff9  00000000  00000000  0000f971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00011970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000092d  00000000  00000000  000125d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000217df  00000000  00000000  00012efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009cb5  00000000  00000000  000346dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5c57  00000000  00000000  0003e391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f3fe8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036dc  00000000  00000000  000f402c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b5  00000000  00000000  000f7708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800479c 	.word	0x0800479c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800479c 	.word	0x0800479c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	683a      	ldr	r2, [r7, #0]
 800028e:	619a      	str	r2, [r3, #24]
}
 8000290:	bf00      	nop
 8000292:	370c      	adds	r7, #12
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr

0800029c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800029c:	b480      	push	{r7}
 800029e:	b083      	sub	sp, #12
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
 80002a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	683a      	ldr	r2, [r7, #0]
 80002aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <nRF24_CE_L>:
#define CRC_Field_1byte 0
#define CRC_Field_2byte 1

#define NRF_SPI SPI1

static inline void nRF24_CE_L() {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 80002bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002c4:	f7ff ffea 	bl	800029c <LL_GPIO_ResetOutputPin>
}
 80002c8:	bf00      	nop
 80002ca:	bd80      	pop	{r7, pc}

080002cc <nRF24_CE_H>:

static inline void nRF24_CE_H() {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 80002d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002d8:	f7ff ffd2 	bl	8000280 <LL_GPIO_SetOutputPin>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <Delay_ms>:
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
    return LL_SPI_ReceiveData8(NRF_SPI);
}


static inline void Delay_ms(uint32_t ms) { LL_mDelay(ms); }
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	6878      	ldr	r0, [r7, #4]
 80002ea:	f003 fd7f 	bl	8003dec <LL_mDelay>
 80002ee:	bf00      	nop
 80002f0:	3708      	adds	r7, #8
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b084      	sub	sp, #16
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	460b      	mov	r3, r1
 8000302:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 8000304:	4b21      	ldr	r3, [pc, #132]	@ (800038c <nRF24_TransmitPacket+0x94>)
 8000306:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 8000308:	f7ff ffd6 	bl	80002b8 <nRF24_CE_L>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 800030c:	78fb      	ldrb	r3, [r7, #3]
 800030e:	4619      	mov	r1, r3
 8000310:	6878      	ldr	r0, [r7, #4]
 8000312:	f002 f84b 	bl	80023ac <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 8000316:	f7ff ffd9 	bl	80002cc <nRF24_CE_H>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 800031a:	f002 f81a 	bl	8002352 <nRF24_GetStatus>
 800031e:	4603      	mov	r3, r0
 8000320:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 8000322:	7bfb      	ldrb	r3, [r7, #15]
 8000324:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000328:	2b00      	cmp	r3, #0
 800032a:	d105      	bne.n	8000338 <nRF24_TransmitPacket+0x40>
			break;
		}
	} while (wait--);
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	1e5a      	subs	r2, r3, #1
 8000330:	60ba      	str	r2, [r7, #8]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d1f1      	bne.n	800031a <nRF24_TransmitPacket+0x22>
 8000336:	e000      	b.n	800033a <nRF24_TransmitPacket+0x42>
			break;
 8000338:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 800033a:	f7ff ffbd 	bl	80002b8 <nRF24_CE_L>

	if (!wait) {
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d101      	bne.n	8000348 <nRF24_TransmitPacket+0x50>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8000344:	2302      	movs	r3, #2
 8000346:	e01c      	b.n	8000382 <nRF24_TransmitPacket+0x8a>
	}

	// Check the flags in STATUS register
	UART_SendStr("[");
 8000348:	4811      	ldr	r0, [pc, #68]	@ (8000390 <nRF24_TransmitPacket+0x98>)
 800034a:	f002 fa97 	bl	800287c <UART_SendStr>
	UART_SendHex8(status);
 800034e:	7bfb      	ldrb	r3, [r7, #15]
 8000350:	4618      	mov	r0, r3
 8000352:	f002 fad7 	bl	8002904 <UART_SendHex8>
	UART_SendStr("] ");
 8000356:	480f      	ldr	r0, [pc, #60]	@ (8000394 <nRF24_TransmitPacket+0x9c>)
 8000358:	f002 fa90 	bl	800287c <UART_SendStr>

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 800035c:	f002 f811 	bl	8002382 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 8000360:	7bfb      	ldrb	r3, [r7, #15]
 8000362:	f003 0310 	and.w	r3, r3, #16
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <nRF24_TransmitPacket+0x76>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 800036a:	2303      	movs	r3, #3
 800036c:	e009      	b.n	8000382 <nRF24_TransmitPacket+0x8a>
	}

	if (status & nRF24_FLAG_TX_DS) {
 800036e:	7bfb      	ldrb	r3, [r7, #15]
 8000370:	f003 0320 	and.w	r3, r3, #32
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <nRF24_TransmitPacket+0x84>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8000378:	2301      	movs	r3, #1
 800037a:	e002      	b.n	8000382 <nRF24_TransmitPacket+0x8a>
	}
	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 800037c:	f001 fff1 	bl	8002362 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 8000380:	2300      	movs	r3, #0
}
 8000382:	4618      	mov	r0, r3
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	000fffff 	.word	0x000fffff
 8000390:	080047b4 	.word	0x080047b4
 8000394:	080047b8 	.word	0x080047b8

08000398 <Init_Transceiver>:

//Initialisation du transceiver --> paramètres par défaut, raz des IRQ, passage en mode power down
//et vérification que le transceiver fonctionne.
//Les registres du nRF24L01 sont accessibles par SPI même en mode power down.
void Init_Transceiver() {
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
	uint8_t check_OK;

	nRF24_Init(); // Initialize the nRF24L01 to its default state
 800039e:	f001 fdce 	bl	8001f3e <nRF24_Init>
	nRF24_ClearIRQFlags(); // Clear any pending IRQ flags
 80003a2:	f001 ffee 	bl	8002382 <nRF24_ClearIRQFlags>
	nRF24_SetPowerMode(nRF24_PWR_DOWN); //passage en mode power down.
 80003a6:	2000      	movs	r0, #0
 80003a8:	f001 fe44 	bl	8002034 <nRF24_SetPowerMode>
	//même si le passage en mode power down est rapide, on laisse un délai de 1 ms (suppose que
	//le Systick soit cadencé pour déborder toutes les 1 ms).
	Delay_ms(1);
 80003ac:	2001      	movs	r0, #1
 80003ae:	f7ff ff97 	bl	80002e0 <Delay_ms>

	check_OK = nRF24_Check(); //vérif de la présence du nRF24L01
 80003b2:	f001 fe11 	bl	8001fd8 <nRF24_Check>
 80003b6:	4603      	mov	r3, r0
 80003b8:	71fb      	strb	r3, [r7, #7]
	if (check_OK == 1) {
 80003ba:	79fb      	ldrb	r3, [r7, #7]
 80003bc:	2b01      	cmp	r3, #1
 80003be:	d103      	bne.n	80003c8 <Init_Transceiver+0x30>
		UART_SendStr("The transceiver nRF24L01 is on-line.\r\n");
 80003c0:	4805      	ldr	r0, [pc, #20]	@ (80003d8 <Init_Transceiver+0x40>)
 80003c2:	f002 fa5b 	bl	800287c <UART_SendStr>
	} else {
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
	}
}
 80003c6:	e002      	b.n	80003ce <Init_Transceiver+0x36>
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
 80003c8:	4804      	ldr	r0, [pc, #16]	@ (80003dc <Init_Transceiver+0x44>)
 80003ca:	f002 fa57 	bl	800287c <UART_SendStr>
}
 80003ce:	bf00      	nop
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	080047bc 	.word	0x080047bc
 80003dc:	080047e4 	.word	0x080047e4

080003e0 <Config_RF_channel>:

//Configuration du canal RF : fréq du canal RF, puissance RF et data rate
void Config_RF_channel(uint8_t channel_nb, uint8_t DataRate, uint8_t TX_Power) {
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	71fb      	strb	r3, [r7, #7]
 80003ea:	460b      	mov	r3, r1
 80003ec:	71bb      	strb	r3, [r7, #6]
 80003ee:	4613      	mov	r3, r2
 80003f0:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Set RF channel
	nRF24_SetRFChannel(channel_nb);
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	4618      	mov	r0, r3
 80003f6:	f001 fe7e 	bl	80020f6 <nRF24_SetRFChannel>
	// Set data rate
	nRF24_SetDataRate(DataRate);
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	4618      	mov	r0, r3
 80003fe:	f001 ff1c 	bl	800223a <nRF24_SetDataRate>
	// Set TX power
	nRF24_SetTXPower(TX_Power);
 8000402:	797b      	ldrb	r3, [r7, #5]
 8000404:	4618      	mov	r0, r3
 8000406:	f001 fefb 	bl	8002200 <nRF24_SetTXPower>

	//verification des registres.
	//reg = ReadReg(0x05); //registre RF_CH
	//reg = ReadReg(0x06); //registre RF_SETUP
	//reg = ReadReg(0x00); //registre config
}
 800040a:	bf00      	nop
 800040c:	3708      	adds	r7, #8
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <Config_CRC>:

//configuration du CRC :
//CRC_On = 0 --> desactivation du champ CRC, = 1 --> activation du champ CRC
//size_CRC = 0 --> CRC sur 1 octet. size_CRC = 1 --> CRC sur 2 octets
void Config_CRC(uint8_t CRC_On, uint8_t size_CRC) {
 8000412:	b580      	push	{r7, lr}
 8000414:	b084      	sub	sp, #16
 8000416:	af00      	add	r7, sp, #0
 8000418:	4603      	mov	r3, r0
 800041a:	460a      	mov	r2, r1
 800041c:	71fb      	strb	r3, [r7, #7]
 800041e:	4613      	mov	r3, r2
 8000420:	71bb      	strb	r3, [r7, #6]
	uint8_t scheme_CRC = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	73fb      	strb	r3, [r7, #15]

	if (CRC_On == CRC_Field_On) {
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	2b01      	cmp	r3, #1
 800042a:	d107      	bne.n	800043c <Config_CRC+0x2a>
		if (size_CRC == CRC_Field_1byte) {
 800042c:	79bb      	ldrb	r3, [r7, #6]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d102      	bne.n	8000438 <Config_CRC+0x26>
			scheme_CRC = 0x8;
 8000432:	2308      	movs	r3, #8
 8000434:	73fb      	strb	r3, [r7, #15]
 8000436:	e001      	b.n	800043c <Config_CRC+0x2a>
		}
		else {
			scheme_CRC = 0xC;
 8000438:	230c      	movs	r3, #12
 800043a:	73fb      	strb	r3, [r7, #15]
		}
	}

	nRF24_SetCRCScheme(scheme_CRC);
 800043c:	7bfb      	ldrb	r3, [r7, #15]
 800043e:	4618      	mov	r0, r3
 8000440:	f001 fe38 	bl	80020b4 <nRF24_SetCRCScheme>
}
 8000444:	bf00      	nop
 8000446:	3710      	adds	r7, #16
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}

0800044c <Config_PTX_adress>:
	ReadMBReg(0x0A, verif_RX0_Adr, 5);
}

//configure l'adresse du data pipe utilisé par le PTX. On indique le numéro du data pipe num_data_pipe.
//num_data_pipe est compris entre 0 et 5. Addr_Default = Default_pipe_address ou Custom_pipe_address.
void Config_PTX_adress(uint8_t Address_width, uint8_t Addr_Default, uint8_t num_data_pipe, uint8_t autoAck_on) {
 800044c:	b590      	push	{r4, r7, lr}
 800044e:	b089      	sub	sp, #36	@ 0x24
 8000450:	af00      	add	r7, sp, #0
 8000452:	4604      	mov	r4, r0
 8000454:	4608      	mov	r0, r1
 8000456:	4611      	mov	r1, r2
 8000458:	461a      	mov	r2, r3
 800045a:	4623      	mov	r3, r4
 800045c:	71fb      	strb	r3, [r7, #7]
 800045e:	4603      	mov	r3, r0
 8000460:	71bb      	strb	r3, [r7, #6]
 8000462:	460b      	mov	r3, r1
 8000464:	717b      	strb	r3, [r7, #5]
 8000466:	4613      	mov	r3, r2
 8000468:	713b      	strb	r3, [r7, #4]
	uint8_t reg;
	uint8_t verif_TX_Adr[5];
	uint8_t verif_RX0_Adr[5];
	uint8_t pipeAddrVar[5];

	if ((Address_width < 3) | (Address_width > 5)) { //par défaut, adresse sur 5 octets
 800046a:	79fb      	ldrb	r3, [r7, #7]
 800046c:	2b02      	cmp	r3, #2
 800046e:	bf94      	ite	ls
 8000470:	2301      	movls	r3, #1
 8000472:	2300      	movhi	r3, #0
 8000474:	b2da      	uxtb	r2, r3
 8000476:	79fb      	ldrb	r3, [r7, #7]
 8000478:	2b05      	cmp	r3, #5
 800047a:	bf8c      	ite	hi
 800047c:	2301      	movhi	r3, #1
 800047e:	2300      	movls	r3, #0
 8000480:	b2db      	uxtb	r3, r3
 8000482:	4313      	orrs	r3, r2
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d003      	beq.n	8000492 <Config_PTX_adress+0x46>
			nRF24_SetAddrWidth(5);
 800048a:	2005      	movs	r0, #5
 800048c:	f001 fe5d 	bl	800214a <nRF24_SetAddrWidth>
 8000490:	e003      	b.n	800049a <Config_PTX_adress+0x4e>
	} else {
			nRF24_SetAddrWidth(Address_width);
 8000492:	79fb      	ldrb	r3, [r7, #7]
 8000494:	4618      	mov	r0, r3
 8000496:	f001 fe58 	bl	800214a <nRF24_SetAddrWidth>
	}

	//On rend identique l'adresse TX et l'adresse RX_P0, lorsque l'auto-acknowledgment est activé.
	//Par défaut, les adresses sont sur 5 octets, AA activés et data pipe 0 et 1 activés par défaut.
	nRF24_SetRXPipe(nRF24_PIPE0,autoAck_on,payload_length);
 800049a:	4b83      	ldr	r3, [pc, #524]	@ (80006a8 <Config_PTX_adress+0x25c>)
 800049c:	781a      	ldrb	r2, [r3, #0]
 800049e:	793b      	ldrb	r3, [r7, #4]
 80004a0:	4619      	mov	r1, r3
 80004a2:	2000      	movs	r0, #0
 80004a4:	f001 fee4 	bl	8002270 <nRF24_SetRXPipe>
	//on vérifie la largeur du champ d'adresse
	reg = ReadReg(0x03);
 80004a8:	2003      	movs	r0, #3
 80004aa:	f001 fd28 	bl	8001efe <ReadReg>
 80004ae:	4603      	mov	r3, r0
 80004b0:	77fb      	strb	r3, [r7, #31]

	if (autoAck_on == nRF24_AA_ON) {  //l'adresse TX = l'adresse RX_P0.
 80004b2:	793b      	ldrb	r3, [r7, #4]
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	f040 8089 	bne.w	80005cc <Config_PTX_adress+0x180>

		if (Addr_Default == Default_pipe_address) {
 80004ba:	79bb      	ldrb	r3, [r7, #6]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d160      	bne.n	8000582 <Config_PTX_adress+0x136>
			switch (num_data_pipe) {
 80004c0:	797b      	ldrb	r3, [r7, #5]
 80004c2:	2b05      	cmp	r3, #5
 80004c4:	d850      	bhi.n	8000568 <Config_PTX_adress+0x11c>
 80004c6:	a201      	add	r2, pc, #4	@ (adr r2, 80004cc <Config_PTX_adress+0x80>)
 80004c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004cc:	080004e5 	.word	0x080004e5
 80004d0:	080004fb 	.word	0x080004fb
 80004d4:	08000511 	.word	0x08000511
 80004d8:	08000527 	.word	0x08000527
 80004dc:	0800053d 	.word	0x0800053d
 80004e0:	08000553 	.word	0x08000553
				case 0 : pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; break; //adr défaut RX_ADDR_P0
 80004e4:	23e7      	movs	r3, #231	@ 0xe7
 80004e6:	733b      	strb	r3, [r7, #12]
 80004e8:	23e7      	movs	r3, #231	@ 0xe7
 80004ea:	72fb      	strb	r3, [r7, #11]
 80004ec:	23e7      	movs	r3, #231	@ 0xe7
 80004ee:	72bb      	strb	r3, [r7, #10]
 80004f0:	23e7      	movs	r3, #231	@ 0xe7
 80004f2:	727b      	strb	r3, [r7, #9]
 80004f4:	23e7      	movs	r3, #231	@ 0xe7
 80004f6:	723b      	strb	r3, [r7, #8]
 80004f8:	e036      	b.n	8000568 <Config_PTX_adress+0x11c>
				case 1 : pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P1
 80004fa:	23c2      	movs	r3, #194	@ 0xc2
 80004fc:	733b      	strb	r3, [r7, #12]
 80004fe:	23c2      	movs	r3, #194	@ 0xc2
 8000500:	72fb      	strb	r3, [r7, #11]
 8000502:	23c2      	movs	r3, #194	@ 0xc2
 8000504:	72bb      	strb	r3, [r7, #10]
 8000506:	23c2      	movs	r3, #194	@ 0xc2
 8000508:	727b      	strb	r3, [r7, #9]
 800050a:	23c2      	movs	r3, #194	@ 0xc2
 800050c:	723b      	strb	r3, [r7, #8]
 800050e:	e02b      	b.n	8000568 <Config_PTX_adress+0x11c>
				case 2 : pipeAddrVar[4]=0xC3; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P2
 8000510:	23c3      	movs	r3, #195	@ 0xc3
 8000512:	733b      	strb	r3, [r7, #12]
 8000514:	23c2      	movs	r3, #194	@ 0xc2
 8000516:	72fb      	strb	r3, [r7, #11]
 8000518:	23c2      	movs	r3, #194	@ 0xc2
 800051a:	72bb      	strb	r3, [r7, #10]
 800051c:	23c2      	movs	r3, #194	@ 0xc2
 800051e:	727b      	strb	r3, [r7, #9]
 8000520:	23c2      	movs	r3, #194	@ 0xc2
 8000522:	723b      	strb	r3, [r7, #8]
 8000524:	e020      	b.n	8000568 <Config_PTX_adress+0x11c>
				case 3 : pipeAddrVar[4]=0xC4; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P3
 8000526:	23c4      	movs	r3, #196	@ 0xc4
 8000528:	733b      	strb	r3, [r7, #12]
 800052a:	23c2      	movs	r3, #194	@ 0xc2
 800052c:	72fb      	strb	r3, [r7, #11]
 800052e:	23c2      	movs	r3, #194	@ 0xc2
 8000530:	72bb      	strb	r3, [r7, #10]
 8000532:	23c2      	movs	r3, #194	@ 0xc2
 8000534:	727b      	strb	r3, [r7, #9]
 8000536:	23c2      	movs	r3, #194	@ 0xc2
 8000538:	723b      	strb	r3, [r7, #8]
 800053a:	e015      	b.n	8000568 <Config_PTX_adress+0x11c>
				case 4 : pipeAddrVar[4]=0xC5; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P4
 800053c:	23c5      	movs	r3, #197	@ 0xc5
 800053e:	733b      	strb	r3, [r7, #12]
 8000540:	23c2      	movs	r3, #194	@ 0xc2
 8000542:	72fb      	strb	r3, [r7, #11]
 8000544:	23c2      	movs	r3, #194	@ 0xc2
 8000546:	72bb      	strb	r3, [r7, #10]
 8000548:	23c2      	movs	r3, #194	@ 0xc2
 800054a:	727b      	strb	r3, [r7, #9]
 800054c:	23c2      	movs	r3, #194	@ 0xc2
 800054e:	723b      	strb	r3, [r7, #8]
 8000550:	e00a      	b.n	8000568 <Config_PTX_adress+0x11c>
				case 5 : pipeAddrVar[4]=0xC6; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P5
 8000552:	23c6      	movs	r3, #198	@ 0xc6
 8000554:	733b      	strb	r3, [r7, #12]
 8000556:	23c2      	movs	r3, #194	@ 0xc2
 8000558:	72fb      	strb	r3, [r7, #11]
 800055a:	23c2      	movs	r3, #194	@ 0xc2
 800055c:	72bb      	strb	r3, [r7, #10]
 800055e:	23c2      	movs	r3, #194	@ 0xc2
 8000560:	727b      	strb	r3, [r7, #9]
 8000562:	23c2      	movs	r3, #194	@ 0xc2
 8000564:	723b      	strb	r3, [r7, #8]
 8000566:	bf00      	nop
			}
			nRF24_SetAddr(nRF24_PIPE0,pipeAddrVar);
 8000568:	f107 0308 	add.w	r3, r7, #8
 800056c:	4619      	mov	r1, r3
 800056e:	2000      	movs	r0, #0
 8000570:	f001 fdfc 	bl	800216c <nRF24_SetAddr>
			nRF24_SetAddr(nRF24_PIPETX,pipeAddrVar);
 8000574:	f107 0308 	add.w	r3, r7, #8
 8000578:	4619      	mov	r1, r3
 800057a:	2006      	movs	r0, #6
 800057c:	f001 fdf6 	bl	800216c <nRF24_SetAddr>
 8000580:	e015      	b.n	80005ae <Config_PTX_adress+0x162>
		}
		//sinon, on fixe les adresses TX et RX0 à partir du contenu du tableau addresses.
		else {
			nRF24_SetAddr(nRF24_PIPE0,addresses_TX[num_data_pipe]);
 8000582:	797a      	ldrb	r2, [r7, #5]
 8000584:	4613      	mov	r3, r2
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	4413      	add	r3, r2
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	4a47      	ldr	r2, [pc, #284]	@ (80006ac <Config_PTX_adress+0x260>)
 800058e:	4413      	add	r3, r2
 8000590:	4619      	mov	r1, r3
 8000592:	2000      	movs	r0, #0
 8000594:	f001 fdea 	bl	800216c <nRF24_SetAddr>
			nRF24_SetAddr(nRF24_PIPETX,addresses_TX[num_data_pipe]);
 8000598:	797a      	ldrb	r2, [r7, #5]
 800059a:	4613      	mov	r3, r2
 800059c:	005b      	lsls	r3, r3, #1
 800059e:	4413      	add	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	4a42      	ldr	r2, [pc, #264]	@ (80006ac <Config_PTX_adress+0x260>)
 80005a4:	4413      	add	r3, r2
 80005a6:	4619      	mov	r1, r3
 80005a8:	2006      	movs	r0, #6
 80005aa:	f001 fddf 	bl	800216c <nRF24_SetAddr>
		}

		//vérification des adresses :
		ReadMBReg(0x0A, verif_RX0_Adr, 5);
 80005ae:	f107 0310 	add.w	r3, r7, #16
 80005b2:	2205      	movs	r2, #5
 80005b4:	4619      	mov	r1, r3
 80005b6:	200a      	movs	r0, #10
 80005b8:	f001 fcaf 	bl	8001f1a <ReadMBReg>
		ReadMBReg(0x10, verif_TX_Adr, 5);
 80005bc:	f107 0318 	add.w	r3, r7, #24
 80005c0:	2205      	movs	r2, #5
 80005c2:	4619      	mov	r1, r3
 80005c4:	2010      	movs	r0, #16
 80005c6:	f001 fca8 	bl	8001f1a <ReadMBReg>
		}
		else {
			nRF24_SetAddr(nRF24_PIPETX, addresses_TX[num_data_pipe]);
		}
	}
}
 80005ca:	e069      	b.n	80006a0 <Config_PTX_adress+0x254>
		if (Addr_Default == Default_pipe_address) {
 80005cc:	79bb      	ldrb	r3, [r7, #6]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d15b      	bne.n	800068a <Config_PTX_adress+0x23e>
			switch (num_data_pipe) {
 80005d2:	797b      	ldrb	r3, [r7, #5]
 80005d4:	2b05      	cmp	r3, #5
 80005d6:	d851      	bhi.n	800067c <Config_PTX_adress+0x230>
 80005d8:	a201      	add	r2, pc, #4	@ (adr r2, 80005e0 <Config_PTX_adress+0x194>)
 80005da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005de:	bf00      	nop
 80005e0:	080005f9 	.word	0x080005f9
 80005e4:	0800060f 	.word	0x0800060f
 80005e8:	08000625 	.word	0x08000625
 80005ec:	0800063b 	.word	0x0800063b
 80005f0:	08000651 	.word	0x08000651
 80005f4:	08000667 	.word	0x08000667
				case 0 : pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; break; //adr défaut RX_ADDR_P0
 80005f8:	23e7      	movs	r3, #231	@ 0xe7
 80005fa:	733b      	strb	r3, [r7, #12]
 80005fc:	23e7      	movs	r3, #231	@ 0xe7
 80005fe:	72fb      	strb	r3, [r7, #11]
 8000600:	23e7      	movs	r3, #231	@ 0xe7
 8000602:	72bb      	strb	r3, [r7, #10]
 8000604:	23e7      	movs	r3, #231	@ 0xe7
 8000606:	727b      	strb	r3, [r7, #9]
 8000608:	23e7      	movs	r3, #231	@ 0xe7
 800060a:	723b      	strb	r3, [r7, #8]
 800060c:	e036      	b.n	800067c <Config_PTX_adress+0x230>
				case 1 : pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P1
 800060e:	23c2      	movs	r3, #194	@ 0xc2
 8000610:	733b      	strb	r3, [r7, #12]
 8000612:	23c2      	movs	r3, #194	@ 0xc2
 8000614:	72fb      	strb	r3, [r7, #11]
 8000616:	23c2      	movs	r3, #194	@ 0xc2
 8000618:	72bb      	strb	r3, [r7, #10]
 800061a:	23c2      	movs	r3, #194	@ 0xc2
 800061c:	727b      	strb	r3, [r7, #9]
 800061e:	23c2      	movs	r3, #194	@ 0xc2
 8000620:	723b      	strb	r3, [r7, #8]
 8000622:	e02b      	b.n	800067c <Config_PTX_adress+0x230>
				case 2 : pipeAddrVar[4]=0xC3; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P2
 8000624:	23c3      	movs	r3, #195	@ 0xc3
 8000626:	733b      	strb	r3, [r7, #12]
 8000628:	23c2      	movs	r3, #194	@ 0xc2
 800062a:	72fb      	strb	r3, [r7, #11]
 800062c:	23c2      	movs	r3, #194	@ 0xc2
 800062e:	72bb      	strb	r3, [r7, #10]
 8000630:	23c2      	movs	r3, #194	@ 0xc2
 8000632:	727b      	strb	r3, [r7, #9]
 8000634:	23c2      	movs	r3, #194	@ 0xc2
 8000636:	723b      	strb	r3, [r7, #8]
 8000638:	e020      	b.n	800067c <Config_PTX_adress+0x230>
				case 3 : pipeAddrVar[4]=0xC4; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P3
 800063a:	23c4      	movs	r3, #196	@ 0xc4
 800063c:	733b      	strb	r3, [r7, #12]
 800063e:	23c2      	movs	r3, #194	@ 0xc2
 8000640:	72fb      	strb	r3, [r7, #11]
 8000642:	23c2      	movs	r3, #194	@ 0xc2
 8000644:	72bb      	strb	r3, [r7, #10]
 8000646:	23c2      	movs	r3, #194	@ 0xc2
 8000648:	727b      	strb	r3, [r7, #9]
 800064a:	23c2      	movs	r3, #194	@ 0xc2
 800064c:	723b      	strb	r3, [r7, #8]
 800064e:	e015      	b.n	800067c <Config_PTX_adress+0x230>
				case 4 : pipeAddrVar[4]=0xC5; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P4
 8000650:	23c5      	movs	r3, #197	@ 0xc5
 8000652:	733b      	strb	r3, [r7, #12]
 8000654:	23c2      	movs	r3, #194	@ 0xc2
 8000656:	72fb      	strb	r3, [r7, #11]
 8000658:	23c2      	movs	r3, #194	@ 0xc2
 800065a:	72bb      	strb	r3, [r7, #10]
 800065c:	23c2      	movs	r3, #194	@ 0xc2
 800065e:	727b      	strb	r3, [r7, #9]
 8000660:	23c2      	movs	r3, #194	@ 0xc2
 8000662:	723b      	strb	r3, [r7, #8]
 8000664:	e00a      	b.n	800067c <Config_PTX_adress+0x230>
				case 5 : pipeAddrVar[4]=0xC6; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P5
 8000666:	23c6      	movs	r3, #198	@ 0xc6
 8000668:	733b      	strb	r3, [r7, #12]
 800066a:	23c2      	movs	r3, #194	@ 0xc2
 800066c:	72fb      	strb	r3, [r7, #11]
 800066e:	23c2      	movs	r3, #194	@ 0xc2
 8000670:	72bb      	strb	r3, [r7, #10]
 8000672:	23c2      	movs	r3, #194	@ 0xc2
 8000674:	727b      	strb	r3, [r7, #9]
 8000676:	23c2      	movs	r3, #194	@ 0xc2
 8000678:	723b      	strb	r3, [r7, #8]
 800067a:	bf00      	nop
			nRF24_SetAddr(nRF24_PIPETX,pipeAddrVar);
 800067c:	f107 0308 	add.w	r3, r7, #8
 8000680:	4619      	mov	r1, r3
 8000682:	2006      	movs	r0, #6
 8000684:	f001 fd72 	bl	800216c <nRF24_SetAddr>
}
 8000688:	e00a      	b.n	80006a0 <Config_PTX_adress+0x254>
			nRF24_SetAddr(nRF24_PIPETX, addresses_TX[num_data_pipe]);
 800068a:	797a      	ldrb	r2, [r7, #5]
 800068c:	4613      	mov	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4413      	add	r3, r2
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	4a05      	ldr	r2, [pc, #20]	@ (80006ac <Config_PTX_adress+0x260>)
 8000696:	4413      	add	r3, r2
 8000698:	4619      	mov	r1, r3
 800069a:	2006      	movs	r0, #6
 800069c:	f001 fd66 	bl	800216c <nRF24_SetAddr>
}
 80006a0:	bf00      	nop
 80006a2:	3724      	adds	r7, #36	@ 0x24
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd90      	pop	{r4, r7, pc}
 80006a8:	20000000 	.word	0x20000000
 80006ac:	20000004 	.word	0x20000004

080006b0 <Config_ESB_Protocol>:

//Active le protocole Enhanced ShockBurst, notamment l'auto acknowledgment et l'auto retransmit.
//On spécifie, pour le PTX uniquement, le nb de retransmission (ARC --> count_retries, de 0 à 15) et le
//délai entre retransmission (ARD --> delay_retries, de 0 à 15)
void Config_ESB_Protocol(uint8_t delay_retries, uint8_t count_retries) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	460a      	mov	r2, r1
 80006ba:	71fb      	strb	r3, [r7, #7]
 80006bc:	4613      	mov	r3, r2
 80006be:	71bb      	strb	r3, [r7, #6]
	uint8_t reg;

	//autorisation de l'auto acknowledgement pour tous les data pipes
	nRF24_EnableAA(0);
 80006c0:	2000      	movs	r0, #0
 80006c2:	f001 fe29 	bl	8002318 <nRF24_EnableAA>
	nRF24_EnableAA(1);
 80006c6:	2001      	movs	r0, #1
 80006c8:	f001 fe26 	bl	8002318 <nRF24_EnableAA>
	nRF24_EnableAA(2);
 80006cc:	2002      	movs	r0, #2
 80006ce:	f001 fe23 	bl	8002318 <nRF24_EnableAA>
	nRF24_EnableAA(3);
 80006d2:	2003      	movs	r0, #3
 80006d4:	f001 fe20 	bl	8002318 <nRF24_EnableAA>
	nRF24_EnableAA(4);
 80006d8:	2004      	movs	r0, #4
 80006da:	f001 fe1d 	bl	8002318 <nRF24_EnableAA>
	nRF24_EnableAA(5);
 80006de:	2005      	movs	r0, #5
 80006e0:	f001 fe1a 	bl	8002318 <nRF24_EnableAA>

	//réglage paramètres de retransmission
	nRF24_SetAutoRetr(delay_retries,count_retries);
 80006e4:	79ba      	ldrb	r2, [r7, #6]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f001 fd11 	bl	8002112 <nRF24_SetAutoRetr>

	//verification des registres
	//reg = ReadReg(0x01); //registre EN_AA
	//reg = ReadReg(0x04); //registre SETUP_RETR
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <StopListen>:
}

//la fonction active la fonction TX (mise à 0 de la broche CE).
//Le transceiver doit être au préalable sorti du mode power down (donc en mode StandBy I) et
//et le mode TX doit avoir été sélectionné (PRIM_RX = 0).
void StopListen() {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	nRF24_CE_L();
 80006fc:	f7ff fddc 	bl	80002b8 <nRF24_CE_L>
}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}

08000704 <Transmit_Message>:
	}
}

//La fonction transmet le message Message de longueur donnée par l'argument longueur.
//La fonction indique aussi sur l'UART si la transmission s'est faite.
void Transmit_Message(uint8_t *Message,uint8_t longueur) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	460b      	mov	r3, r1
 800070e:	70fb      	strb	r3, [r7, #3]

	payload_length = longueur;
 8000710:	4a1d      	ldr	r2, [pc, #116]	@ (8000788 <Transmit_Message+0x84>)
 8000712:	78fb      	ldrb	r3, [r7, #3]
 8000714:	7013      	strb	r3, [r2, #0]

	UART_SendStr("Message a transmettre:>");
 8000716:	481d      	ldr	r0, [pc, #116]	@ (800078c <Transmit_Message+0x88>)
 8000718:	f002 f8b0 	bl	800287c <UART_SendStr>
	UART_SendBufHex((char *)Message,payload_length);
 800071c:	4b1a      	ldr	r3, [pc, #104]	@ (8000788 <Transmit_Message+0x84>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	4619      	mov	r1, r3
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f002 f8c0 	bl	80028a8 <UART_SendBufHex>
	UART_SendStr("<: ");
 8000728:	4819      	ldr	r0, [pc, #100]	@ (8000790 <Transmit_Message+0x8c>)
 800072a:	f002 f8a7 	bl	800287c <UART_SendStr>

	// Transmit a packet
	tx_result = nRF24_TransmitPacket(Message, payload_length);
 800072e:	4b16      	ldr	r3, [pc, #88]	@ (8000788 <Transmit_Message+0x84>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	4619      	mov	r1, r3
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff fddf 	bl	80002f8 <nRF24_TransmitPacket>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <Transmit_Message+0x90>)
 8000740:	701a      	strb	r2, [r3, #0]
	switch (tx_result) {
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <Transmit_Message+0x90>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b03      	cmp	r3, #3
 8000748:	d00e      	beq.n	8000768 <Transmit_Message+0x64>
 800074a:	2b03      	cmp	r3, #3
 800074c:	dc10      	bgt.n	8000770 <Transmit_Message+0x6c>
 800074e:	2b01      	cmp	r3, #1
 8000750:	d002      	beq.n	8000758 <Transmit_Message+0x54>
 8000752:	2b02      	cmp	r3, #2
 8000754:	d004      	beq.n	8000760 <Transmit_Message+0x5c>
 8000756:	e00b      	b.n	8000770 <Transmit_Message+0x6c>
		case nRF24_TX_SUCCESS:
			UART_SendStr("OK");
 8000758:	480f      	ldr	r0, [pc, #60]	@ (8000798 <Transmit_Message+0x94>)
 800075a:	f002 f88f 	bl	800287c <UART_SendStr>
			break;
 800075e:	e00b      	b.n	8000778 <Transmit_Message+0x74>
		case nRF24_TX_TIMEOUT:
			UART_SendStr("TIMEOUT");
 8000760:	480e      	ldr	r0, [pc, #56]	@ (800079c <Transmit_Message+0x98>)
 8000762:	f002 f88b 	bl	800287c <UART_SendStr>
			break;
 8000766:	e007      	b.n	8000778 <Transmit_Message+0x74>
		case nRF24_TX_MAXRT:
			UART_SendStr("MAX RETRANSMIT");
 8000768:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <Transmit_Message+0x9c>)
 800076a:	f002 f887 	bl	800287c <UART_SendStr>
			break;
 800076e:	e003      	b.n	8000778 <Transmit_Message+0x74>
		default:
			UART_SendStr("ERROR");
 8000770:	480c      	ldr	r0, [pc, #48]	@ (80007a4 <Transmit_Message+0xa0>)
 8000772:	f002 f883 	bl	800287c <UART_SendStr>
			break;
 8000776:	bf00      	nop
	}
	UART_SendStr("\r\n");
 8000778:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <Transmit_Message+0xa4>)
 800077a:	f002 f87f 	bl	800287c <UART_SendStr>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000000 	.word	0x20000000
 800078c:	08004864 	.word	0x08004864
 8000790:	0800487c 	.word	0x0800487c
 8000794:	200000a8 	.word	0x200000a8
 8000798:	08004880 	.word	0x08004880
 800079c:	08004884 	.word	0x08004884
 80007a0:	0800488c 	.word	0x0800488c
 80007a4:	0800489c 	.word	0x0800489c
 80007a8:	080048a4 	.word	0x080048a4

080007ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	6039      	str	r1, [r7, #0]
 80007b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	db0a      	blt.n	80007d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	490c      	ldr	r1, [pc, #48]	@ (80007f8 <__NVIC_SetPriority+0x4c>)
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	0112      	lsls	r2, r2, #4
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	440b      	add	r3, r1
 80007d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007d4:	e00a      	b.n	80007ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4908      	ldr	r1, [pc, #32]	@ (80007fc <__NVIC_SetPriority+0x50>)
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	f003 030f 	and.w	r3, r3, #15
 80007e2:	3b04      	subs	r3, #4
 80007e4:	0112      	lsls	r2, r2, #4
 80007e6:	b2d2      	uxtb	r2, r2
 80007e8:	440b      	add	r3, r1
 80007ea:	761a      	strb	r2, [r3, #24]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	e000e100 	.word	0xe000e100
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000804:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <LL_RCC_LSE_Enable+0x20>)
 8000806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800080a:	4a05      	ldr	r2, [pc, #20]	@ (8000820 <LL_RCC_LSE_Enable+0x20>)
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40021000 	.word	0x40021000

08000824 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8000828:	4b07      	ldr	r3, [pc, #28]	@ (8000848 <LL_RCC_LSE_IsReady+0x24>)
 800082a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	2b02      	cmp	r3, #2
 8000834:	d101      	bne.n	800083a <LL_RCC_LSE_IsReady+0x16>
 8000836:	2301      	movs	r3, #1
 8000838:	e000      	b.n	800083c <LL_RCC_LSE_IsReady+0x18>
 800083a:	2300      	movs	r3, #0
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40021000 	.word	0x40021000

0800084c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000850:	4b05      	ldr	r3, [pc, #20]	@ (8000868 <LL_RCC_MSI_Enable+0x1c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a04      	ldr	r2, [pc, #16]	@ (8000868 <LL_RCC_MSI_Enable+0x1c>)
 8000856:	f043 0301 	orr.w	r3, r3, #1
 800085a:	6013      	str	r3, [r2, #0]
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40021000 	.word	0x40021000

0800086c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <LL_RCC_MSI_IsReady+0x20>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f003 0302 	and.w	r3, r3, #2
 8000878:	2b02      	cmp	r3, #2
 800087a:	d101      	bne.n	8000880 <LL_RCC_MSI_IsReady+0x14>
 800087c:	2301      	movs	r3, #1
 800087e:	e000      	b.n	8000882 <LL_RCC_MSI_IsReady+0x16>
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40021000 	.word	0x40021000

08000890 <LL_RCC_MSI_EnablePLLMode>:
  *       ready
  * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8000894:	4b05      	ldr	r3, [pc, #20]	@ (80008ac <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800089a:	f043 0304 	orr.w	r3, r3, #4
 800089e:	6013      	str	r3, [r2, #0]
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	40021000 	.word	0x40021000

080008b0 <LL_RCC_MSI_EnableRangeSelection>:
  *       MSISRANGE
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 80008b4:	4b05      	ldr	r3, [pc, #20]	@ (80008cc <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a04      	ldr	r2, [pc, #16]	@ (80008cc <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80008ba:	f043 0308 	orr.w	r3, r3, #8
 80008be:	6013      	str	r3, [r2, #0]
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000

080008d0 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80008d8:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <LL_RCC_MSI_SetRange+0x24>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80008e0:	4904      	ldr	r1, [pc, #16]	@ (80008f4 <LL_RCC_MSI_SetRange+0x24>)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	600b      	str	r3, [r1, #0]
}
 80008e8:	bf00      	nop
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	40021000 	.word	0x40021000

080008f8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <LL_RCC_SetSysClkSource+0x24>)
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	f023 0203 	bic.w	r2, r3, #3
 8000908:	4904      	ldr	r1, [pc, #16]	@ (800091c <LL_RCC_SetSysClkSource+0x24>)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4313      	orrs	r3, r2
 800090e:	608b      	str	r3, [r1, #8]
}
 8000910:	bf00      	nop
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	40021000 	.word	0x40021000

08000920 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000924:	4b04      	ldr	r3, [pc, #16]	@ (8000938 <LL_RCC_GetSysClkSource+0x18>)
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	f003 030c 	and.w	r3, r3, #12
}
 800092c:	4618      	mov	r0, r3
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40021000 	.word	0x40021000

0800093c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <LL_RCC_SetAHBPrescaler+0x24>)
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800094c:	4904      	ldr	r1, [pc, #16]	@ (8000960 <LL_RCC_SetAHBPrescaler+0x24>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4313      	orrs	r3, r2
 8000952:	608b      	str	r3, [r1, #8]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	40021000 	.word	0x40021000

08000964 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800096c:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <LL_RCC_SetAPB1Prescaler+0x24>)
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000974:	4904      	ldr	r1, [pc, #16]	@ (8000988 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4313      	orrs	r3, r2
 800097a:	608b      	str	r3, [r1, #8]
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	40021000 	.word	0x40021000

0800098c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800099c:	4904      	ldr	r1, [pc, #16]	@ (80009b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	608b      	str	r3, [r1, #8]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr
 80009b0:	40021000 	.word	0x40021000

080009b4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80009b8:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <LL_RCC_PLL_Enable+0x1c>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a04      	ldr	r2, [pc, #16]	@ (80009d0 <LL_RCC_PLL_Enable+0x1c>)
 80009be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009c2:	6013      	str	r3, [r2, #0]
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40021000 	.word	0x40021000

080009d4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80009d8:	4b07      	ldr	r3, [pc, #28]	@ (80009f8 <LL_RCC_PLL_IsReady+0x24>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80009e4:	d101      	bne.n	80009ea <LL_RCC_PLL_IsReady+0x16>
 80009e6:	2301      	movs	r3, #1
 80009e8:	e000      	b.n	80009ec <LL_RCC_PLL_IsReady+0x18>
 80009ea:	2300      	movs	r3, #0
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	40021000 	.word	0x40021000

080009fc <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
 8000a08:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a34 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000a0c:	68da      	ldr	r2, [r3, #12]
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a38 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000a10:	4013      	ands	r3, r2
 8000a12:	68f9      	ldr	r1, [r7, #12]
 8000a14:	68ba      	ldr	r2, [r7, #8]
 8000a16:	4311      	orrs	r1, r2
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	0212      	lsls	r2, r2, #8
 8000a1c:	4311      	orrs	r1, r2
 8000a1e:	683a      	ldr	r2, [r7, #0]
 8000a20:	430a      	orrs	r2, r1
 8000a22:	4904      	ldr	r1, [pc, #16]	@ (8000a34 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000a24:	4313      	orrs	r3, r2
 8000a26:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000a28:	bf00      	nop
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	40021000 	.word	0x40021000
 8000a38:	f9ff808c 	.word	0xf9ff808c

08000a3c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000a40:	4b05      	ldr	r3, [pc, #20]	@ (8000a58 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	4a04      	ldr	r2, [pc, #16]	@ (8000a58 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a4a:	60d3      	str	r3, [r2, #12]
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	40021000 	.word	0x40021000

08000a5c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8000a6c:	4904      	ldr	r1, [pc, #16]	@ (8000a80 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	600b      	str	r3, [r1, #0]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	40007000 	.word	0x40007000

08000a84 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000a8c:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <LL_FLASH_SetLatency+0x24>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f023 0207 	bic.w	r2, r3, #7
 8000a94:	4904      	ldr	r1, [pc, #16]	@ (8000aa8 <LL_FLASH_SetLatency+0x24>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	600b      	str	r3, [r1, #0]
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	40022000 	.word	0x40022000

08000aac <SystemClock_Config_80M>:
  *            APB2 Prescaler                 = 1
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */
void SystemClock_Config_80M()
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000ab0:	f7ff fecc 	bl	800084c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000ab4:	bf00      	nop
 8000ab6:	f7ff fed9 	bl	800086c <LL_RCC_MSI_IsReady>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d1fa      	bne.n	8000ab6 <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000ac0:	2004      	movs	r0, #4
 8000ac2:	f7ff ffdf 	bl	8000a84 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000ac6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000aca:	f7ff ffc7 	bl	8000a5c <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 8000ace:	2300      	movs	r3, #0
 8000ad0:	2228      	movs	r2, #40	@ 0x28
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f7ff ff91 	bl	80009fc <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8000ada:	f7ff ff6b 	bl	80009b4 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000ade:	f7ff ffad 	bl	8000a3c <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 8000ae2:	bf00      	nop
 8000ae4:	f7ff ff76 	bl	80009d4 <LL_RCC_PLL_IsReady>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d1fa      	bne.n	8000ae4 <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000aee:	2000      	movs	r0, #0
 8000af0:	f7ff ff24 	bl	800093c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000af4:	2003      	movs	r0, #3
 8000af6:	f7ff feff 	bl	80008f8 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 8000afa:	bf00      	nop
 8000afc:	f7ff ff10 	bl	8000920 <LL_RCC_GetSysClkSource>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b0c      	cmp	r3, #12
 8000b04:	d1fa      	bne.n	8000afc <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f7ff ff2c 	bl	8000964 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f7ff ff3d 	bl	800098c <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 8000b12:	4802      	ldr	r0, [pc, #8]	@ (8000b1c <SystemClock_Config_80M+0x70>)
 8000b14:	f003 f992 	bl	8003e3c <LL_SetSystemCoreClock>
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	04c4b400 	.word	0x04c4b400

08000b20 <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 8000b28:	4a0c      	ldr	r2, [pc, #48]	@ (8000b5c <mySystick+0x3c>)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 8000b30:	2107      	movs	r1, #7
 8000b32:	f04f 30ff 	mov.w	r0, #4294967295
 8000b36:	f7ff fe39 	bl	80007ac <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <mySystick+0x3c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <mySystick+0x3c>)
 8000b42:	2204      	movs	r2, #4
 8000b44:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 8000b46:	4b05      	ldr	r3, [pc, #20]	@ (8000b5c <mySystick+0x3c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a04      	ldr	r2, [pc, #16]	@ (8000b5c <mySystick+0x3c>)
 8000b4c:	f043 0303 	orr.w	r3, r3, #3
 8000b50:	6013      	str	r3, [r2, #0]
}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	e000e010 	.word	0xe000e010

08000b60 <SystemClock_2>:

//Experience 2
void SystemClock_2(){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000b64:	f7ff fe72 	bl	800084c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000b68:	bf00      	nop
 8000b6a:	f7ff fe7f 	bl	800086c <LL_RCC_MSI_IsReady>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d1fa      	bne.n	8000b6a <SystemClock_2+0xa>
		{ }

	LL_RCC_MSI_EnableRangeSelection();
 8000b74:	f7ff fe9c 	bl	80008b0 <LL_RCC_MSI_EnableRangeSelection>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000b78:	2090      	movs	r0, #144	@ 0x90
 8000b7a:	f7ff fea9 	bl	80008d0 <LL_RCC_MSI_SetRange>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000b7e:	2000      	movs	r0, #0
 8000b80:	f7ff fedc 	bl	800093c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000b84:	2000      	movs	r0, #0
 8000b86:	f7ff feb7 	bl	80008f8 <LL_RCC_SetSysClkSource>

	//LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
	//LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f7ff ff7a 	bl	8000a84 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000b90:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b94:	f7ff ff62 	bl	8000a5c <LL_PWR_SetRegulVoltageScaling>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(24000000);
 8000b98:	4802      	ldr	r0, [pc, #8]	@ (8000ba4 <SystemClock_2+0x44>)
 8000b9a:	f003 f94f 	bl	8003e3c <LL_SetSystemCoreClock>
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	016e3600 	.word	0x016e3600

08000ba8 <SystemClock_3>:

//Experience 3
void SystemClock_3(){
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000bac:	f7ff fe4e 	bl	800084c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000bb0:	bf00      	nop
 8000bb2:	f7ff fe5b 	bl	800086c <LL_RCC_MSI_IsReady>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d1fa      	bne.n	8000bb2 <SystemClock_3+0xa>
		{ }

	LL_RCC_MSI_EnableRangeSelection();
 8000bbc:	f7ff fe78 	bl	80008b0 <LL_RCC_MSI_EnableRangeSelection>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000bc0:	2090      	movs	r0, #144	@ 0x90
 8000bc2:	f7ff fe85 	bl	80008d0 <LL_RCC_MSI_SetRange>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f7ff feb8 	bl	800093c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f7ff fe93 	bl	80008f8 <LL_RCC_SetSysClkSource>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000bd2:	2003      	movs	r0, #3
 8000bd4:	f7ff ff56 	bl	8000a84 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000bd8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000bdc:	f7ff ff3e 	bl	8000a5c <LL_PWR_SetRegulVoltageScaling>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(24000000);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <SystemClock_3+0x44>)
 8000be2:	f003 f92b 	bl	8003e3c <LL_SetSystemCoreClock>

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	016e3600 	.word	0x016e3600

08000bf0 <SystemClock_4>:

//Experience 4
void SystemClock_4(){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000bf4:	f7ff fe2a 	bl	800084c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000bf8:	bf00      	nop
 8000bfa:	f7ff fe37 	bl	800086c <LL_RCC_MSI_IsReady>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d1fa      	bne.n	8000bfa <SystemClock_4+0xa>
		{ }

	LL_RCC_MSI_EnableRangeSelection();
 8000c04:	f7ff fe54 	bl	80008b0 <LL_RCC_MSI_EnableRangeSelection>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000c08:	2090      	movs	r0, #144	@ 0x90
 8000c0a:	f7ff fe61 	bl	80008d0 <LL_RCC_MSI_SetRange>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f7ff fe94 	bl	800093c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f7ff fe6f 	bl	80008f8 <LL_RCC_SetSysClkSource>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000c1a:	2003      	movs	r0, #3
 8000c1c:	f7ff ff32 	bl	8000a84 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000c20:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000c24:	f7ff ff1a 	bl	8000a5c <LL_PWR_SetRegulVoltageScaling>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(24000000);
 8000c28:	4802      	ldr	r0, [pc, #8]	@ (8000c34 <SystemClock_4+0x44>)
 8000c2a:	f003 f907 	bl	8003e3c <LL_SetSystemCoreClock>

}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	016e3600 	.word	0x016e3600

08000c38 <SystemClock_5_6_7_8>:

//Experiences 5, 6, 7, 8
void SystemClock_5_6_7_8(){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000c3c:	f7ff fe06 	bl	800084c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000c40:	bf00      	nop
 8000c42:	f7ff fe13 	bl	800086c <LL_RCC_MSI_IsReady>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d1fa      	bne.n	8000c42 <SystemClock_5_6_7_8+0xa>
		{ }

	LL_RCC_MSI_EnableRangeSelection();
 8000c4c:	f7ff fe30 	bl	80008b0 <LL_RCC_MSI_EnableRangeSelection>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000c50:	2090      	movs	r0, #144	@ 0x90
 8000c52:	f7ff fe3d 	bl	80008d0 <LL_RCC_MSI_SetRange>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c56:	2000      	movs	r0, #0
 8000c58:	f7ff fe70 	bl	800093c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f7ff fe4b 	bl	80008f8 <LL_RCC_SetSysClkSource>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000c62:	2003      	movs	r0, #3
 8000c64:	f7ff ff0e 	bl	8000a84 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000c68:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000c6c:	f7ff fef6 	bl	8000a5c <LL_PWR_SetRegulVoltageScaling>


	//Calibration MSI/LSE
	while (LL_RCC_LSE_IsReady() != 1){
 8000c70:	e001      	b.n	8000c76 <SystemClock_5_6_7_8+0x3e>
		  LL_RCC_LSE_Enable();
 8000c72:	f7ff fdc5 	bl	8000800 <LL_RCC_LSE_Enable>
	while (LL_RCC_LSE_IsReady() != 1){
 8000c76:	f7ff fdd5 	bl	8000824 <LL_RCC_LSE_IsReady>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d1f8      	bne.n	8000c72 <SystemClock_5_6_7_8+0x3a>
		  }
	LL_RCC_MSI_EnablePLLMode();
 8000c80:	f7ff fe06 	bl	8000890 <LL_RCC_MSI_EnablePLLMode>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(24000000);
 8000c84:	4802      	ldr	r0, [pc, #8]	@ (8000c90 <SystemClock_5_6_7_8+0x58>)
 8000c86:	f003 f8d9 	bl	8003e3c <LL_SetSystemCoreClock>

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	016e3600 	.word	0x016e3600

08000c94 <__NVIC_GetPriorityGrouping>:
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c98:	4b04      	ldr	r3, [pc, #16]	@ (8000cac <__NVIC_GetPriorityGrouping+0x18>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_EnableIRQ>:
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db0b      	blt.n	8000cda <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 021f 	and.w	r2, r3, #31
 8000cc8:	4907      	ldr	r1, [pc, #28]	@ (8000ce8 <__NVIC_EnableIRQ+0x38>)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	095b      	lsrs	r3, r3, #5
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <__NVIC_SetPriority>:
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	@ (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	@ (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	@ 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f1c3 0307 	rsb	r3, r3, #7
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	bf28      	it	cs
 8000d5e:	2304      	movcs	r3, #4
 8000d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d902      	bls.n	8000d70 <NVIC_EncodePriority+0x30>
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3b03      	subs	r3, #3
 8000d6e:	e000      	b.n	8000d72 <NVIC_EncodePriority+0x32>
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	401a      	ands	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43d9      	mvns	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	4313      	orrs	r3, r2
         );
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3724      	adds	r7, #36	@ 0x24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
	...

08000da8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000db2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000db4:	4907      	ldr	r1, [pc, #28]	@ (8000dd4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000dbc:	4b05      	ldr	r3, [pc, #20]	@ (8000dd4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000dbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
}
 8000dc8:	bf00      	nop
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	40021000 	.word	0x40021000

08000dd8 <LL_GPIO_SetPinMode>:
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b08b      	sub	sp, #44	@ 0x2c
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	fa93 f3a3 	rbit	r3, r3
 8000df2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d101      	bne.n	8000e02 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000dfe:	2320      	movs	r3, #32
 8000e00:	e003      	b.n	8000e0a <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	fab3 f383 	clz	r3, r3
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e12:	43db      	mvns	r3, r3
 8000e14:	401a      	ands	r2, r3
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e1a:	6a3b      	ldr	r3, [r7, #32]
 8000e1c:	fa93 f3a3 	rbit	r3, r3
 8000e20:	61fb      	str	r3, [r7, #28]
  return result;
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d101      	bne.n	8000e30 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000e2c:	2320      	movs	r3, #32
 8000e2e:	e003      	b.n	8000e38 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e32:	fab3 f383 	clz	r3, r3
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e40:	431a      	orrs	r2, r3
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	601a      	str	r2, [r3, #0]
}
 8000e46:	bf00      	nop
 8000e48:	372c      	adds	r7, #44	@ 0x2c
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <LL_GPIO_SetPinPull>:
{
 8000e52:	b480      	push	{r7}
 8000e54:	b08b      	sub	sp, #44	@ 0x2c
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	60f8      	str	r0, [r7, #12]
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	fa93 f3a3 	rbit	r3, r3
 8000e6c:	613b      	str	r3, [r7, #16]
  return result;
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000e78:	2320      	movs	r3, #32
 8000e7a:	e003      	b.n	8000e84 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	fab3 f383 	clz	r3, r3
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	2103      	movs	r1, #3
 8000e88:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	401a      	ands	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e94:	6a3b      	ldr	r3, [r7, #32]
 8000e96:	fa93 f3a3 	rbit	r3, r3
 8000e9a:	61fb      	str	r3, [r7, #28]
  return result;
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d101      	bne.n	8000eaa <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000ea6:	2320      	movs	r3, #32
 8000ea8:	e003      	b.n	8000eb2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eac:	fab3 f383 	clz	r3, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	6879      	ldr	r1, [r7, #4]
 8000eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eba:	431a      	orrs	r2, r3
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	60da      	str	r2, [r3, #12]
}
 8000ec0:	bf00      	nop
 8000ec2:	372c      	adds	r7, #44	@ 0x2c
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <LL_GPIO_IsInputPinSet>:
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	691a      	ldr	r2, [r3, #16]
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	4013      	ands	r3, r2
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d101      	bne.n	8000ee8 <LL_GPIO_IsInputPinSet+0x1c>
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e000      	b.n	8000eea <LL_GPIO_IsInputPinSet+0x1e>
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <LL_GPIO_SetOutputPin>:
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	619a      	str	r2, [r3, #24]
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_GPIO_ResetOutputPin>:
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
 8000f1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	683a      	ldr	r2, [r7, #0]
 8000f20:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <LL_SYSCFG_SetEXTISource>:
{
 8000f30:	b480      	push	{r7}
 8000f32:	b087      	sub	sp, #28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000f3a:	4a17      	ldr	r2, [pc, #92]	@ (8000f98 <LL_SYSCFG_SetEXTISource+0x68>)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	3302      	adds	r3, #2
 8000f42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	0c1b      	lsrs	r3, r3, #16
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	ea02 0103 	and.w	r1, r2, r3
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	0c1b      	lsrs	r3, r3, #16
 8000f54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	fa93 f3a3 	rbit	r3, r3
 8000f5c:	60fb      	str	r3, [r7, #12]
  return result;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d101      	bne.n	8000f6c <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000f68:	2320      	movs	r3, #32
 8000f6a:	e003      	b.n	8000f74 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	461a      	mov	r2, r3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	fa03 f202 	lsl.w	r2, r3, r2
 8000f7c:	4806      	ldr	r0, [pc, #24]	@ (8000f98 <LL_SYSCFG_SetEXTISource+0x68>)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	430a      	orrs	r2, r1
 8000f84:	3302      	adds	r3, #2
 8000f86:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000f8a:	bf00      	nop
 8000f8c:	371c      	adds	r7, #28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40010000 	.word	0x40010000

08000f9c <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	@ 0x28
 8000fa0:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
 8000fbc:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000fbe:	2004      	movs	r0, #4
 8000fc0:	f7ff fef2 	bl	8000da8 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f7ff feef 	bl	8000da8 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000fca:	2002      	movs	r0, #2
 8000fcc:	f7ff feec 	bl	8000da8 <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8000fd0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000fd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fd8:	f7ff ff9b 	bl	8000f12 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000fdc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fe0:	483c      	ldr	r0, [pc, #240]	@ (80010d4 <GPIO_init+0x138>)
 8000fe2:	f7ff ff96 	bl	8000f12 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000fe6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fea:	483b      	ldr	r0, [pc, #236]	@ (80010d8 <GPIO_init+0x13c>)
 8000fec:	f7ff ff91 	bl	8000f12 <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000ff0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff4:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4835      	ldr	r0, [pc, #212]	@ (80010d8 <GPIO_init+0x13c>)
 8001004:	f002 f833 	bl	800306e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8001008:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800100c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800100e:	2301      	movs	r3, #1
 8001010:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101e:	1d3b      	adds	r3, r7, #4
 8001020:	4619      	mov	r1, r3
 8001022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001026:	f002 f822 	bl	800306e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 800102a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800102e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001030:	2301      	movs	r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	4619      	mov	r1, r3
 8001044:	4823      	ldr	r0, [pc, #140]	@ (80010d4 <GPIO_init+0x138>)
 8001046:	f002 f812 	bl	800306e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 800104a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800104e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001050:	2301      	movs	r3, #1
 8001052:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	4619      	mov	r1, r3
 8001064:	481c      	ldr	r0, [pc, #112]	@ (80010d8 <GPIO_init+0x13c>)
 8001066:	f002 f802 	bl	800306e <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 800106a:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 800106e:	2001      	movs	r0, #1
 8001070:	f7ff ff5e 	bl	8000f30 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8001074:	2301      	movs	r3, #1
 8001076:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8001078:	2300      	movs	r3, #0
 800107a:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 800107c:	2301      	movs	r3, #1
 800107e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001082:	2300      	movs	r3, #0
 8001084:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001088:	2302      	movs	r3, #2
 800108a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 800108e:	f107 031c 	add.w	r3, r7, #28
 8001092:	4618      	mov	r0, r3
 8001094:	f001 fdac 	bl	8002bf0 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8001098:	2201      	movs	r2, #1
 800109a:	2101      	movs	r1, #1
 800109c:	480d      	ldr	r0, [pc, #52]	@ (80010d4 <GPIO_init+0x138>)
 800109e:	f7ff fed8 	bl	8000e52 <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2101      	movs	r1, #1
 80010a6:	480b      	ldr	r0, [pc, #44]	@ (80010d4 <GPIO_init+0x138>)
 80010a8:	f7ff fe96 	bl	8000dd8 <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80010ac:	f7ff fdf2 	bl	8000c94 <__NVIC_GetPriorityGrouping>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fe42 	bl	8000d40 <NVIC_EncodePriority>
 80010bc:	4603      	mov	r3, r0
 80010be:	4619      	mov	r1, r3
 80010c0:	2006      	movs	r0, #6
 80010c2:	f7ff fe13 	bl	8000cec <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 80010c6:	2006      	movs	r0, #6
 80010c8:	f7ff fdf2 	bl	8000cb0 <__NVIC_EnableIRQ>
}
 80010cc:	bf00      	nop
 80010ce:	3728      	adds	r7, #40	@ 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	48000400 	.word	0x48000400
 80010d8:	48000800 	.word	0x48000800

080010dc <LED_GREEN>:


void LED_GREEN( int val )
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	if	( val )
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d005      	beq.n	80010f6 <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 80010ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010ee:	4806      	ldr	r0, [pc, #24]	@ (8001108 <LED_GREEN+0x2c>)
 80010f0:	f7ff ff01 	bl	8000ef6 <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}
 80010f4:	e004      	b.n	8001100 <LED_GREEN+0x24>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 80010f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010fa:	4803      	ldr	r0, [pc, #12]	@ (8001108 <LED_GREEN+0x2c>)
 80010fc:	f7ff ff09 	bl	8000f12 <LL_GPIO_ResetOutputPin>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	48000400 	.word	0x48000400

0800110c <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 8001110:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001114:	4805      	ldr	r0, [pc, #20]	@ (800112c <BLUE_BUTTON+0x20>)
 8001116:	f7ff fed9 	bl	8000ecc <LL_GPIO_IsInputPinSet>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	bf0c      	ite	eq
 8001120:	2301      	moveq	r3, #1
 8001122:	2300      	movne	r3, #0
 8001124:	b2db      	uxtb	r3, r3
}
 8001126:	4618      	mov	r0, r3
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	48000800 	.word	0x48000800

08001130 <__NVIC_SetPriorityGrouping>:
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001140:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <__NVIC_SetPriorityGrouping+0x44>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800114c:	4013      	ands	r3, r2
 800114e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001158:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800115c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001162:	4a04      	ldr	r2, [pc, #16]	@ (8001174 <__NVIC_SetPriorityGrouping+0x44>)
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	60d3      	str	r3, [r2, #12]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__NVIC_EnableIRQ>:
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	2b00      	cmp	r3, #0
 8001188:	db0b      	blt.n	80011a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	f003 021f 	and.w	r2, r3, #31
 8001190:	4907      	ldr	r1, [pc, #28]	@ (80011b0 <__NVIC_EnableIRQ+0x38>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	095b      	lsrs	r3, r3, #5
 8001198:	2001      	movs	r0, #1
 800119a:	fa00 f202 	lsl.w	r2, r0, r2
 800119e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000e100 	.word	0xe000e100

080011b4 <__NVIC_SetPriority>:
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	6039      	str	r1, [r7, #0]
 80011be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	db0a      	blt.n	80011de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	490c      	ldr	r1, [pc, #48]	@ (8001200 <__NVIC_SetPriority+0x4c>)
 80011ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d2:	0112      	lsls	r2, r2, #4
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	440b      	add	r3, r1
 80011d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80011dc:	e00a      	b.n	80011f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4908      	ldr	r1, [pc, #32]	@ (8001204 <__NVIC_SetPriority+0x50>)
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	3b04      	subs	r3, #4
 80011ec:	0112      	lsls	r2, r2, #4
 80011ee:	b2d2      	uxtb	r2, r2
 80011f0:	440b      	add	r3, r1
 80011f2:	761a      	strb	r2, [r3, #24]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000e100 	.word	0xe000e100
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <LL_RCC_LSE_Enable>:
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <LL_RCC_LSE_Enable+0x20>)
 800120e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001212:	4a05      	ldr	r2, [pc, #20]	@ (8001228 <LL_RCC_LSE_Enable+0x20>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000

0800122c <LL_RCC_LSE_IsReady>:
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8001230:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <LL_RCC_LSE_IsReady+0x24>)
 8001232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	2b02      	cmp	r3, #2
 800123c:	d101      	bne.n	8001242 <LL_RCC_LSE_IsReady+0x16>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <LL_RCC_LSE_IsReady+0x18>
 8001242:	2300      	movs	r3, #0
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000

08001254 <LL_RCC_MSI_EnablePLLMode>:
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8001258:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a04      	ldr	r2, [pc, #16]	@ (8001270 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000

08001274 <LL_RCC_SetRTCClockSource>:
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800127c:	4b07      	ldr	r3, [pc, #28]	@ (800129c <LL_RCC_SetRTCClockSource+0x28>)
 800127e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001282:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001286:	4905      	ldr	r1, [pc, #20]	@ (800129c <LL_RCC_SetRTCClockSource+0x28>)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4313      	orrs	r3, r2
 800128c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	40021000 	.word	0x40021000

080012a0 <LL_RCC_EnableRTC>:
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <LL_RCC_EnableRTC+0x20>)
 80012a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012aa:	4a05      	ldr	r2, [pc, #20]	@ (80012c0 <LL_RCC_EnableRTC+0x20>)
 80012ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000

080012c4 <LL_RCC_ForceBackupDomainReset>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <LL_RCC_ForceBackupDomainReset+0x20>)
 80012ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ce:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <LL_RCC_ForceBackupDomainReset+0x20>)
 80012d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	40021000 	.word	0x40021000

080012e8 <LL_RCC_ReleaseBackupDomainReset>:
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <LL_RCC_ReleaseBackupDomainReset+0x20>)
 80012ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012f2:	4a05      	ldr	r2, [pc, #20]	@ (8001308 <LL_RCC_ReleaseBackupDomainReset+0x20>)
 80012f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40021000 	.word	0x40021000

0800130c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001316:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001318:	4907      	ldr	r1, [pc, #28]	@ (8001338 <LL_APB1_GRP1_EnableClock+0x2c>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4313      	orrs	r3, r2
 800131e:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001322:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4013      	ands	r3, r2
 8001328:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	bf00      	nop
 800132e:	3714      	adds	r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40021000 	.word	0x40021000

0800133c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001344:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001346:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001348:	4907      	ldr	r1, [pc, #28]	@ (8001368 <LL_APB2_GRP1_EnableClock+0x2c>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001350:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001352:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4013      	ands	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135a:	68fb      	ldr	r3, [r7, #12]
}
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	40021000 	.word	0x40021000

0800136c <LL_FLASH_EnableRunPowerDown>:
  *         FLASH_PDKEYR PDKEY1        LL_FLASH_EnableRunPowerDown\n
  *         FLASH_PDKEYR PDKEY2        LL_FLASH_EnableRunPowerDown
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_EnableRunPowerDown(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* Following values must be written consecutively to unlock the RUN_PD bit in
     FLASH_ACR */
  WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY1);
 8001370:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <LL_FLASH_EnableRunPowerDown+0x28>)
 8001372:	4a09      	ldr	r2, [pc, #36]	@ (8001398 <LL_FLASH_EnableRunPowerDown+0x2c>)
 8001374:	605a      	str	r2, [r3, #4]
  WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY2);
 8001376:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <LL_FLASH_EnableRunPowerDown+0x28>)
 8001378:	4a08      	ldr	r2, [pc, #32]	@ (800139c <LL_FLASH_EnableRunPowerDown+0x30>)
 800137a:	605a      	str	r2, [r3, #4]
  SET_BIT(FLASH->ACR, FLASH_ACR_RUN_PD);
 800137c:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <LL_FLASH_EnableRunPowerDown+0x28>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a04      	ldr	r2, [pc, #16]	@ (8001394 <LL_FLASH_EnableRunPowerDown+0x28>)
 8001382:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40022000 	.word	0x40022000
 8001398:	04152637 	.word	0x04152637
 800139c:	fafbfcfd 	.word	0xfafbfcfd

080013a0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <LL_EXTI_EnableIT_0_31+0x20>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4904      	ldr	r1, [pc, #16]	@ (80013c0 <LL_EXTI_EnableIT_0_31+0x20>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	600b      	str	r3, [r1, #0]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	40010400 	.word	0x40010400

080013c4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80013cc:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80013ce:	689a      	ldr	r2, [r3, #8]
 80013d0:	4904      	ldr	r1, [pc, #16]	@ (80013e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	608b      	str	r3, [r1, #8]

}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	40010400 	.word	0x40010400

080013e8 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6153      	str	r3, [r2, #20]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40010400 	.word	0x40010400

08001408 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <LL_LPM_EnableSleep+0x1c>)
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <LL_LPM_EnableSleep+0x1c>)
 8001412:	f023 0304 	bic.w	r3, r3, #4
 8001416:	6113      	str	r3, [r2, #16]
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <LL_LPM_EnableDeepSleep>:
  * @brief  Processor uses deep sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800142c:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <LL_LPM_EnableDeepSleep+0x1c>)
 800142e:	691b      	ldr	r3, [r3, #16]
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <LL_LPM_EnableDeepSleep+0x1c>)
 8001432:	f043 0304 	orr.w	r3, r3, #4
 8001436:	6113      	str	r3, [r2, #16]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <LL_PWR_EnableBkUpAccess+0x1c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a04      	ldr	r2, [pc, #16]	@ (8001464 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001452:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40007000 	.word	0x40007000

08001468 <LL_PWR_SetPowerMode>:
  *         @arg @ref LL_PWR_MODE_STANDBY
  *         @arg @ref LL_PWR_MODE_SHUTDOWN
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <LL_PWR_SetPowerMode+0x24>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f023 0207 	bic.w	r2, r3, #7
 8001478:	4904      	ldr	r1, [pc, #16]	@ (800148c <LL_PWR_SetPowerMode+0x24>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4313      	orrs	r3, r2
 800147e:	600b      	str	r3, [r1, #0]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	40007000 	.word	0x40007000

08001490 <LL_PWR_EnableInternWU>:
  * @brief  Enable Internal Wake-up line
  * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableInternWU(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <LL_PWR_EnableInternWU+0x1c>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <LL_PWR_EnableInternWU+0x1c>)
 800149a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800149e:	6093      	str	r3, [r2, #8]
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40007000 	.word	0x40007000

080014b0 <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_LL_INIT_MASK);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f04f 32ff 	mov.w	r2, #4294967295
 80014be:	60da      	str	r2, [r3, #12]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80014da:	60da      	str	r2, [r3, #12]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	041b      	lsls	r3, r3, #16
 80014fe:	431a      	orrs	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	611a      	str	r2, [r3, #16]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001522:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	431a      	orrs	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	611a      	str	r2, [r3, #16]
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <LL_RTC_EnableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	22ff      	movs	r2, #255	@ 0xff
 8001546:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <LL_RTC_DisableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	22ca      	movs	r2, #202	@ 0xca
 8001560:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2253      	movs	r2, #83	@ 0x53
 8001566:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_RTC_WAKEUP_Enable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Enable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTE);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	609a      	str	r2, [r3, #8]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <LL_RTC_WAKEUP_Disable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Disable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	609a      	str	r2, [r3, #8]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f023 0207 	bic.w	r2, r3, #7
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	431a      	orrs	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	609a      	str	r2, [r3, #8]
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <LL_RTC_WAKEUP_SetAutoReload>:
  * @param  RTCx RTC Instance
  * @param  Value Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	695b      	ldr	r3, [r3, #20]
 80015e8:	0c1b      	lsrs	r3, r3, #16
 80015ea:	041b      	lsls	r3, r3, #16
 80015ec:	683a      	ldr	r2, [r7, #0]
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	615a      	str	r2, [r3, #20]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8001600:	b480      	push	{r7}
 8001602:	b087      	sub	sp, #28
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	3350      	adds	r3, #80	@ 0x50
 8001614:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	4413      	add	r3, r2
 800161e:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	601a      	str	r2, [r3, #0]
}
 8001626:	bf00      	nop
 8001628:	371c      	adds	r7, #28
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8001632:	b480      	push	{r7}
 8001634:	b085      	sub	sp, #20
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3350      	adds	r3, #80	@ 0x50
 8001644:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	4413      	add	r3, r2
 800164e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_RTC_ClearFlag_WUT>:
  * @rmtoll ISR          WUTF          LL_RTC_ClearFlag_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_WUTF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	f463 6290 	orn	r2, r3, #1152	@ 0x480
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	60da      	str	r2, [r3, #12]
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <LL_RTC_IsActiveFlag_WUTW>:
  * @rmtoll ISR          WUTWF         LL_RTC_IsActiveFlag_WUTW
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_WUTWF) == (RTC_ISR_WUTWF));
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf0c      	ite	eq
 8001696:	2301      	moveq	r3, #1
 8001698:	2300      	movne	r3, #0
 800169a:	b2db      	uxtb	r3, r3
}
 800169c:	4618      	mov	r0, r3
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <LL_RTC_EnableIT_WUT>:
  * @rmtoll RTC_CR          WUTIE         LL_RTC_EnableIT_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	609a      	str	r2, [r3, #8]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <Delay_ms>:
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f002 fb8b 	bl	8003dec <LL_mDelay>
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <RTC_wakeup_init>:
volatile int expe = 1; //nb expérience


// RTC/wakeup timer
static void RTC_wakeup_init( int delay )
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection( RTC );
 80016e8:	4812      	ldr	r0, [pc, #72]	@ (8001734 <RTC_wakeup_init+0x54>)
 80016ea:	f7ff ff33 	bl	8001554 <LL_RTC_DisableWriteProtection>
	LL_RTC_WAKEUP_Disable( RTC );
 80016ee:	4811      	ldr	r0, [pc, #68]	@ (8001734 <RTC_wakeup_init+0x54>)
 80016f0:	f7ff ff50 	bl	8001594 <LL_RTC_WAKEUP_Disable>
	while	( !LL_RTC_IsActiveFlag_WUTW( RTC ) )
 80016f4:	bf00      	nop
 80016f6:	480f      	ldr	r0, [pc, #60]	@ (8001734 <RTC_wakeup_init+0x54>)
 80016f8:	f7ff ffc3 	bl	8001682 <LL_RTC_IsActiveFlag_WUTW>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0f9      	beq.n	80016f6 <RTC_wakeup_init+0x16>
		{ }
	// Pour connecter le timer a l'horloge 1Hz de la RTC
	LL_RTC_WAKEUP_SetClock( RTC, LL_RTC_WAKEUPCLOCK_CKSPRE );
 8001702:	2104      	movs	r1, #4
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <RTC_wakeup_init+0x54>)
 8001706:	f7ff ff55 	bl	80015b4 <LL_RTC_WAKEUP_SetClock>
	// Fixer la duree de temporisation
	LL_RTC_WAKEUP_SetAutoReload( RTC, delay );	// 16 bits
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4619      	mov	r1, r3
 800170e:	4809      	ldr	r0, [pc, #36]	@ (8001734 <RTC_wakeup_init+0x54>)
 8001710:	f7ff ff63 	bl	80015da <LL_RTC_WAKEUP_SetAutoReload>
	LL_RTC_ClearFlag_WUT(RTC);
 8001714:	4807      	ldr	r0, [pc, #28]	@ (8001734 <RTC_wakeup_init+0x54>)
 8001716:	f7ff ffa3 	bl	8001660 <LL_RTC_ClearFlag_WUT>
	LL_RTC_EnableIT_WUT(RTC);
 800171a:	4806      	ldr	r0, [pc, #24]	@ (8001734 <RTC_wakeup_init+0x54>)
 800171c:	f7ff ffc4 	bl	80016a8 <LL_RTC_EnableIT_WUT>
	LL_RTC_WAKEUP_Enable(RTC);
 8001720:	4804      	ldr	r0, [pc, #16]	@ (8001734 <RTC_wakeup_init+0x54>)
 8001722:	f7ff ff27 	bl	8001574 <LL_RTC_WAKEUP_Enable>
	LL_RTC_EnableWriteProtection(RTC);
 8001726:	4803      	ldr	r0, [pc, #12]	@ (8001734 <RTC_wakeup_init+0x54>)
 8001728:	f7ff ff07 	bl	800153a <LL_RTC_EnableWriteProtection>
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40002800 	.word	0x40002800

08001738 <RTC_wakeup_init_from_standby_or_shutdown>:

// modes STANDBY/SHUTDOWN,  MPU enable sur reset NVIC disable donc sur IT externe
// Active la ligne de reveil pour les modes Standby et Shutdown
void RTC_wakeup_init_from_standby_or_shutdown( int delay )
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff ffcd 	bl	80016e0 <RTC_wakeup_init>
	// enable the Internal Wake-up line
	LL_PWR_EnableInternWU();	// ceci ne concerne que Standby et Shutdown, pas STOPx
 8001746:	f7ff fea3 	bl	8001490 <LL_PWR_EnableInternWU>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <RTC_wakeup_init_from_stop>:
// Dans le cas des modes STOPx, le MPU sera reveille par interruption
// le module EXTI et une partie du NVIC sont encore alimentes
// le contenu de la RAM et des registres étant préservé, le MPU
// reprend l'execution après l'instruction WFI
void RTC_wakeup_init_from_stop( int delay )
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ffc0 	bl	80016e0 <RTC_wakeup_init>
	// valider l'interrupt par la ligne 20 du module EXTI, qui est réservée au wakeup timer
	LL_EXTI_EnableIT_0_31( LL_EXTI_LINE_20 );
 8001760:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001764:	f7ff fe1c 	bl	80013a0 <LL_EXTI_EnableIT_0_31>
	LL_EXTI_EnableRisingTrig_0_31( LL_EXTI_LINE_20 );
 8001768:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800176c:	f7ff fe2a 	bl	80013c4 <LL_EXTI_EnableRisingTrig_0_31>
	// valider l'interrupt chez NVIC
	NVIC_SetPriority( RTC_WKUP_IRQn, 1 );
 8001770:	2101      	movs	r1, #1
 8001772:	2003      	movs	r0, #3
 8001774:	f7ff fd1e 	bl	80011b4 <__NVIC_SetPriority>
	NVIC_EnableIRQ( RTC_WKUP_IRQn );
 8001778:	2003      	movs	r0, #3
 800177a:	f7ff fcfd 	bl	8001178 <__NVIC_EnableIRQ>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <main>:
uint8_t channel_nb = 60; //n° du canal radio utilisé (//channel 60 --> 2460 MHz)
uint8_t adr_data_pipe_used = 1; //numéro du data pipe utilisé pour la transmission (de 0 à 5)


int main(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800178c:	2001      	movs	r0, #1
 800178e:	f7ff fdd5 	bl	800133c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001792:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8001796:	f7ff fdb9 	bl	800130c <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800179a:	2003      	movs	r0, #3
 800179c:	f7ff fcc8 	bl	8001130 <__NVIC_SetPriorityGrouping>
  LL_PWR_EnableBkUpAccess(); // droit Write
 80017a0:	f7ff fe52 	bl	8001448 <LL_PWR_EnableBkUpAccess>

  if (LL_RCC_LSE_IsReady() == 1) { // hot start
 80017a4:	f7ff fd42 	bl	800122c <LL_RCC_LSE_IsReady>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d106      	bne.n	80017bc <main+0x34>
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 80017ae:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80017b2:	f7ff fd5f 	bl	8001274 <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 80017b6:	f7ff fd73 	bl	80012a0 <LL_RCC_EnableRTC>
 80017ba:	e025      	b.n	8001808 <main+0x80>
  }
  else // cold start
  {
	  LL_RCC_ForceBackupDomainReset();
 80017bc:	f7ff fd82 	bl	80012c4 <LL_RCC_ForceBackupDomainReset>
	  LL_RCC_ReleaseBackupDomainReset();
 80017c0:	f7ff fd92 	bl	80012e8 <LL_RCC_ReleaseBackupDomainReset>
	  LL_RCC_LSE_Enable();
 80017c4:	f7ff fd20 	bl	8001208 <LL_RCC_LSE_Enable>
	  while (!LL_RCC_LSE_IsReady()) {
 80017c8:	bf00      	nop
 80017ca:	f7ff fd2f 	bl	800122c <LL_RCC_LSE_IsReady>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0fa      	beq.n	80017ca <main+0x42>
	  }
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 80017d4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80017d8:	f7ff fd4c 	bl	8001274 <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 80017dc:	f7ff fd60 	bl	80012a0 <LL_RCC_EnableRTC>
	  LL_RTC_DisableWriteProtection(RTC);
 80017e0:	48a8      	ldr	r0, [pc, #672]	@ (8001a84 <main+0x2fc>)
 80017e2:	f7ff feb7 	bl	8001554 <LL_RTC_DisableWriteProtection>
	  LL_RTC_EnableInitMode(RTC);
 80017e6:	48a7      	ldr	r0, [pc, #668]	@ (8001a84 <main+0x2fc>)
 80017e8:	f7ff fe62 	bl	80014b0 <LL_RTC_EnableInitMode>
	  LL_RTC_SetAsynchPrescaler(RTC,0x7F); //div 128
 80017ec:	217f      	movs	r1, #127	@ 0x7f
 80017ee:	48a5      	ldr	r0, [pc, #660]	@ (8001a84 <main+0x2fc>)
 80017f0:	f7ff fe7a 	bl	80014e8 <LL_RTC_SetAsynchPrescaler>
	  LL_RTC_SetSynchPrescaler(RTC,0xFF); //div 256
 80017f4:	21ff      	movs	r1, #255	@ 0xff
 80017f6:	48a3      	ldr	r0, [pc, #652]	@ (8001a84 <main+0x2fc>)
 80017f8:	f7ff fe8a 	bl	8001510 <LL_RTC_SetSynchPrescaler>
	  LL_RTC_DisableInitMode(RTC);
 80017fc:	48a1      	ldr	r0, [pc, #644]	@ (8001a84 <main+0x2fc>)
 80017fe:	f7ff fe65 	bl	80014cc <LL_RTC_DisableInitMode>
	  LL_RTC_EnableWriteProtection(RTC);
 8001802:	48a0      	ldr	r0, [pc, #640]	@ (8001a84 <main+0x2fc>)
 8001804:	f7ff fe99 	bl	800153a <LL_RTC_EnableWriteProtection>
  }
  // config GPIO
  GPIO_init();
 8001808:	f7ff fbc8 	bl	8000f9c <GPIO_init>
  //config bus SPI1
  SPI1_Init();
 800180c:	f000 fe32 	bl	8002474 <SPI1_Init>

  USART2_Init();
 8001810:	f000 ffcc 	bl	80027ac <USART2_Init>

  // Incrémente le numéro de l'expérience
  expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 8001814:	2100      	movs	r1, #0
 8001816:	489b      	ldr	r0, [pc, #620]	@ (8001a84 <main+0x2fc>)
 8001818:	f7ff ff0b 	bl	8001632 <LL_RTC_BAK_GetRegister>
 800181c:	4603      	mov	r3, r0
 800181e:	461a      	mov	r2, r3
 8001820:	4b99      	ldr	r3, [pc, #612]	@ (8001a88 <main+0x300>)
 8001822:	601a      	str	r2, [r3, #0]

  if (expe == 0){
 8001824:	4b98      	ldr	r3, [pc, #608]	@ (8001a88 <main+0x300>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d102      	bne.n	8001832 <main+0xaa>
	  expe = 1;
 800182c:	4b96      	ldr	r3, [pc, #600]	@ (8001a88 <main+0x300>)
 800182e:	2201      	movs	r2, #1
 8001830:	601a      	str	r2, [r3, #0]
  }

  if (BLUE_BUTTON() )
 8001832:	f7ff fc6b 	bl	800110c <BLUE_BUTTON>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d012      	beq.n	8001862 <main+0xda>
    {
    	if (expe == 8){
 800183c:	4b92      	ldr	r3, [pc, #584]	@ (8001a88 <main+0x300>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b08      	cmp	r3, #8
 8001842:	d103      	bne.n	800184c <main+0xc4>
    		expe = 1;
 8001844:	4b90      	ldr	r3, [pc, #576]	@ (8001a88 <main+0x300>)
 8001846:	2201      	movs	r2, #1
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	e004      	b.n	8001856 <main+0xce>
    	} else {
    		expe += 1;
 800184c:	4b8e      	ldr	r3, [pc, #568]	@ (8001a88 <main+0x300>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	4a8d      	ldr	r2, [pc, #564]	@ (8001a88 <main+0x300>)
 8001854:	6013      	str	r3, [r2, #0]
    	}
  	  blue_mode = 0;
 8001856:	4b8d      	ldr	r3, [pc, #564]	@ (8001a8c <main+0x304>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
  	  old_blue = 0;
 800185c:	4b8c      	ldr	r3, [pc, #560]	@ (8001a90 <main+0x308>)
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
    }

    while (BLUE_BUTTON()){}
 8001862:	bf00      	nop
 8001864:	f7ff fc52 	bl	800110c <BLUE_BUTTON>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1fa      	bne.n	8001864 <main+0xdc>
    LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 800186e:	4b86      	ldr	r3, [pc, #536]	@ (8001a88 <main+0x300>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	461a      	mov	r2, r3
 8001874:	2100      	movs	r1, #0
 8001876:	4883      	ldr	r0, [pc, #524]	@ (8001a84 <main+0x2fc>)
 8001878:	f7ff fec2 	bl	8001600 <LL_RTC_BAK_SetRegister>


    // config clock tree
    if (expe == 1){
 800187c:	4b82      	ldr	r3, [pc, #520]	@ (8001a88 <main+0x300>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d102      	bne.n	800188a <main+0x102>
	  SystemClock_Config_80M();
 8001884:	f7ff f912 	bl	8000aac <SystemClock_Config_80M>
 8001888:	e016      	b.n	80018b8 <main+0x130>
    } else if (expe == 2) {
 800188a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a88 <main+0x300>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d102      	bne.n	8001898 <main+0x110>
    	SystemClock_2();
 8001892:	f7ff f965 	bl	8000b60 <SystemClock_2>
 8001896:	e00f      	b.n	80018b8 <main+0x130>
    } else if (expe == 3) {
 8001898:	4b7b      	ldr	r3, [pc, #492]	@ (8001a88 <main+0x300>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d102      	bne.n	80018a6 <main+0x11e>
    	SystemClock_3();
 80018a0:	f7ff f982 	bl	8000ba8 <SystemClock_3>
 80018a4:	e008      	b.n	80018b8 <main+0x130>
    }else if (expe == 4) {
 80018a6:	4b78      	ldr	r3, [pc, #480]	@ (8001a88 <main+0x300>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d102      	bne.n	80018b4 <main+0x12c>
    	SystemClock_4();
 80018ae:	f7ff f99f 	bl	8000bf0 <SystemClock_4>
 80018b2:	e001      	b.n	80018b8 <main+0x130>
    } else {
    	SystemClock_5_6_7_8();
 80018b4:	f7ff f9c0 	bl	8000c38 <SystemClock_5_6_7_8>
    }

    // Config du Systick with IT
    mySystick( SystemCoreClock / 100);
 80018b8:	4b76      	ldr	r3, [pc, #472]	@ (8001a94 <main+0x30c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a76      	ldr	r2, [pc, #472]	@ (8001a98 <main+0x310>)
 80018be:	fba2 2303 	umull	r2, r3, r2, r3
 80018c2:	095b      	lsrs	r3, r3, #5
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff f92b 	bl	8000b20 <mySystick>


   	//config transceiver / mode PTX
    Init_Transceiver();
 80018ca:	f7fe fd65 	bl	8000398 <Init_Transceiver>
    Config_RF_channel(channel_nb,nRF24_DR_250kbps,nRF24_TXPWR_6dBm);
 80018ce:	4b73      	ldr	r3, [pc, #460]	@ (8001a9c <main+0x314>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2204      	movs	r2, #4
 80018d4:	2120      	movs	r1, #32
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fd82 	bl	80003e0 <Config_RF_channel>
    Config_CRC(CRC_Field_On, CRC_Field_1byte);
 80018dc:	2100      	movs	r1, #0
 80018de:	2001      	movs	r0, #1
 80018e0:	f7fe fd97 	bl	8000412 <Config_CRC>
    //Adresse sur 5 bits. Transmission sur le data pipe adr_data_pipe_used.
    Config_PTX_adress(5,Default_pipe_address,adr_data_pipe_used,nRF24_AA_ON);
 80018e4:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <main+0x318>)
 80018e6:	781a      	ldrb	r2, [r3, #0]
 80018e8:	2301      	movs	r3, #1
 80018ea:	2100      	movs	r1, #0
 80018ec:	2005      	movs	r0, #5
 80018ee:	f7fe fdad 	bl	800044c <Config_PTX_adress>
    Config_ESB_Protocol(nRF24_ARD_1000us,10);
 80018f2:	210a      	movs	r1, #10
 80018f4:	2003      	movs	r0, #3
 80018f6:	f7fe fedb 	bl	80006b0 <Config_ESB_Protocol>
    //on sort du mode power down si on est dans les expériences  1, 2, 3 ou 4
    if (expe < 5){
 80018fa:	4b63      	ldr	r3, [pc, #396]	@ (8001a88 <main+0x300>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b04      	cmp	r3, #4
 8001900:	dc06      	bgt.n	8001910 <main+0x188>
    	nRF24_SetPowerMode(nRF24_PWR_UP);
 8001902:	2002      	movs	r0, #2
 8001904:	f000 fb96 	bl	8002034 <nRF24_SetPowerMode>
    	Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down).
 8001908:	2002      	movs	r0, #2
 800190a:	f7ff fedd 	bl	80016c8 <Delay_ms>
 800190e:	e005      	b.n	800191c <main+0x194>
    }
    else{
    	nRF24_SetPowerMode(nRF24_PWR_DOWN);
 8001910:	2000      	movs	r0, #0
 8001912:	f000 fb8f 	bl	8002034 <nRF24_SetPowerMode>
    	Delay_ms(2);
 8001916:	2002      	movs	r0, #2
 8001918:	f7ff fed6 	bl	80016c8 <Delay_ms>
    }

    //Entrée en mode TX
    nRF24_SetOperationalMode(nRF24_MODE_TX);
 800191c:	2000      	movs	r0, #0
 800191e:	f000 fba8 	bl	8002072 <nRF24_SetOperationalMode>
    StopListen();
 8001922:	f7fe fee9 	bl	80006f8 <StopListen>


  while (1)
  {
	  if (blue_mode == 1){
 8001926:	4b59      	ldr	r3, [pc, #356]	@ (8001a8c <main+0x304>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b01      	cmp	r3, #1
 800192c:	f040 80a0 	bne.w	8001a70 <main+0x2e8>
		  switch (expe) {
 8001930:	4b55      	ldr	r3, [pc, #340]	@ (8001a88 <main+0x300>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3b01      	subs	r3, #1
 8001936:	2b07      	cmp	r3, #7
 8001938:	f200 8096 	bhi.w	8001a68 <main+0x2e0>
 800193c:	a201      	add	r2, pc, #4	@ (adr r2, 8001944 <main+0x1bc>)
 800193e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001942:	bf00      	nop
 8001944:	08001965 	.word	0x08001965
 8001948:	08001971 	.word	0x08001971
 800194c:	08001981 	.word	0x08001981
 8001950:	08001991 	.word	0x08001991
 8001954:	080019a1 	.word	0x080019a1
 8001958:	080019d3 	.word	0x080019d3
 800195c:	08001a05 	.word	0x08001a05
 8001960:	08001a37 	.word	0x08001a37
		      case 1:
		          LL_LPM_EnableSleep();
 8001964:	f7ff fd50 	bl	8001408 <LL_LPM_EnableSleep>
		          __WFI();
 8001968:	bf30      	wfi
		          break;
 800196a:	e089      	b.n	8001a80 <main+0x2f8>

		      case 2:
		          while (LL_RCC_LSE_IsReady() != 1) {
		              LL_RCC_LSE_Enable();
 800196c:	f7ff fc4c 	bl	8001208 <LL_RCC_LSE_Enable>
		          while (LL_RCC_LSE_IsReady() != 1) {
 8001970:	f7ff fc5c 	bl	800122c <LL_RCC_LSE_IsReady>
 8001974:	4603      	mov	r3, r0
 8001976:	2b01      	cmp	r3, #1
 8001978:	d1f8      	bne.n	800196c <main+0x1e4>
		          }
		          LL_RCC_MSI_EnablePLLMode();
 800197a:	f7ff fc6b 	bl	8001254 <LL_RCC_MSI_EnablePLLMode>
		          break;
 800197e:	e07f      	b.n	8001a80 <main+0x2f8>

		      case 3:
		          LL_LPM_EnableSleep();
 8001980:	f7ff fd42 	bl	8001408 <LL_LPM_EnableSleep>
		          __WFI();
 8001984:	bf30      	wfi
		          SystemClock_3();
 8001986:	f7ff f90f 	bl	8000ba8 <SystemClock_3>
		          break;
 800198a:	e079      	b.n	8001a80 <main+0x2f8>

		      case 4:
		          while (LL_RCC_LSE_IsReady() != 1) {
		              LL_RCC_LSE_Enable();
 800198c:	f7ff fc3c 	bl	8001208 <LL_RCC_LSE_Enable>
		          while (LL_RCC_LSE_IsReady() != 1) {
 8001990:	f7ff fc4c 	bl	800122c <LL_RCC_LSE_IsReady>
 8001994:	4603      	mov	r3, r0
 8001996:	2b01      	cmp	r3, #1
 8001998:	d1f8      	bne.n	800198c <main+0x204>
		          }
		          LL_RCC_MSI_EnablePLLMode();
 800199a:	f7ff fc5b 	bl	8001254 <LL_RCC_MSI_EnablePLLMode>
		          break;
 800199e:	e06f      	b.n	8001a80 <main+0x2f8>

		      case 5:
		          RTC_wakeup_init_from_stop(7);
 80019a0:	2007      	movs	r0, #7
 80019a2:	f7ff fed6 	bl	8001752 <RTC_wakeup_init_from_stop>
		          LL_SPI_DeInit(SPI1);
 80019a6:	483f      	ldr	r0, [pc, #252]	@ (8001aa4 <main+0x31c>)
 80019a8:	f002 f806 	bl	80039b8 <LL_SPI_DeInit>
		          LL_USART_DeInit(USART2);
 80019ac:	483e      	ldr	r0, [pc, #248]	@ (8001aa8 <main+0x320>)
 80019ae:	f002 f949 	bl	8003c44 <LL_USART_DeInit>
		          LL_FLASH_EnableRunPowerDown();
 80019b2:	f7ff fcdb 	bl	800136c <LL_FLASH_EnableRunPowerDown>
		          //LL_RCC_MSI_DisablePLLMode();
		          LL_PWR_SetPowerMode(LL_PWR_MODE_STOP0);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f7ff fd56 	bl	8001468 <LL_PWR_SetPowerMode>
		          LL_LPM_EnableDeepSleep();
 80019bc:	f7ff fd34 	bl	8001428 <LL_LPM_EnableDeepSleep>
		          __WFI();
 80019c0:	bf30      	wfi
		          blue_mode = 0;
 80019c2:	4b32      	ldr	r3, [pc, #200]	@ (8001a8c <main+0x304>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
		          SPI1_Init();
 80019c8:	f000 fd54 	bl	8002474 <SPI1_Init>
		          USART2_Init();
 80019cc:	f000 feee 	bl	80027ac <USART2_Init>
		          break;
 80019d0:	e056      	b.n	8001a80 <main+0x2f8>

		      case 6:
		    	  RTC_wakeup_init_from_stop(7);
 80019d2:	2007      	movs	r0, #7
 80019d4:	f7ff febd 	bl	8001752 <RTC_wakeup_init_from_stop>
				  LL_SPI_DeInit(SPI1);
 80019d8:	4832      	ldr	r0, [pc, #200]	@ (8001aa4 <main+0x31c>)
 80019da:	f001 ffed 	bl	80039b8 <LL_SPI_DeInit>
				  LL_USART_DeInit(USART2);
 80019de:	4832      	ldr	r0, [pc, #200]	@ (8001aa8 <main+0x320>)
 80019e0:	f002 f930 	bl	8003c44 <LL_USART_DeInit>
				  LL_FLASH_EnableRunPowerDown();
 80019e4:	f7ff fcc2 	bl	800136c <LL_FLASH_EnableRunPowerDown>
				  //LL_RCC_MSI_DisablePLLMode();
				  LL_PWR_SetPowerMode(LL_PWR_MODE_STOP1);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7ff fd3d 	bl	8001468 <LL_PWR_SetPowerMode>
				  LL_LPM_EnableDeepSleep();
 80019ee:	f7ff fd1b 	bl	8001428 <LL_LPM_EnableDeepSleep>
				  __WFI();
 80019f2:	bf30      	wfi
				  blue_mode = 0;
 80019f4:	4b25      	ldr	r3, [pc, #148]	@ (8001a8c <main+0x304>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
				  SPI1_Init();
 80019fa:	f000 fd3b 	bl	8002474 <SPI1_Init>
				  USART2_Init();
 80019fe:	f000 fed5 	bl	80027ac <USART2_Init>
		          break;
 8001a02:	e03d      	b.n	8001a80 <main+0x2f8>

		      case 7:
		          RTC_wakeup_init_from_stop(7);
 8001a04:	2007      	movs	r0, #7
 8001a06:	f7ff fea4 	bl	8001752 <RTC_wakeup_init_from_stop>
		          LL_SPI_DeInit(SPI1);
 8001a0a:	4826      	ldr	r0, [pc, #152]	@ (8001aa4 <main+0x31c>)
 8001a0c:	f001 ffd4 	bl	80039b8 <LL_SPI_DeInit>
				  LL_USART_DeInit(USART2);
 8001a10:	4825      	ldr	r0, [pc, #148]	@ (8001aa8 <main+0x320>)
 8001a12:	f002 f917 	bl	8003c44 <LL_USART_DeInit>

		          LL_FLASH_EnableRunPowerDown();
 8001a16:	f7ff fca9 	bl	800136c <LL_FLASH_EnableRunPowerDown>
		          LL_PWR_SetPowerMode(LL_PWR_MODE_STOP2);
 8001a1a:	2002      	movs	r0, #2
 8001a1c:	f7ff fd24 	bl	8001468 <LL_PWR_SetPowerMode>
		          LL_LPM_EnableDeepSleep();
 8001a20:	f7ff fd02 	bl	8001428 <LL_LPM_EnableDeepSleep>
		          __WFI();
 8001a24:	bf30      	wfi
		          blue_mode = 0;
 8001a26:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <main+0x304>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
		          SPI1_Init();
 8001a2c:	f000 fd22 	bl	8002474 <SPI1_Init>
		          USART2_Init();
 8001a30:	f000 febc 	bl	80027ac <USART2_Init>
		          break;
 8001a34:	e024      	b.n	8001a80 <main+0x2f8>

		      case 8:
		          RTC_wakeup_init_from_standby_or_shutdown(7);
 8001a36:	2007      	movs	r0, #7
 8001a38:	f7ff fe7e 	bl	8001738 <RTC_wakeup_init_from_standby_or_shutdown>
		          LL_SPI_DeInit(SPI1);
 8001a3c:	4819      	ldr	r0, [pc, #100]	@ (8001aa4 <main+0x31c>)
 8001a3e:	f001 ffbb 	bl	80039b8 <LL_SPI_DeInit>
				  LL_USART_DeInit(USART2);
 8001a42:	4819      	ldr	r0, [pc, #100]	@ (8001aa8 <main+0x320>)
 8001a44:	f002 f8fe 	bl	8003c44 <LL_USART_DeInit>
				  LL_FLASH_EnableRunPowerDown();
 8001a48:	f7ff fc90 	bl	800136c <LL_FLASH_EnableRunPowerDown>
		          LL_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001a4c:	2004      	movs	r0, #4
 8001a4e:	f7ff fd0b 	bl	8001468 <LL_PWR_SetPowerMode>

		          LL_LPM_EnableDeepSleep();
 8001a52:	f7ff fce9 	bl	8001428 <LL_LPM_EnableDeepSleep>
		          __WFI();
 8001a56:	bf30      	wfi
		          blue_mode = 0;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <main+0x304>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
		          SPI1_Init();
 8001a5e:	f000 fd09 	bl	8002474 <SPI1_Init>
		          USART2_Init();
 8001a62:	f000 fea3 	bl	80027ac <USART2_Init>
		          break;
 8001a66:	e00b      	b.n	8001a80 <main+0x2f8>

		      default:
				  LL_LPM_EnableSleep();
 8001a68:	f7ff fcce 	bl	8001408 <LL_LPM_EnableSleep>
				  __WFI();
 8001a6c:	bf30      	wfi
		          break;
 8001a6e:	e007      	b.n	8001a80 <main+0x2f8>
		  }
	  }
	  else if (expe > 4){
 8001a70:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <main+0x300>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	f77f af56 	ble.w	8001926 <main+0x19e>
			LL_LPM_EnableSleep();
 8001a7a:	f7ff fcc5 	bl	8001408 <LL_LPM_EnableSleep>
			__WFI();
 8001a7e:	bf30      	wfi
	  if (blue_mode == 1){
 8001a80:	e751      	b.n	8001926 <main+0x19e>
 8001a82:	bf00      	nop
 8001a84:	40002800 	.word	0x40002800
 8001a88:	20000028 	.word	0x20000028
 8001a8c:	200000b0 	.word	0x200000b0
 8001a90:	200000b4 	.word	0x200000b4
 8001a94:	20000038 	.word	0x20000038
 8001a98:	51eb851f 	.word	0x51eb851f
 8001a9c:	20000034 	.word	0x20000034
 8001aa0:	20000035 	.word	0x20000035
 8001aa4:	40013000 	.word	0x40013000
 8001aa8:	40004400 	.word	0x40004400

08001aac <SysTick_Handler>:



// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
void SysTick_Handler()
{
 8001aac:	b5b0      	push	{r4, r5, r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
	unsigned int subticks;
	ticks += 1;
 8001ab2:	4b4d      	ldr	r3, [pc, #308]	@ (8001be8 <SysTick_Handler+0x13c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	4a4b      	ldr	r2, [pc, #300]	@ (8001be8 <SysTick_Handler+0x13c>)
 8001aba:	6013      	str	r3, [r2, #0]
	int position = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
	//scrutation bouton bleu
	//passage au blue mode
	if	( BLUE_BUTTON() )
 8001ac0:	f7ff fb24 	bl	800110c <BLUE_BUTTON>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00a      	beq.n	8001ae0 <SysTick_Handler+0x34>
	{
		if	( old_blue == 0 )
 8001aca:	4b48      	ldr	r3, [pc, #288]	@ (8001bec <SysTick_Handler+0x140>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <SysTick_Handler+0x3a>
		{
			blue_mode = 1;
 8001ad2:	4b47      	ldr	r3, [pc, #284]	@ (8001bf0 <SysTick_Handler+0x144>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	601a      	str	r2, [r3, #0]
		    old_blue = 1;
 8001ad8:	4b44      	ldr	r3, [pc, #272]	@ (8001bec <SysTick_Handler+0x140>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	e002      	b.n	8001ae6 <SysTick_Handler+0x3a>
		}
	}
	else
	{
		old_blue = 0;
 8001ae0:	4b42      	ldr	r3, [pc, #264]	@ (8001bec <SysTick_Handler+0x140>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
	}

	//gestion de l'allumage de la LED
	subticks = ticks % 200;
 8001ae6:	4b40      	ldr	r3, [pc, #256]	@ (8001be8 <SysTick_Handler+0x13c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a42      	ldr	r2, [pc, #264]	@ (8001bf4 <SysTick_Handler+0x148>)
 8001aec:	fba2 1203 	umull	r1, r2, r2, r3
 8001af0:	0992      	lsrs	r2, r2, #6
 8001af2:	21c8      	movs	r1, #200	@ 0xc8
 8001af4:	fb01 f202 	mul.w	r2, r1, r2
 8001af8:	1a9b      	subs	r3, r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
	if	( subticks == 0 ){
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d167      	bne.n	8001bd2 <SysTick_Handler+0x126>
		LED_GREEN(1);
 8001b02:	2001      	movs	r0, #1
 8001b04:	f7ff faea 	bl	80010dc <LED_GREEN>
		//if (expe < 4 ){
			//on rentre du mode power up
		//	nRF24_SetPowerMode(nRF24_PWR_UP);
		//	Delay_ms(2); //Attente de 2 ms car 1.5 ms pour la sortie du mode power down)
		//}
		nRF24_SetPowerMode(nRF24_PWR_UP);
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f000 fa93 	bl	8002034 <nRF24_SetPowerMode>
		Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down).
 8001b0e:	2002      	movs	r0, #2
 8001b10:	f7ff fdda 	bl	80016c8 <Delay_ms>

		//Construction du message à transmettre
		memset(Message, ' ', TAILLE_MESSAGE); // Initialiser à espaces sur les 32 octets
 8001b14:	2220      	movs	r2, #32
 8001b16:	2120      	movs	r1, #32
 8001b18:	4837      	ldr	r0, [pc, #220]	@ (8001bf8 <SysTick_Handler+0x14c>)
 8001b1a:	f002 f9c1 	bl	8003ea0 <memset>

		//Ajout de l'entête : les noms de binôme
		memcpy(&Message[position], entete_message, strlen(entete_message));
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	4a35      	ldr	r2, [pc, #212]	@ (8001bf8 <SysTick_Handler+0x14c>)
 8001b22:	189c      	adds	r4, r3, r2
 8001b24:	4b35      	ldr	r3, [pc, #212]	@ (8001bfc <SysTick_Handler+0x150>)
 8001b26:	681d      	ldr	r5, [r3, #0]
 8001b28:	4b34      	ldr	r3, [pc, #208]	@ (8001bfc <SysTick_Handler+0x150>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fb4f 	bl	80001d0 <strlen>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	4629      	mov	r1, r5
 8001b38:	4620      	mov	r0, r4
 8001b3a:	f002 f9e5 	bl	8003f08 <memcpy>
		position = strlen(entete_message) + position;
 8001b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001bfc <SysTick_Handler+0x150>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe fb44 	bl	80001d0 <strlen>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	617b      	str	r3, [r7, #20]

		//Ajout de l'experience
		char experience[8];
		sprintf(experience, "_EXP%d_", expe);
 8001b50:	4b2b      	ldr	r3, [pc, #172]	@ (8001c00 <SysTick_Handler+0x154>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	492b      	ldr	r1, [pc, #172]	@ (8001c04 <SysTick_Handler+0x158>)
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f002 f97f 	bl	8003e5c <siprintf>
		memcpy(&Message[position], experience, strlen(experience));
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	4a25      	ldr	r2, [pc, #148]	@ (8001bf8 <SysTick_Handler+0x14c>)
 8001b62:	189c      	adds	r4, r3, r2
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fb32 	bl	80001d0 <strlen>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	4619      	mov	r1, r3
 8001b72:	4620      	mov	r0, r4
 8001b74:	f002 f9c8 	bl	8003f08 <memcpy>
		position = strlen(experience) + position;
 8001b78:	1d3b      	adds	r3, r7, #4
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fb28 	bl	80001d0 <strlen>
 8001b80:	4602      	mov	r2, r0
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	4413      	add	r3, r2
 8001b86:	617b      	str	r3, [r7, #20]

		//Ajout du nombre de paquet
		int compteur_paquet = subticks;
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	60fb      	str	r3, [r7, #12]
		Message[position] = compteur_paquet;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	b2d9      	uxtb	r1, r3
 8001b90:	4a19      	ldr	r2, [pc, #100]	@ (8001bf8 <SysTick_Handler+0x14c>)
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	4413      	add	r3, r2
 8001b96:	460a      	mov	r2, r1
 8001b98:	701a      	strb	r2, [r3, #0]
		position += 1;
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	617b      	str	r3, [r7, #20]


		Transmit_Message(Message,TAILLE_MESSAGE);
 8001ba0:	2120      	movs	r1, #32
 8001ba2:	4815      	ldr	r0, [pc, #84]	@ (8001bf8 <SysTick_Handler+0x14c>)
 8001ba4:	f7fe fdae 	bl	8000704 <Transmit_Message>
		cptr_transmit = 1;
 8001ba8:	4b17      	ldr	r3, [pc, #92]	@ (8001c08 <SysTick_Handler+0x15c>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
	    if (expe < 5){
 8001bae:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <SysTick_Handler+0x154>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	dc06      	bgt.n	8001bc4 <SysTick_Handler+0x118>
	    	nRF24_SetPowerMode(nRF24_PWR_UP);
 8001bb6:	2002      	movs	r0, #2
 8001bb8:	f000 fa3c 	bl	8002034 <nRF24_SetPowerMode>
	    	Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down).
 8001bbc:	2002      	movs	r0, #2
 8001bbe:	f7ff fd83 	bl	80016c8 <Delay_ms>

		//}
		//else {
		//	cptr_transmit ++;
		//}
}
 8001bc2:	e00c      	b.n	8001bde <SysTick_Handler+0x132>
	    	nRF24_SetPowerMode(nRF24_PWR_DOWN);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f000 fa35 	bl	8002034 <nRF24_SetPowerMode>
	    	Delay_ms(2);
 8001bca:	2002      	movs	r0, #2
 8001bcc:	f7ff fd7c 	bl	80016c8 <Delay_ms>
}
 8001bd0:	e005      	b.n	8001bde <SysTick_Handler+0x132>
    else if	( subticks == 5 ){
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b05      	cmp	r3, #5
 8001bd6:	d102      	bne.n	8001bde <SysTick_Handler+0x132>
    	LED_GREEN(0);
 8001bd8:	2000      	movs	r0, #0
 8001bda:	f7ff fa7f 	bl	80010dc <LED_GREEN>
}
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bdb0      	pop	{r4, r5, r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200000ac 	.word	0x200000ac
 8001bec:	200000b4 	.word	0x200000b4
 8001bf0:	200000b0 	.word	0x200000b0
 8001bf4:	51eb851f 	.word	0x51eb851f
 8001bf8:	200000b8 	.word	0x200000b8
 8001bfc:	20000030 	.word	0x20000030
 8001c00:	20000028 	.word	0x20000028
 8001c04:	080048b8 	.word	0x080048b8
 8001c08:	2000002c 	.word	0x2000002c

08001c0c <RTC_WKUP_IRQHandler>:


// wakeup timer interrupt Handler (inutile mais doit etre defini)
void RTC_WKUP_IRQHandler()
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	LL_EXTI_ClearFlag_0_31( LL_EXTI_LINE_20 );
 8001c10:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001c14:	f7ff fbe8 	bl	80013e8 <LL_EXTI_ClearFlag_0_31>
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <LL_GPIO_SetOutputPin>:
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	619a      	str	r2, [r3, #24]
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <LL_GPIO_ResetOutputPin>:
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	601a      	str	r2, [r3, #0]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	605a      	str	r2, [r3, #4]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d101      	bne.n	8001cb2 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d101      	bne.n	8001cd8 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cf6:	2b80      	cmp	r3, #128	@ 0x80
 8001cf8:	d101      	bne.n	8001cfe <LL_SPI_IsActiveFlag_BSY+0x18>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	b2db      	uxtb	r3, r3
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b085      	sub	sp, #20
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	330c      	adds	r3, #12
 8001d36:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	78fa      	ldrb	r2, [r7, #3]
 8001d3c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <nRF24_CSN_L>:
static inline void nRF24_CSN_L() {
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 8001d4e:	2110      	movs	r1, #16
 8001d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d54:	f7ff ff70 	bl	8001c38 <LL_GPIO_ResetOutputPin>
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <nRF24_CSN_H>:
static inline void nRF24_CSN_H() {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 8001d60:	2110      	movs	r1, #16
 8001d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d66:	f7ff ff59 	bl	8001c1c <LL_GPIO_SetOutputPin>
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <nRF24_LL_RW>:
static inline uint8_t nRF24_LL_RW(uint8_t data) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
    LL_SPI_SetRxFIFOThreshold(NRF_SPI,LL_SPI_RX_FIFO_TH_QUARTER);
 8001d7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d7e:	4814      	ldr	r0, [pc, #80]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001d80:	f7ff ff78 	bl	8001c74 <LL_SPI_SetRxFIFOThreshold>
    LL_SPI_Enable(NRF_SPI);
 8001d84:	4812      	ldr	r0, [pc, #72]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001d86:	f7ff ff65 	bl	8001c54 <LL_SPI_Enable>
    while (LL_SPI_IsActiveFlag_BSY(NRF_SPI));
 8001d8a:	bf00      	nop
 8001d8c:	4810      	ldr	r0, [pc, #64]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001d8e:	f7ff ffaa 	bl	8001ce6 <LL_SPI_IsActiveFlag_BSY>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1f9      	bne.n	8001d8c <nRF24_LL_RW+0x1c>
    while (!LL_SPI_IsActiveFlag_TXE(NRF_SPI));
 8001d98:	bf00      	nop
 8001d9a:	480d      	ldr	r0, [pc, #52]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001d9c:	f7ff ff90 	bl	8001cc0 <LL_SPI_IsActiveFlag_TXE>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d0f9      	beq.n	8001d9a <nRF24_LL_RW+0x2a>
    LL_SPI_TransmitData8(NRF_SPI, data);
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	4619      	mov	r1, r3
 8001daa:	4809      	ldr	r0, [pc, #36]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001dac:	f7ff ffbb 	bl	8001d26 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
 8001db0:	bf00      	nop
 8001db2:	4807      	ldr	r0, [pc, #28]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001db4:	f7ff ff71 	bl	8001c9a <LL_SPI_IsActiveFlag_RXNE>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d0f9      	beq.n	8001db2 <nRF24_LL_RW+0x42>
    return LL_SPI_ReceiveData8(NRF_SPI);
 8001dbe:	4804      	ldr	r0, [pc, #16]	@ (8001dd0 <nRF24_LL_RW+0x60>)
 8001dc0:	f7ff ffa4 	bl	8001d0c <LL_SPI_ReceiveData8>
 8001dc4:	4603      	mov	r3, r0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40013000 	.word	0x40013000

08001dd4 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8001dde:	f7ff ffb4 	bl	8001d4a <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f003 031f 	and.w	r3, r3, #31
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff ffc0 	bl	8001d70 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8001df0:	20ff      	movs	r0, #255	@ 0xff
 8001df2:	f7ff ffbd 	bl	8001d70 <nRF24_LL_RW>
 8001df6:	4603      	mov	r3, r0
 8001df8:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8001dfa:	f7ff ffaf 	bl	8001d5c <nRF24_CSN_H>

	return value;
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	460a      	mov	r2, r1
 8001e12:	71fb      	strb	r3, [r7, #7]
 8001e14:	4613      	mov	r3, r2
 8001e16:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001e18:	f7ff ff97 	bl	8001d4a <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b1f      	cmp	r3, #31
 8001e20:	d810      	bhi.n	8001e44 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8001e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e26:	f003 031f 	and.w	r3, r3, #31
 8001e2a:	b25b      	sxtb	r3, r3
 8001e2c:	f043 0320 	orr.w	r3, r3, #32
 8001e30:	b25b      	sxtb	r3, r3
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff9b 	bl	8001d70 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8001e3a:	79bb      	ldrb	r3, [r7, #6]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff97 	bl	8001d70 <nRF24_LL_RW>
 8001e42:	e013      	b.n	8001e6c <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff ff92 	bl	8001d70 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	2be1      	cmp	r3, #225	@ 0xe1
 8001e50:	d00c      	beq.n	8001e6c <nRF24_WriteReg+0x64>
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	2be2      	cmp	r3, #226	@ 0xe2
 8001e56:	d009      	beq.n	8001e6c <nRF24_WriteReg+0x64>
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	2be3      	cmp	r3, #227	@ 0xe3
 8001e5c:	d006      	beq.n	8001e6c <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	2bff      	cmp	r3, #255	@ 0xff
 8001e62:	d003      	beq.n	8001e6c <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8001e64:	79bb      	ldrb	r3, [r7, #6]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff ff82 	bl	8001d70 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8001e6c:	f7ff ff76 	bl	8001d5c <nRF24_CSN_H>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001e78:	b590      	push	{r4, r7, lr}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	6039      	str	r1, [r7, #0]
 8001e82:	71fb      	strb	r3, [r7, #7]
 8001e84:	4613      	mov	r3, r2
 8001e86:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001e88:	f7ff ff5f 	bl	8001d4a <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff ff6e 	bl	8001d70 <nRF24_LL_RW>
	while (count--) {
 8001e94:	e007      	b.n	8001ea6 <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8001e96:	683c      	ldr	r4, [r7, #0]
 8001e98:	1c63      	adds	r3, r4, #1
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	20ff      	movs	r0, #255	@ 0xff
 8001e9e:	f7ff ff67 	bl	8001d70 <nRF24_LL_RW>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8001ea6:	79bb      	ldrb	r3, [r7, #6]
 8001ea8:	1e5a      	subs	r2, r3, #1
 8001eaa:	71ba      	strb	r2, [r7, #6]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1f2      	bne.n	8001e96 <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 8001eb0:	f7ff ff54 	bl	8001d5c <nRF24_CSN_H>
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd90      	pop	{r4, r7, pc}

08001ebc <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	6039      	str	r1, [r7, #0]
 8001ec6:	71fb      	strb	r3, [r7, #7]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001ecc:	f7ff ff3d 	bl	8001d4a <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff4c 	bl	8001d70 <nRF24_LL_RW>
	while (count--) {
 8001ed8:	e006      	b.n	8001ee8 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	603a      	str	r2, [r7, #0]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff ff44 	bl	8001d70 <nRF24_LL_RW>
	while (count--) {
 8001ee8:	79bb      	ldrb	r3, [r7, #6]
 8001eea:	1e5a      	subs	r2, r3, #1
 8001eec:	71ba      	strb	r2, [r7, #6]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f3      	bne.n	8001eda <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 8001ef2:	f7ff ff33 	bl	8001d5c <nRF24_CSN_H>
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <ReadReg>:

uint8_t ReadReg(uint8_t reg) {
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	4603      	mov	r3, r0
 8001f06:	71fb      	strb	r3, [r7, #7]
	return nRF24_ReadReg(reg);
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff ff62 	bl	8001dd4 <nRF24_ReadReg>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <ReadMBReg>:

void ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	6039      	str	r1, [r7, #0]
 8001f24:	71fb      	strb	r3, [r7, #7]
 8001f26:	4613      	mov	r3, r2
 8001f28:	71bb      	strb	r3, [r7, #6]
	nRF24_ReadMBReg(reg, pBuf, count);
 8001f2a:	79ba      	ldrb	r2, [r7, #6]
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	6839      	ldr	r1, [r7, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ffa1 	bl	8001e78 <nRF24_ReadMBReg>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8001f42:	2108      	movs	r1, #8
 8001f44:	2000      	movs	r0, #0
 8001f46:	f7ff ff5f 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8001f4a:	213f      	movs	r1, #63	@ 0x3f
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	f7ff ff5b 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8001f52:	2103      	movs	r1, #3
 8001f54:	2002      	movs	r0, #2
 8001f56:	f7ff ff57 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8001f5a:	2103      	movs	r1, #3
 8001f5c:	2003      	movs	r0, #3
 8001f5e:	f7ff ff53 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8001f62:	2103      	movs	r1, #3
 8001f64:	2004      	movs	r0, #4
 8001f66:	f7ff ff4f 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8001f6a:	2102      	movs	r1, #2
 8001f6c:	2005      	movs	r0, #5
 8001f6e:	f7ff ff4b 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8001f72:	210e      	movs	r1, #14
 8001f74:	2006      	movs	r0, #6
 8001f76:	f7ff ff47 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2007      	movs	r0, #7
 8001f7e:	f7ff ff43 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8001f82:	2100      	movs	r1, #0
 8001f84:	2011      	movs	r0, #17
 8001f86:	f7ff ff3f 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	2012      	movs	r0, #18
 8001f8e:	f7ff ff3b 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8001f92:	2100      	movs	r1, #0
 8001f94:	2013      	movs	r0, #19
 8001f96:	f7ff ff37 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	2014      	movs	r0, #20
 8001f9e:	f7ff ff33 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	2015      	movs	r0, #21
 8001fa6:	f7ff ff2f 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8001faa:	2100      	movs	r1, #0
 8001fac:	2016      	movs	r0, #22
 8001fae:	f7ff ff2b 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	201c      	movs	r0, #28
 8001fb6:	f7ff ff27 	bl	8001e08 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8001fba:	2100      	movs	r1, #0
 8001fbc:	201d      	movs	r0, #29
 8001fbe:	f7ff ff23 	bl	8001e08 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8001fc2:	f000 f9d6 	bl	8002372 <nRF24_FlushRX>
	nRF24_FlushTX();
 8001fc6:	f000 f9cc 	bl	8002362 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8001fca:	f000 f9da 	bl	8002382 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8001fce:	f7ff fec5 	bl	8001d5c <nRF24_CSN_H>
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8001fde:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <nRF24_Check+0x58>)
 8001fe0:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8001fe2:	2205      	movs	r2, #5
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	2030      	movs	r0, #48	@ 0x30
 8001fe8:	f7ff ff68 	bl	8001ebc <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8001fec:	463b      	mov	r3, r7
 8001fee:	2205      	movs	r2, #5
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	2010      	movs	r0, #16
 8001ff4:	f7ff ff40 	bl	8001e78 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	73fb      	strb	r3, [r7, #15]
 8001ffc:	e00f      	b.n	800201e <nRF24_Check+0x46>
		if (rxbuf[i] != *ptr++) return 0;
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	3310      	adds	r3, #16
 8002002:	443b      	add	r3, r7
 8002004:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	1c59      	adds	r1, r3, #1
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d001      	beq.n	8002018 <nRF24_Check+0x40>
 8002014:	2300      	movs	r3, #0
 8002016:	e006      	b.n	8002026 <nRF24_Check+0x4e>
	for (i = 0; i < 5; i++) {
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	3301      	adds	r3, #1
 800201c:	73fb      	strb	r3, [r7, #15]
 800201e:	7bfb      	ldrb	r3, [r7, #15]
 8002020:	2b04      	cmp	r3, #4
 8002022:	d9ec      	bls.n	8001ffe <nRF24_Check+0x26>
	}

	return 1;
 8002024:	2301      	movs	r3, #1
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	080048c0 	.word	0x080048c0

08002034 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 800203e:	2000      	movs	r0, #0
 8002040:	f7ff fec8 	bl	8001dd4 <nRF24_ReadReg>
 8002044:	4603      	mov	r3, r0
 8002046:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d104      	bne.n	8002058 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	f043 0302 	orr.w	r3, r3, #2
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	e003      	b.n	8002060 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	f023 0302 	bic.w	r3, r3, #2
 800205e:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	4619      	mov	r1, r3
 8002064:	2000      	movs	r0, #0
 8002066:	f7ff fecf 	bl	8001e08 <nRF24_WriteReg>
}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8002072:	b580      	push	{r7, lr}
 8002074:	b084      	sub	sp, #16
 8002076:	af00      	add	r7, sp, #0
 8002078:	4603      	mov	r3, r0
 800207a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 800207c:	2000      	movs	r0, #0
 800207e:	f7ff fea9 	bl	8001dd4 <nRF24_ReadReg>
 8002082:	4603      	mov	r3, r0
 8002084:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	f023 0301 	bic.w	r3, r3, #1
 800208c:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 800208e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	b25a      	sxtb	r2, r3
 8002098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209c:	4313      	orrs	r3, r2
 800209e:	b25b      	sxtb	r3, r3
 80020a0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
 80020a4:	4619      	mov	r1, r3
 80020a6:	2000      	movs	r0, #0
 80020a8:	f7ff feae 	bl	8001e08 <nRF24_WriteReg>
}
 80020ac:	bf00      	nop
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 80020be:	2000      	movs	r0, #0
 80020c0:	f7ff fe88 	bl	8001dd4 <nRF24_ReadReg>
 80020c4:	4603      	mov	r3, r0
 80020c6:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	f023 030c 	bic.w	r3, r3, #12
 80020ce:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 80020d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d4:	f003 030c 	and.w	r3, r3, #12
 80020d8:	b25a      	sxtb	r2, r3
 80020da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020de:	4313      	orrs	r3, r2
 80020e0:	b25b      	sxtb	r3, r3
 80020e2:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	4619      	mov	r1, r3
 80020e8:	2000      	movs	r0, #0
 80020ea:	f7ff fe8d 	bl	8001e08 <nRF24_WriteReg>
}
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	4603      	mov	r3, r0
 80020fe:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	4619      	mov	r1, r3
 8002104:	2005      	movs	r0, #5
 8002106:	f7ff fe7f 	bl	8001e08 <nRF24_WriteReg>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	460a      	mov	r2, r1
 800211c:	71fb      	strb	r3, [r7, #7]
 800211e:	4613      	mov	r3, r2
 8002120:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, (uint8_t)((ard << 4) | (arc & nRF24_MASK_RETR_ARC)));
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	b25a      	sxtb	r2, r3
 800212a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	b25b      	sxtb	r3, r3
 8002134:	4313      	orrs	r3, r2
 8002136:	b25b      	sxtb	r3, r3
 8002138:	b2db      	uxtb	r3, r3
 800213a:	4619      	mov	r1, r3
 800213c:	2004      	movs	r0, #4
 800213e:	f7ff fe63 	bl	8001e08 <nRF24_WriteReg>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	3b02      	subs	r3, #2
 8002158:	b2db      	uxtb	r3, r3
 800215a:	4619      	mov	r1, r3
 800215c:	2003      	movs	r0, #3
 800215e:	f7ff fe53 	bl	8001e08 <nRF24_WriteReg>
}
 8002162:	bf00      	nop
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
	...

0800216c <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	6039      	str	r1, [r7, #0]
 8002176:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	2b06      	cmp	r3, #6
 800217c:	d00a      	beq.n	8002194 <nRF24_SetAddr+0x28>
 800217e:	2b06      	cmp	r3, #6
 8002180:	dc36      	bgt.n	80021f0 <nRF24_SetAddr+0x84>
 8002182:	2b01      	cmp	r3, #1
 8002184:	dc02      	bgt.n	800218c <nRF24_SetAddr+0x20>
 8002186:	2b00      	cmp	r3, #0
 8002188:	da04      	bge.n	8002194 <nRF24_SetAddr+0x28>
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
			break;
		default:
			// Incorrect pipe number -> do nothing
			break;
 800218a:	e031      	b.n	80021f0 <nRF24_SetAddr+0x84>
 800218c:	3b02      	subs	r3, #2
	switch (pipe) {
 800218e:	2b03      	cmp	r3, #3
 8002190:	d82e      	bhi.n	80021f0 <nRF24_SetAddr+0x84>
 8002192:	e023      	b.n	80021dc <nRF24_SetAddr+0x70>
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8002194:	2003      	movs	r0, #3
 8002196:	f7ff fe1d 	bl	8001dd4 <nRF24_ReadReg>
 800219a:	4603      	mov	r3, r0
 800219c:	3301      	adds	r3, #1
 800219e:	73fb      	strb	r3, [r7, #15]
			addr += addr_width;
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	4413      	add	r3, r2
 80021a6:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 80021a8:	f7ff fdcf 	bl	8001d4a <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	4a13      	ldr	r2, [pc, #76]	@ (80021fc <nRF24_SetAddr+0x90>)
 80021b0:	5cd3      	ldrb	r3, [r2, r3]
 80021b2:	f043 0320 	orr.w	r3, r3, #32
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff fdd9 	bl	8001d70 <nRF24_LL_RW>
				nRF24_LL_RW(*addr--);
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	1e5a      	subs	r2, r3, #1
 80021c2:	603a      	str	r2, [r7, #0]
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fdd2 	bl	8001d70 <nRF24_LL_RW>
			} while (addr_width--);
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	1e5a      	subs	r2, r3, #1
 80021d0:	73fa      	strb	r2, [r7, #15]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f3      	bne.n	80021be <nRF24_SetAddr+0x52>
			nRF24_CSN_H();
 80021d6:	f7ff fdc1 	bl	8001d5c <nRF24_CSN_H>
			break;
 80021da:	e00a      	b.n	80021f2 <nRF24_SetAddr+0x86>
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	4a07      	ldr	r2, [pc, #28]	@ (80021fc <nRF24_SetAddr+0x90>)
 80021e0:	5cd2      	ldrb	r2, [r2, r3]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	4619      	mov	r1, r3
 80021e8:	4610      	mov	r0, r2
 80021ea:	f7ff fe0d 	bl	8001e08 <nRF24_WriteReg>
			break;
 80021ee:	e000      	b.n	80021f2 <nRF24_SetAddr+0x86>
			break;
 80021f0:	bf00      	nop
	}
}
 80021f2:	bf00      	nop
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	080048e4 	.word	0x080048e4

08002200 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	73fb      	strb	r3, [r7, #15]

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 800220e:	2006      	movs	r0, #6
 8002210:	f7ff fde0 	bl	8001dd4 <nRF24_ReadReg>
 8002214:	4603      	mov	r3, r0
 8002216:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	f023 0306 	bic.w	r3, r3, #6
 800221e:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8002220:	7bfa      	ldrb	r2, [r7, #15]
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	4313      	orrs	r3, r2
 8002226:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	4619      	mov	r1, r3
 800222c:	2006      	movs	r0, #6
 800222e:	f7ff fdeb 	bl	8001e08 <nRF24_WriteReg>
}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	4603      	mov	r3, r0
 8002242:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8002244:	2006      	movs	r0, #6
 8002246:	f7ff fdc5 	bl	8001dd4 <nRF24_ReadReg>
 800224a:	4603      	mov	r3, r0
 800224c:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8002254:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8002256:	7bfa      	ldrb	r2, [r7, #15]
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	4313      	orrs	r3, r2
 800225c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	4619      	mov	r1, r3
 8002262:	2006      	movs	r0, #6
 8002264:	f7ff fdd0 	bl	8001e08 <nRF24_WriteReg>
}
 8002268:	bf00      	nop
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	71fb      	strb	r3, [r7, #7]
 800227a:	460b      	mov	r3, r1
 800227c:	71bb      	strb	r3, [r7, #6]
 800227e:	4613      	mov	r3, r2
 8002280:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 8002282:	2002      	movs	r0, #2
 8002284:	f7ff fda6 	bl	8001dd4 <nRF24_ReadReg>
 8002288:	4603      	mov	r3, r0
 800228a:	b25a      	sxtb	r2, r3
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	2101      	movs	r1, #1
 8002290:	fa01 f303 	lsl.w	r3, r1, r3
 8002294:	b25b      	sxtb	r3, r3
 8002296:	4313      	orrs	r3, r2
 8002298:	b25b      	sxtb	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022a0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 80022a2:	7bfb      	ldrb	r3, [r7, #15]
 80022a4:	4619      	mov	r1, r3
 80022a6:	2002      	movs	r0, #2
 80022a8:	f7ff fdae 	bl	8001e08 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	4a19      	ldr	r2, [pc, #100]	@ (8002314 <nRF24_SetRXPipe+0xa4>)
 80022b0:	5cd2      	ldrb	r2, [r2, r3]
 80022b2:	797b      	ldrb	r3, [r7, #5]
 80022b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	4619      	mov	r1, r3
 80022bc:	4610      	mov	r0, r2
 80022be:	f7ff fda3 	bl	8001e08 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f7ff fd86 	bl	8001dd4 <nRF24_ReadReg>
 80022c8:	4603      	mov	r3, r0
 80022ca:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 80022cc:	79bb      	ldrb	r3, [r7, #6]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d10a      	bne.n	80022e8 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2201      	movs	r2, #1
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	b25a      	sxtb	r2, r3
 80022dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	b25b      	sxtb	r3, r3
 80022e4:	73fb      	strb	r3, [r7, #15]
 80022e6:	e00b      	b.n	8002300 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	2201      	movs	r2, #1
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	b25b      	sxtb	r3, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	b25a      	sxtb	r2, r3
 80022f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fa:	4013      	ands	r3, r2
 80022fc:	b25b      	sxtb	r3, r3
 80022fe:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	4619      	mov	r1, r3
 8002304:	2001      	movs	r0, #1
 8002306:	f7ff fd7f 	bl	8001e08 <nRF24_WriteReg>
}
 800230a:	bf00      	nop
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	080048dc 	.word	0x080048dc

08002318 <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8002322:	2001      	movs	r0, #1
 8002324:	f7ff fd56 	bl	8001dd4 <nRF24_ReadReg>
 8002328:	4603      	mov	r3, r0
 800232a:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	2201      	movs	r2, #1
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	b25a      	sxtb	r2, r3
 8002336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800233a:	4313      	orrs	r3, r2
 800233c:	b25b      	sxtb	r3, r3
 800233e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	4619      	mov	r1, r3
 8002344:	2001      	movs	r0, #1
 8002346:	f7ff fd5f 	bl	8001e08 <nRF24_WriteReg>
}
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <nRF24_GetStatus>:
	}
}

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8002352:	b580      	push	{r7, lr}
 8002354:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8002356:	2007      	movs	r0, #7
 8002358:	f7ff fd3c 	bl	8001dd4 <nRF24_ReadReg>
 800235c:	4603      	mov	r3, r0
}
 800235e:	4618      	mov	r0, r3
 8002360:	bd80      	pop	{r7, pc}

08002362 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8002362:	b580      	push	{r7, lr}
 8002364:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8002366:	21ff      	movs	r1, #255	@ 0xff
 8002368:	20e1      	movs	r0, #225	@ 0xe1
 800236a:	f7ff fd4d 	bl	8001e08 <nRF24_WriteReg>
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}

08002372 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8002372:	b580      	push	{r7, lr}
 8002374:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8002376:	21ff      	movs	r1, #255	@ 0xff
 8002378:	20e2      	movs	r0, #226	@ 0xe2
 800237a:	f7ff fd45 	bl	8001e08 <nRF24_WriteReg>
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}

08002382 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8002388:	2007      	movs	r0, #7
 800238a:	f7ff fd23 	bl	8001dd4 <nRF24_ReadReg>
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002398:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	4619      	mov	r1, r3
 800239e:	2007      	movs	r0, #7
 80023a0:	f7ff fd32 	bl	8001e08 <nRF24_WriteReg>
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 80023b8:	78fb      	ldrb	r3, [r7, #3]
 80023ba:	461a      	mov	r2, r3
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	20a0      	movs	r0, #160	@ 0xa0
 80023c0:	f7ff fd7c 	bl	8001ebc <nRF24_WriteMBReg>
}
 80023c4:	bf00      	nop
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <LL_AHB2_GRP1_EnableClock>:
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80023d4:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80023d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023d8:	4907      	ldr	r1, [pc, #28]	@ (80023f8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4313      	orrs	r3, r2
 80023de:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80023e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4013      	ands	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	40021000 	.word	0x40021000

080023fc <LL_APB2_GRP1_EnableClock>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002404:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002406:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002408:	4907      	ldr	r1, [pc, #28]	@ (8002428 <LL_APB2_GRP1_EnableClock+0x2c>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4313      	orrs	r3, r2
 800240e:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002410:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002412:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4013      	ands	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800241a:	68fb      	ldr	r3, [r7, #12]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	40021000 	.word	0x40021000

0800242c <LL_SPI_SetStandard>:
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f023 0210 	bic.w	r2, r3, #16
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	605a      	str	r2, [r3, #4]
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <LL_SPI_DisableNSSPulseMgt>:
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f023 0208 	bic.w	r2, r3, #8
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	605a      	str	r2, [r3, #4]
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
	...

08002474 <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b090      	sub	sp, #64	@ 0x40
 8002478:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800247a:	f107 0318 	add.w	r3, r7, #24
 800247e:	2228      	movs	r2, #40	@ 0x28
 8002480:	2100      	movs	r1, #0
 8002482:	4618      	mov	r0, r3
 8002484:	f001 fd0c 	bl	8003ea0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002488:	463b      	mov	r3, r7
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	611a      	str	r2, [r3, #16]
 8002496:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002498:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800249c:	f7ff ffae 	bl	80023fc <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80024a0:	2001      	movs	r0, #1
 80024a2:	f7ff ff93 	bl	80023cc <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80024a6:	23e0      	movs	r3, #224	@ 0xe0
 80024a8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024aa:	2302      	movs	r3, #2
 80024ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80024ba:	2305      	movs	r3, #5
 80024bc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024be:	463b      	mov	r3, r7
 80024c0:	4619      	mov	r1, r3
 80024c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024c6:	f000 fdd2 	bl	800306e <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80024ce:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80024d2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80024d4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80024d8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80024da:	2300      	movs	r3, #0
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80024de:	2300      	movs	r3, #0
 80024e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80024e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80024e8:	2318      	movs	r3, #24
 80024ea:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80024ec:	2300      	movs	r3, #0
 80024ee:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 80024f4:	2307      	movs	r3, #7
 80024f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80024f8:	f107 0318 	add.w	r3, r7, #24
 80024fc:	4619      	mov	r1, r3
 80024fe:	4807      	ldr	r0, [pc, #28]	@ (800251c <SPI1_Init+0xa8>)
 8002500:	f001 fa96 	bl	8003a30 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002504:	2100      	movs	r1, #0
 8002506:	4805      	ldr	r0, [pc, #20]	@ (800251c <SPI1_Init+0xa8>)
 8002508:	f7ff ff90 	bl	800242c <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 800250c:	4803      	ldr	r0, [pc, #12]	@ (800251c <SPI1_Init+0xa8>)
 800250e:	f7ff ffa0 	bl	8002452 <LL_SPI_DisableNSSPulseMgt>
}
 8002512:	bf00      	nop
 8002514:	3740      	adds	r7, #64	@ 0x40
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40013000 	.word	0x40013000

08002520 <LL_EXTI_IsActiveFlag_0_31>:
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8002528:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800252a:	695a      	ldr	r2, [r3, #20]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4013      	ands	r3, r2
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	429a      	cmp	r2, r3
 8002534:	d101      	bne.n	800253a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	40010400 	.word	0x40010400

0800254c <LL_EXTI_ClearFlag_0_31>:
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002554:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6153      	str	r3, [r2, #20]
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40010400 	.word	0x40010400

0800256c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800257a:	b480      	push	{r7}
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800257e:	bf00      	nop
 8002580:	e7fd      	b.n	800257e <HardFault_Handler+0x4>

08002582 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002582:	b480      	push	{r7}
 8002584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002586:	bf00      	nop
 8002588:	e7fd      	b.n	8002586 <MemManage_Handler+0x4>

0800258a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800258e:	bf00      	nop
 8002590:	e7fd      	b.n	800258e <BusFault_Handler+0x4>

08002592 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002596:	bf00      	nop
 8002598:	e7fd      	b.n	8002596 <UsageFault_Handler+0x4>

0800259a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800259a:	b480      	push	{r7}
 800259c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025b6:	b480      	push	{r7}
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80025c8:	2001      	movs	r0, #1
 80025ca:	f7ff ffa9 	bl	8002520 <LL_EXTI_IsActiveFlag_0_31>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80025d4:	2001      	movs	r0, #1
 80025d6:	f7ff ffb9 	bl	800254c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e8:	4a14      	ldr	r2, [pc, #80]	@ (800263c <_sbrk+0x5c>)
 80025ea:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <_sbrk+0x60>)
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f4:	4b13      	ldr	r3, [pc, #76]	@ (8002644 <_sbrk+0x64>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d102      	bne.n	8002602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025fc:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <_sbrk+0x64>)
 80025fe:	4a12      	ldr	r2, [pc, #72]	@ (8002648 <_sbrk+0x68>)
 8002600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002602:	4b10      	ldr	r3, [pc, #64]	@ (8002644 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	429a      	cmp	r2, r3
 800260e:	d207      	bcs.n	8002620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002610:	f001 fc4e 	bl	8003eb0 <__errno>
 8002614:	4603      	mov	r3, r0
 8002616:	220c      	movs	r2, #12
 8002618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e009      	b.n	8002634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <_sbrk+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002626:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <_sbrk+0x64>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	4a05      	ldr	r2, [pc, #20]	@ (8002644 <_sbrk+0x64>)
 8002630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20018000 	.word	0x20018000
 8002640:	00000400 	.word	0x00000400
 8002644:	200000d8 	.word	0x200000d8
 8002648:	20000228 	.word	0x20000228

0800264c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002650:	4b17      	ldr	r3, [pc, #92]	@ (80026b0 <SystemInit+0x64>)
 8002652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002656:	4a16      	ldr	r2, [pc, #88]	@ (80026b0 <SystemInit+0x64>)
 8002658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800265c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002660:	4b14      	ldr	r3, [pc, #80]	@ (80026b4 <SystemInit+0x68>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a13      	ldr	r2, [pc, #76]	@ (80026b4 <SystemInit+0x68>)
 8002666:	f043 0301 	orr.w	r3, r3, #1
 800266a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800266c:	4b11      	ldr	r3, [pc, #68]	@ (80026b4 <SystemInit+0x68>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002672:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <SystemInit+0x68>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a0f      	ldr	r2, [pc, #60]	@ (80026b4 <SystemInit+0x68>)
 8002678:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800267c:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002680:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002682:	4b0c      	ldr	r3, [pc, #48]	@ (80026b4 <SystemInit+0x68>)
 8002684:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002688:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800268a:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <SystemInit+0x68>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a09      	ldr	r2, [pc, #36]	@ (80026b4 <SystemInit+0x68>)
 8002690:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002694:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002696:	4b07      	ldr	r3, [pc, #28]	@ (80026b4 <SystemInit+0x68>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800269c:	4b04      	ldr	r3, [pc, #16]	@ (80026b0 <SystemInit+0x64>)
 800269e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80026a2:	609a      	str	r2, [r3, #8]
#endif
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed00 	.word	0xe000ed00
 80026b4:	40021000 	.word	0x40021000

080026b8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	601a      	str	r2, [r3, #0]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	609a      	str	r2, [r3, #8]
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002714:	2b80      	cmp	r3, #128	@ 0x80
 8002716:	d101      	bne.n	800271c <LL_USART_IsActiveFlag_TXE+0x18>
 8002718:	2301      	movs	r3, #1
 800271a:	e000      	b.n	800271e <LL_USART_IsActiveFlag_TXE+0x1a>
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
 8002732:	460b      	mov	r3, r1
 8002734:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002736:	78fb      	ldrb	r3, [r7, #3]
 8002738:	b29a      	uxth	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <LL_AHB2_GRP1_EnableClock>:
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002756:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002758:	4907      	ldr	r1, [pc, #28]	@ (8002778 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4313      	orrs	r3, r2
 800275e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002760:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002762:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4013      	ands	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800276a:	68fb      	ldr	r3, [r7, #12]
}
 800276c:	bf00      	nop
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	40021000 	.word	0x40021000

0800277c <LL_APB1_GRP1_EnableClock>:
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002784:	4b08      	ldr	r3, [pc, #32]	@ (80027a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002786:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002788:	4907      	ldr	r1, [pc, #28]	@ (80027a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4313      	orrs	r3, r2
 800278e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002790:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002792:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4013      	ands	r3, r2
 8002798:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800279a:	68fb      	ldr	r3, [r7, #12]
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	40021000 	.word	0x40021000

080027ac <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08e      	sub	sp, #56	@ 0x38
 80027b0:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80027b2:	f107 031c 	add.w	r3, r7, #28
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	60da      	str	r2, [r3, #12]
 80027c0:	611a      	str	r2, [r3, #16]
 80027c2:	615a      	str	r2, [r3, #20]
 80027c4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	609a      	str	r2, [r3, #8]
 80027d0:	60da      	str	r2, [r3, #12]
 80027d2:	611a      	str	r2, [r3, #16]
 80027d4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80027d6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80027da:	f7ff ffcf 	bl	800277c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80027de:	2001      	movs	r0, #1
 80027e0:	f7ff ffb4 	bl	800274c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80027e4:	230c      	movs	r3, #12
 80027e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027e8:	2302      	movs	r3, #2
 80027ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80027ec:	2303      	movs	r3, #3
 80027ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80027f8:	2307      	movs	r3, #7
 80027fa:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	1d3b      	adds	r3, r7, #4
 80027fe:	4619      	mov	r1, r3
 8002800:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002804:	f000 fc33 	bl	800306e <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8002808:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800280c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800280e:	2300      	movs	r3, #0
 8002810:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002812:	2300      	movs	r3, #0
 8002814:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002816:	2300      	movs	r3, #0
 8002818:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800281a:	230c      	movs	r3, #12
 800281c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800281e:	2300      	movs	r3, #0
 8002820:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002822:	2300      	movs	r3, #0
 8002824:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002826:	f107 031c 	add.w	r3, r7, #28
 800282a:	4619      	mov	r1, r3
 800282c:	4806      	ldr	r0, [pc, #24]	@ (8002848 <USART2_Init+0x9c>)
 800282e:	f001 fa61 	bl	8003cf4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002832:	4805      	ldr	r0, [pc, #20]	@ (8002848 <USART2_Init+0x9c>)
 8002834:	f7ff ff50 	bl	80026d8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002838:	4803      	ldr	r0, [pc, #12]	@ (8002848 <USART2_Init+0x9c>)
 800283a:	f7ff ff3d 	bl	80026b8 <LL_USART_Enable>
}
 800283e:	bf00      	nop
 8002840:	3738      	adds	r7, #56	@ 0x38
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	40004400 	.word	0x40004400

0800284c <UART_SendChar>:

void UART_SendChar(char b) {
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]

	while(!LL_USART_IsActiveFlag_TXE(USART2)){};
 8002856:	bf00      	nop
 8002858:	4807      	ldr	r0, [pc, #28]	@ (8002878 <UART_SendChar+0x2c>)
 800285a:	f7ff ff53 	bl	8002704 <LL_USART_IsActiveFlag_TXE>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0f9      	beq.n	8002858 <UART_SendChar+0xc>
	LL_USART_TransmitData8(USART2, (uint8_t) b);
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	4619      	mov	r1, r3
 8002868:	4803      	ldr	r0, [pc, #12]	@ (8002878 <UART_SendChar+0x2c>)
 800286a:	f7ff ff5e 	bl	800272a <LL_USART_TransmitData8>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40004400 	.word	0x40004400

0800287c <UART_SendStr>:

void UART_SendStr(char *string) {
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
	for(;(*string) != 0;string++)
 8002884:	e007      	b.n	8002896 <UART_SendStr+0x1a>
	{
		UART_SendChar(* string);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff ffde 	bl	800284c <UART_SendChar>
	for(;(*string) != 0;string++)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3301      	adds	r3, #1
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f3      	bne.n	8002886 <UART_SendStr+0xa>
	}
}
 800289e:	bf00      	nop
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <UART_SendBufHex>:

void UART_SendBufHex(char *buf, uint16_t bufsize) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	char ch;
	for (i = 0; i < bufsize; i++) {
 80028b4:	2300      	movs	r3, #0
 80028b6:	81fb      	strh	r3, [r7, #14]
 80028b8:	e018      	b.n	80028ec <UART_SendBufHex+0x44>
		ch = *buf++;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	1c5a      	adds	r2, r3, #1
 80028be:	607a      	str	r2, [r7, #4]
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	737b      	strb	r3, [r7, #13]
		UART_SendChar(HEX_CHARS[(ch >> 4)   % 0x10]);
 80028c4:	7b7b      	ldrb	r3, [r7, #13]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	461a      	mov	r2, r3
 80028cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002900 <UART_SendBufHex+0x58>)
 80028ce:	5c9b      	ldrb	r3, [r3, r2]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ffbb 	bl	800284c <UART_SendChar>
		UART_SendChar(HEX_CHARS[(ch & 0x0f) % 0x10]);
 80028d6:	7b7b      	ldrb	r3, [r7, #13]
 80028d8:	f003 030f 	and.w	r3, r3, #15
 80028dc:	4a08      	ldr	r2, [pc, #32]	@ (8002900 <UART_SendBufHex+0x58>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ffb3 	bl	800284c <UART_SendChar>
	for (i = 0; i < bufsize; i++) {
 80028e6:	89fb      	ldrh	r3, [r7, #14]
 80028e8:	3301      	adds	r3, #1
 80028ea:	81fb      	strh	r3, [r7, #14]
 80028ec:	89fa      	ldrh	r2, [r7, #14]
 80028ee:	887b      	ldrh	r3, [r7, #2]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d3e2      	bcc.n	80028ba <UART_SendBufHex+0x12>
	}
}
 80028f4:	bf00      	nop
 80028f6:	bf00      	nop
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	080048c8 	.word	0x080048c8

08002904 <UART_SendHex8>:

void UART_SendHex8(uint8_t num) {
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	71fb      	strb	r3, [r7, #7]
	UART_SendChar(HEX_CHARS[(num >> 4)   % 0x10]);
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	b2db      	uxtb	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <UART_SendHex8+0x34>)
 8002918:	5c9b      	ldrb	r3, [r3, r2]
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff ff96 	bl	800284c <UART_SendChar>
	UART_SendChar(HEX_CHARS[(num & 0x0f) % 0x10]);
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	4a04      	ldr	r2, [pc, #16]	@ (8002938 <UART_SendHex8+0x34>)
 8002928:	5cd3      	ldrb	r3, [r2, r3]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff8e 	bl	800284c <UART_SendChar>
}
 8002930:	bf00      	nop
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	080048c8 	.word	0x080048c8

0800293c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800293c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002974 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002940:	f7ff fe84 	bl	800264c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002944:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002946:	e003      	b.n	8002950 <LoopCopyDataInit>

08002948 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800294a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800294c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800294e:	3104      	adds	r1, #4

08002950 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002950:	480a      	ldr	r0, [pc, #40]	@ (800297c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002952:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002954:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002956:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002958:	d3f6      	bcc.n	8002948 <CopyDataInit>
	ldr	r2, =_sbss
 800295a:	4a0a      	ldr	r2, [pc, #40]	@ (8002984 <LoopForever+0x12>)
	b	LoopFillZerobss
 800295c:	e002      	b.n	8002964 <LoopFillZerobss>

0800295e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800295e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002960:	f842 3b04 	str.w	r3, [r2], #4

08002964 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002964:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <LoopForever+0x16>)
	cmp	r2, r3
 8002966:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002968:	d3f9      	bcc.n	800295e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800296a:	f001 faa7 	bl	8003ebc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800296e:	f7fe ff0b 	bl	8001788 <main>

08002972 <LoopForever>:

LoopForever:
    b LoopForever
 8002972:	e7fe      	b.n	8002972 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002974:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002978:	08004978 	.word	0x08004978
	ldr	r0, =_sdata
 800297c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002980:	2000008c 	.word	0x2000008c
	ldr	r2, =_sbss
 8002984:	2000008c 	.word	0x2000008c
	ldr	r3, = _ebss
 8002988:	20000224 	.word	0x20000224

0800298c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800298c:	e7fe      	b.n	800298c <ADC1_2_IRQHandler>
	...

08002990 <LL_EXTI_EnableIT_0_31>:
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002998:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <LL_EXTI_EnableIT_0_31+0x20>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	4904      	ldr	r1, [pc, #16]	@ (80029b0 <LL_EXTI_EnableIT_0_31+0x20>)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	600b      	str	r3, [r1, #0]
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	40010400 	.word	0x40010400

080029b4 <LL_EXTI_EnableIT_32_63>:
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80029bc:	4b05      	ldr	r3, [pc, #20]	@ (80029d4 <LL_EXTI_EnableIT_32_63+0x20>)
 80029be:	6a1a      	ldr	r2, [r3, #32]
 80029c0:	4904      	ldr	r1, [pc, #16]	@ (80029d4 <LL_EXTI_EnableIT_32_63+0x20>)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	620b      	str	r3, [r1, #32]
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	40010400 	.word	0x40010400

080029d8 <LL_EXTI_DisableIT_0_31>:
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80029e0:	4b06      	ldr	r3, [pc, #24]	@ (80029fc <LL_EXTI_DisableIT_0_31+0x24>)
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	43db      	mvns	r3, r3
 80029e8:	4904      	ldr	r1, [pc, #16]	@ (80029fc <LL_EXTI_DisableIT_0_31+0x24>)
 80029ea:	4013      	ands	r3, r2
 80029ec:	600b      	str	r3, [r1, #0]
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40010400 	.word	0x40010400

08002a00 <LL_EXTI_DisableIT_32_63>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002a08:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <LL_EXTI_DisableIT_32_63+0x24>)
 8002a0a:	6a1a      	ldr	r2, [r3, #32]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	4904      	ldr	r1, [pc, #16]	@ (8002a24 <LL_EXTI_DisableIT_32_63+0x24>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	620b      	str	r3, [r1, #32]
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	40010400 	.word	0x40010400

08002a28 <LL_EXTI_EnableEvent_0_31>:
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002a30:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	4904      	ldr	r1, [pc, #16]	@ (8002a48 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	604b      	str	r3, [r1, #4]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	40010400 	.word	0x40010400

08002a4c <LL_EXTI_EnableEvent_32_63>:
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002a54:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <LL_EXTI_EnableEvent_32_63+0x20>)
 8002a56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a58:	4904      	ldr	r1, [pc, #16]	@ (8002a6c <LL_EXTI_EnableEvent_32_63+0x20>)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	40010400 	.word	0x40010400

08002a70 <LL_EXTI_DisableEvent_0_31>:
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002a78:	4b06      	ldr	r3, [pc, #24]	@ (8002a94 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	4904      	ldr	r1, [pc, #16]	@ (8002a94 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002a82:	4013      	ands	r3, r2
 8002a84:	604b      	str	r3, [r1, #4]
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40010400 	.word	0x40010400

08002a98 <LL_EXTI_DisableEvent_32_63>:
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002aa0:	4b06      	ldr	r3, [pc, #24]	@ (8002abc <LL_EXTI_DisableEvent_32_63+0x24>)
 8002aa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	4904      	ldr	r1, [pc, #16]	@ (8002abc <LL_EXTI_DisableEvent_32_63+0x24>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	40010400 	.word	0x40010400

08002ac0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	4904      	ldr	r1, [pc, #16]	@ (8002ae0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	608b      	str	r3, [r1, #8]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	40010400 	.word	0x40010400

08002ae4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002aec:	4b05      	ldr	r3, [pc, #20]	@ (8002b04 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002aee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002af0:	4904      	ldr	r1, [pc, #16]	@ (8002b04 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	40010400 	.word	0x40010400

08002b08 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002b10:	4b06      	ldr	r3, [pc, #24]	@ (8002b2c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	4904      	ldr	r1, [pc, #16]	@ (8002b2c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	608b      	str	r3, [r1, #8]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	40010400 	.word	0x40010400

08002b30 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002b38:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002b3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	4904      	ldr	r1, [pc, #16]	@ (8002b54 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002b42:	4013      	ands	r3, r2
 8002b44:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40010400 	.word	0x40010400

08002b58 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002b60:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002b62:	68da      	ldr	r2, [r3, #12]
 8002b64:	4904      	ldr	r1, [pc, #16]	@ (8002b78 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	60cb      	str	r3, [r1, #12]
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	40010400 	.word	0x40010400

08002b7c <LL_EXTI_EnableFallingTrig_32_63>:
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002b84:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b88:	4904      	ldr	r1, [pc, #16]	@ (8002b9c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	40010400 	.word	0x40010400

08002ba0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002ba8:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	4904      	ldr	r1, [pc, #16]	@ (8002bc4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	60cb      	str	r3, [r1, #12]
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40010400 	.word	0x40010400

08002bc8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002bd0:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	4904      	ldr	r1, [pc, #16]	@ (8002bec <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40010400 	.word	0x40010400

08002bf0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	7a1b      	ldrb	r3, [r3, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80d0 	beq.w	8002da6 <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d063      	beq.n	8002cd6 <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	7a5b      	ldrb	r3, [r3, #9]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d01c      	beq.n	8002c50 <LL_EXTI_Init+0x60>
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	dc25      	bgt.n	8002c66 <LL_EXTI_Init+0x76>
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <LL_EXTI_Init+0x34>
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d00b      	beq.n	8002c3a <LL_EXTI_Init+0x4a>
 8002c22:	e020      	b.n	8002c66 <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff ff21 	bl	8002a70 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff feac 	bl	8002990 <LL_EXTI_EnableIT_0_31>
          break;
 8002c38:	e018      	b.n	8002c6c <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff feca 	bl	80029d8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff feed 	bl	8002a28 <LL_EXTI_EnableEvent_0_31>
          break;
 8002c4e:	e00d      	b.n	8002c6c <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff fe9b 	bl	8002990 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fee2 	bl	8002a28 <LL_EXTI_EnableEvent_0_31>
          break;
 8002c64:	e002      	b.n	8002c6c <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8002c66:	2301      	movs	r3, #1
 8002c68:	60fb      	str	r3, [r7, #12]
          break;
 8002c6a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	7a9b      	ldrb	r3, [r3, #10]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d030      	beq.n	8002cd6 <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	7a9b      	ldrb	r3, [r3, #10]
 8002c78:	2b03      	cmp	r3, #3
 8002c7a:	d01c      	beq.n	8002cb6 <LL_EXTI_Init+0xc6>
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	dc25      	bgt.n	8002ccc <LL_EXTI_Init+0xdc>
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d002      	beq.n	8002c8a <LL_EXTI_Init+0x9a>
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d00b      	beq.n	8002ca0 <LL_EXTI_Init+0xb0>
 8002c88:	e020      	b.n	8002ccc <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff ff86 	bl	8002ba0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff ff11 	bl	8002ac0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002c9e:	e01a      	b.n	8002cd6 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff2f 	bl	8002b08 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff ff52 	bl	8002b58 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002cb4:	e00f      	b.n	8002cd6 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff00 	bl	8002ac0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff ff47 	bl	8002b58 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002cca:	e004      	b.n	8002cd6 <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f043 0302 	orr.w	r3, r3, #2
 8002cd2:	60fb      	str	r3, [r7, #12]
            break;
 8002cd4:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d077      	beq.n	8002dce <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	7a5b      	ldrb	r3, [r3, #9]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d01c      	beq.n	8002d20 <LL_EXTI_Init+0x130>
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	dc25      	bgt.n	8002d36 <LL_EXTI_Init+0x146>
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d002      	beq.n	8002cf4 <LL_EXTI_Init+0x104>
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d00b      	beq.n	8002d0a <LL_EXTI_Init+0x11a>
 8002cf2:	e020      	b.n	8002d36 <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fecd 	bl	8002a98 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fe56 	bl	80029b4 <LL_EXTI_EnableIT_32_63>
          break;
 8002d08:	e01a      	b.n	8002d40 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fe76 	bl	8002a00 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fe97 	bl	8002a4c <LL_EXTI_EnableEvent_32_63>
          break;
 8002d1e:	e00f      	b.n	8002d40 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fe45 	bl	80029b4 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff fe8c 	bl	8002a4c <LL_EXTI_EnableEvent_32_63>
          break;
 8002d34:	e004      	b.n	8002d40 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f043 0304 	orr.w	r3, r3, #4
 8002d3c:	60fb      	str	r3, [r7, #12]
          break;
 8002d3e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	7a9b      	ldrb	r3, [r3, #10]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d042      	beq.n	8002dce <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	7a9b      	ldrb	r3, [r3, #10]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d01c      	beq.n	8002d8a <LL_EXTI_Init+0x19a>
 8002d50:	2b03      	cmp	r3, #3
 8002d52:	dc25      	bgt.n	8002da0 <LL_EXTI_Init+0x1b0>
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d002      	beq.n	8002d5e <LL_EXTI_Init+0x16e>
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d00b      	beq.n	8002d74 <LL_EXTI_Init+0x184>
 8002d5c:	e020      	b.n	8002da0 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff ff30 	bl	8002bc8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff feb9 	bl	8002ae4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8002d72:	e02c      	b.n	8002dce <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fed9 	bl	8002b30 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fefa 	bl	8002b7c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002d88:	e021      	b.n	8002dce <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fea8 	bl	8002ae4 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff feef 	bl	8002b7c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002d9e:	e016      	b.n	8002dce <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
            break;
 8002da4:	e013      	b.n	8002dce <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff fe14 	bl	80029d8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff fe5b 	bl	8002a70 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fe1e 	bl	8002a00 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff fe65 	bl	8002a98 <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 8002dce:	68fb      	ldr	r3, [r7, #12]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <LL_GPIO_SetPinMode>:
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b08b      	sub	sp, #44	@ 0x2c
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	fa93 f3a3 	rbit	r3, r3
 8002df2:	613b      	str	r3, [r7, #16]
  return result;
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002dfe:	2320      	movs	r3, #32
 8002e00:	e003      	b.n	8002e0a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	fab3 f383 	clz	r3, r3
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	2103      	movs	r1, #3
 8002e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e12:	43db      	mvns	r3, r3
 8002e14:	401a      	ands	r2, r3
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	fa93 f3a3 	rbit	r3, r3
 8002e20:	61fb      	str	r3, [r7, #28]
  return result;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	e003      	b.n	8002e38 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	fab3 f383 	clz	r3, r3
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	6879      	ldr	r1, [r7, #4]
 8002e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e40:	431a      	orrs	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	601a      	str	r2, [r3, #0]
}
 8002e46:	bf00      	nop
 8002e48:	372c      	adds	r7, #44	@ 0x2c
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <LL_GPIO_SetPinOutputType>:
{
 8002e52:	b480      	push	{r7}
 8002e54:	b085      	sub	sp, #20
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	43db      	mvns	r3, r3
 8002e66:	401a      	ands	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	fb01 f303 	mul.w	r3, r1, r3
 8002e70:	431a      	orrs	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	605a      	str	r2, [r3, #4]
}
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <LL_GPIO_SetPinSpeed>:
{
 8002e82:	b480      	push	{r7}
 8002e84:	b08b      	sub	sp, #44	@ 0x2c
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	fa93 f3a3 	rbit	r3, r3
 8002e9c:	613b      	str	r3, [r7, #16]
  return result;
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002ea8:	2320      	movs	r3, #32
 8002eaa:	e003      	b.n	8002eb4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	2103      	movs	r1, #3
 8002eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	401a      	ands	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	61fb      	str	r3, [r7, #28]
  return result;
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002ed6:	2320      	movs	r3, #32
 8002ed8:	e003      	b.n	8002ee2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002edc:	fab3 f383 	clz	r3, r3
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eea:	431a      	orrs	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	609a      	str	r2, [r3, #8]
}
 8002ef0:	bf00      	nop
 8002ef2:	372c      	adds	r7, #44	@ 0x2c
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <LL_GPIO_SetPinPull>:
{
 8002efc:	b480      	push	{r7}
 8002efe:	b08b      	sub	sp, #44	@ 0x2c
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	fa93 f3a3 	rbit	r3, r3
 8002f16:	613b      	str	r3, [r7, #16]
  return result;
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002f22:	2320      	movs	r3, #32
 8002f24:	e003      	b.n	8002f2e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	fab3 f383 	clz	r3, r3
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	2103      	movs	r1, #3
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	43db      	mvns	r3, r3
 8002f38:	401a      	ands	r2, r3
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	fa93 f3a3 	rbit	r3, r3
 8002f44:	61fb      	str	r3, [r7, #28]
  return result;
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002f50:	2320      	movs	r3, #32
 8002f52:	e003      	b.n	8002f5c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	fab3 f383 	clz	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	fa01 f303 	lsl.w	r3, r1, r3
 8002f64:	431a      	orrs	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	60da      	str	r2, [r3, #12]
}
 8002f6a:	bf00      	nop
 8002f6c:	372c      	adds	r7, #44	@ 0x2c
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <LL_GPIO_SetAFPin_0_7>:
{
 8002f76:	b480      	push	{r7}
 8002f78:	b08b      	sub	sp, #44	@ 0x2c
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	60f8      	str	r0, [r7, #12]
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6a1a      	ldr	r2, [r3, #32]
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	fa93 f3a3 	rbit	r3, r3
 8002f90:	613b      	str	r3, [r7, #16]
  return result;
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002f9c:	2320      	movs	r3, #32
 8002f9e:	e003      	b.n	8002fa8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	fab3 f383 	clz	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	210f      	movs	r1, #15
 8002fac:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	fa93 f3a3 	rbit	r3, r3
 8002fbe:	61fb      	str	r3, [r7, #28]
  return result;
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002fca:	2320      	movs	r3, #32
 8002fcc:	e003      	b.n	8002fd6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	fab3 f383 	clz	r3, r3
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	fa01 f303 	lsl.w	r3, r1, r3
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	621a      	str	r2, [r3, #32]
}
 8002fe4:	bf00      	nop
 8002fe6:	372c      	adds	r7, #44	@ 0x2c
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <LL_GPIO_SetAFPin_8_15>:
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b08b      	sub	sp, #44	@ 0x2c
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	0a1b      	lsrs	r3, r3, #8
 8003004:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	fa93 f3a3 	rbit	r3, r3
 800300c:	613b      	str	r3, [r7, #16]
  return result;
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003018:	2320      	movs	r3, #32
 800301a:	e003      	b.n	8003024 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	fab3 f383 	clz	r3, r3
 8003022:	b2db      	uxtb	r3, r3
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	210f      	movs	r1, #15
 8003028:	fa01 f303 	lsl.w	r3, r1, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	401a      	ands	r2, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	0a1b      	lsrs	r3, r3, #8
 8003034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003036:	6a3b      	ldr	r3, [r7, #32]
 8003038:	fa93 f3a3 	rbit	r3, r3
 800303c:	61fb      	str	r3, [r7, #28]
  return result;
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8003048:	2320      	movs	r3, #32
 800304a:	e003      	b.n	8003054 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	fab3 f383 	clz	r3, r3
 8003052:	b2db      	uxtb	r3, r3
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	fa01 f303 	lsl.w	r3, r1, r3
 800305c:	431a      	orrs	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003062:	bf00      	nop
 8003064:	372c      	adds	r7, #44	@ 0x2c
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b088      	sub	sp, #32
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
 8003076:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	fa93 f3a3 	rbit	r3, r3
 8003084:	60fb      	str	r3, [r7, #12]
  return result;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d101      	bne.n	8003094 <LL_GPIO_Init+0x26>
    return 32U;
 8003090:	2320      	movs	r3, #32
 8003092:	e003      	b.n	800309c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	fab3 f383 	clz	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800309e:	e040      	b.n	8003122 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	2101      	movs	r1, #1
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d032      	beq.n	800311c <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	461a      	mov	r2, r3
 80030bc:	69b9      	ldr	r1, [r7, #24]
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff fe8a 	bl	8002dd8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d003      	beq.n	80030d4 <LL_GPIO_Init+0x66>
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d106      	bne.n	80030e2 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	461a      	mov	r2, r3
 80030da:	69b9      	ldr	r1, [r7, #24]
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff fed0 	bl	8002e82 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	461a      	mov	r2, r3
 80030e8:	69b9      	ldr	r1, [r7, #24]
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7ff ff06 	bl	8002efc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d111      	bne.n	800311c <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2bff      	cmp	r3, #255	@ 0xff
 80030fc:	d807      	bhi.n	800310e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	461a      	mov	r2, r3
 8003104:	69b9      	ldr	r1, [r7, #24]
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff ff35 	bl	8002f76 <LL_GPIO_SetAFPin_0_7>
 800310c:	e006      	b.n	800311c <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	461a      	mov	r2, r3
 8003114:	69b9      	ldr	r1, [r7, #24]
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7ff ff6a 	bl	8002ff0 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	3301      	adds	r3, #1
 8003120:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1b7      	bne.n	80030a0 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d003      	beq.n	8003140 <LL_GPIO_Init+0xd2>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	2b02      	cmp	r3, #2
 800313e:	d107      	bne.n	8003150 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	6819      	ldr	r1, [r3, #0]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	461a      	mov	r2, r3
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff fe81 	bl	8002e52 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3720      	adds	r7, #32
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <LL_RCC_HSI_IsReady>:
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8003160:	4b07      	ldr	r3, [pc, #28]	@ (8003180 <LL_RCC_HSI_IsReady+0x24>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800316c:	d101      	bne.n	8003172 <LL_RCC_HSI_IsReady+0x16>
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <LL_RCC_HSI_IsReady+0x18>
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000

08003184 <LL_RCC_LSE_IsReady>:
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8003188:	4b07      	ldr	r3, [pc, #28]	@ (80031a8 <LL_RCC_LSE_IsReady+0x24>)
 800318a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b02      	cmp	r3, #2
 8003194:	d101      	bne.n	800319a <LL_RCC_LSE_IsReady+0x16>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <LL_RCC_LSE_IsReady+0x18>
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40021000 	.word	0x40021000

080031ac <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80031b0:	4b06      	ldr	r3, [pc, #24]	@ (80031cc <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0308 	and.w	r3, r3, #8
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d101      	bne.n	80031c0 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	40021000 	.word	0x40021000

080031d0 <LL_RCC_MSI_GetRange>:
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80031d4:	4b04      	ldr	r3, [pc, #16]	@ (80031e8 <LL_RCC_MSI_GetRange+0x18>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	40021000 	.word	0x40021000

080031ec <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80031f0:	4b04      	ldr	r3, [pc, #16]	@ (8003204 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 80031f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031f6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	40021000 	.word	0x40021000

08003208 <LL_RCC_GetSysClkSource>:
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800320c:	4b04      	ldr	r3, [pc, #16]	@ (8003220 <LL_RCC_GetSysClkSource+0x18>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 030c 	and.w	r3, r3, #12
}
 8003214:	4618      	mov	r0, r3
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	40021000 	.word	0x40021000

08003224 <LL_RCC_GetAHBPrescaler>:
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003228:	4b04      	ldr	r3, [pc, #16]	@ (800323c <LL_RCC_GetAHBPrescaler+0x18>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003230:	4618      	mov	r0, r3
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40021000 	.word	0x40021000

08003240 <LL_RCC_GetAPB1Prescaler>:
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003244:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800324c:	4618      	mov	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40021000 	.word	0x40021000

0800325c <LL_RCC_GetAPB2Prescaler>:
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003260:	4b04      	ldr	r3, [pc, #16]	@ (8003274 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000

08003278 <LL_RCC_GetUSARTClockSource>:
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8003280:	4b06      	ldr	r3, [pc, #24]	@ (800329c <LL_RCC_GetUSARTClockSource+0x24>)
 8003282:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	401a      	ands	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	041b      	lsls	r3, r3, #16
 800328e:	4313      	orrs	r3, r2
}
 8003290:	4618      	mov	r0, r3
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40021000 	.word	0x40021000

080032a0 <LL_RCC_GetUARTClockSource>:
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80032a8:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <LL_RCC_GetUARTClockSource+0x24>)
 80032aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	401a      	ands	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	041b      	lsls	r3, r3, #16
 80032b6:	4313      	orrs	r3, r2
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	40021000 	.word	0x40021000

080032c8 <LL_RCC_PLL_GetMainSource>:
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80032cc:	4b04      	ldr	r3, [pc, #16]	@ (80032e0 <LL_RCC_PLL_GetMainSource+0x18>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 0303 	and.w	r3, r3, #3
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	40021000 	.word	0x40021000

080032e4 <LL_RCC_PLL_GetN>:
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80032e8:	4b04      	ldr	r3, [pc, #16]	@ (80032fc <LL_RCC_PLL_GetN+0x18>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	0a1b      	lsrs	r3, r3, #8
 80032ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	40021000 	.word	0x40021000

08003300 <LL_RCC_PLL_GetR>:
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003304:	4b04      	ldr	r3, [pc, #16]	@ (8003318 <LL_RCC_PLL_GetR+0x18>)
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40021000 	.word	0x40021000

0800331c <LL_RCC_PLL_GetDivider>:
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003320:	4b04      	ldr	r3, [pc, #16]	@ (8003334 <LL_RCC_PLL_GetDivider+0x18>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40021000 	.word	0x40021000

08003338 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003340:	2300      	movs	r3, #0
 8003342:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b03      	cmp	r3, #3
 8003348:	d137      	bne.n	80033ba <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7ff ff94 	bl	8003278 <LL_RCC_GetUSARTClockSource>
 8003350:	4603      	mov	r3, r0
 8003352:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8003356:	2b03      	cmp	r3, #3
 8003358:	f200 80b3 	bhi.w	80034c2 <LL_RCC_GetUSARTClockFreq+0x18a>
 800335c:	a201      	add	r2, pc, #4	@ (adr r2, 8003364 <LL_RCC_GetUSARTClockFreq+0x2c>)
 800335e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003362:	bf00      	nop
 8003364:	080033a3 	.word	0x080033a3
 8003368:	08003375 	.word	0x08003375
 800336c:	0800337d 	.word	0x0800337d
 8003370:	0800338f 	.word	0x0800338f
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003374:	f000 f956 	bl	8003624 <RCC_GetSystemClockFreq>
 8003378:	60f8      	str	r0, [r7, #12]
        break;
 800337a:	e0b3      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800337c:	f7ff feee 	bl	800315c <LL_RCC_HSI_IsReady>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 809f 	beq.w	80034c6 <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 8003388:	4b59      	ldr	r3, [pc, #356]	@ (80034f0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800338a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800338c:	e09b      	b.n	80034c6 <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800338e:	f7ff fef9 	bl	8003184 <LL_RCC_LSE_IsReady>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	f000 8098 	beq.w	80034ca <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 800339a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800339e:	60fb      	str	r3, [r7, #12]
        }
        break;
 80033a0:	e093      	b.n	80034ca <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80033a2:	f000 f93f 	bl	8003624 <RCC_GetSystemClockFreq>
 80033a6:	4603      	mov	r3, r0
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 f9cb 	bl	8003744 <RCC_GetHCLKClockFreq>
 80033ae:	4603      	mov	r3, r0
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 f9f1 	bl	8003798 <RCC_GetPCLK2ClockFreq>
 80033b6:	60f8      	str	r0, [r7, #12]
        break;
 80033b8:	e094      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b0c      	cmp	r3, #12
 80033be:	d146      	bne.n	800344e <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff ff59 	bl	8003278 <LL_RCC_GetUSARTClockSource>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80033cc:	2b0c      	cmp	r3, #12
 80033ce:	d87e      	bhi.n	80034ce <LL_RCC_GetUSARTClockFreq+0x196>
 80033d0:	a201      	add	r2, pc, #4	@ (adr r2, 80033d8 <LL_RCC_GetUSARTClockFreq+0xa0>)
 80033d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d6:	bf00      	nop
 80033d8:	08003437 	.word	0x08003437
 80033dc:	080034cf 	.word	0x080034cf
 80033e0:	080034cf 	.word	0x080034cf
 80033e4:	080034cf 	.word	0x080034cf
 80033e8:	0800340d 	.word	0x0800340d
 80033ec:	080034cf 	.word	0x080034cf
 80033f0:	080034cf 	.word	0x080034cf
 80033f4:	080034cf 	.word	0x080034cf
 80033f8:	08003415 	.word	0x08003415
 80033fc:	080034cf 	.word	0x080034cf
 8003400:	080034cf 	.word	0x080034cf
 8003404:	080034cf 	.word	0x080034cf
 8003408:	08003425 	.word	0x08003425
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800340c:	f000 f90a 	bl	8003624 <RCC_GetSystemClockFreq>
 8003410:	60f8      	str	r0, [r7, #12]
        break;
 8003412:	e067      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003414:	f7ff fea2 	bl	800315c <LL_RCC_HSI_IsReady>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d059      	beq.n	80034d2 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 800341e:	4b34      	ldr	r3, [pc, #208]	@ (80034f0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003420:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003422:	e056      	b.n	80034d2 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003424:	f7ff feae 	bl	8003184 <LL_RCC_LSE_IsReady>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d053      	beq.n	80034d6 <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 800342e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003432:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003434:	e04f      	b.n	80034d6 <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003436:	f000 f8f5 	bl	8003624 <RCC_GetSystemClockFreq>
 800343a:	4603      	mov	r3, r0
 800343c:	4618      	mov	r0, r3
 800343e:	f000 f981 	bl	8003744 <RCC_GetHCLKClockFreq>
 8003442:	4603      	mov	r3, r0
 8003444:	4618      	mov	r0, r3
 8003446:	f000 f993 	bl	8003770 <RCC_GetPCLK1ClockFreq>
 800344a:	60f8      	str	r0, [r7, #12]
        break;
 800344c:	e04a      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2b30      	cmp	r3, #48	@ 0x30
 8003452:	d147      	bne.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff ff0f 	bl	8003278 <LL_RCC_GetUSARTClockSource>
 800345a:	4603      	mov	r3, r0
 800345c:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8003460:	d01a      	beq.n	8003498 <LL_RCC_GetUSARTClockFreq+0x160>
 8003462:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8003466:	d838      	bhi.n	80034da <LL_RCC_GetUSARTClockFreq+0x1a2>
 8003468:	4a22      	ldr	r2, [pc, #136]	@ (80034f4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00c      	beq.n	8003488 <LL_RCC_GetUSARTClockFreq+0x150>
 800346e:	4a21      	ldr	r2, [pc, #132]	@ (80034f4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d832      	bhi.n	80034da <LL_RCC_GetUSARTClockFreq+0x1a2>
 8003474:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003478:	d017      	beq.n	80034aa <LL_RCC_GetUSARTClockFreq+0x172>
 800347a:	4a1f      	ldr	r2, [pc, #124]	@ (80034f8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d12c      	bne.n	80034da <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8003480:	f000 f8d0 	bl	8003624 <RCC_GetSystemClockFreq>
 8003484:	60f8      	str	r0, [r7, #12]
          break;
 8003486:	e02d      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8003488:	f7ff fe68 	bl	800315c <LL_RCC_HSI_IsReady>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d025      	beq.n	80034de <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 8003492:	4b17      	ldr	r3, [pc, #92]	@ (80034f0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003494:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003496:	e022      	b.n	80034de <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8003498:	f7ff fe74 	bl	8003184 <LL_RCC_LSE_IsReady>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01f      	beq.n	80034e2 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 80034a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034a6:	60fb      	str	r3, [r7, #12]
          }
          break;
 80034a8:	e01b      	b.n	80034e2 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80034aa:	f000 f8bb 	bl	8003624 <RCC_GetSystemClockFreq>
 80034ae:	4603      	mov	r3, r0
 80034b0:	4618      	mov	r0, r3
 80034b2:	f000 f947 	bl	8003744 <RCC_GetHCLKClockFreq>
 80034b6:	4603      	mov	r3, r0
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 f959 	bl	8003770 <RCC_GetPCLK1ClockFreq>
 80034be:	60f8      	str	r0, [r7, #12]
          break;
 80034c0:	e010      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80034c2:	bf00      	nop
 80034c4:	e00e      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80034c6:	bf00      	nop
 80034c8:	e00c      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80034ca:	bf00      	nop
 80034cc:	e00a      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80034ce:	bf00      	nop
 80034d0:	e008      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80034d2:	bf00      	nop
 80034d4:	e006      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80034d6:	bf00      	nop
 80034d8:	e004      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 80034da:	bf00      	nop
 80034dc:	e002      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 80034de:	bf00      	nop
 80034e0:	e000      	b.n	80034e4 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 80034e2:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 80034e4:	68fb      	ldr	r3, [r7, #12]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	00f42400 	.word	0x00f42400
 80034f4:	00300020 	.word	0x00300020
 80034f8:	00300010 	.word	0x00300010

080034fc <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003504:	2300      	movs	r3, #0
 8003506:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2bc0      	cmp	r3, #192	@ 0xc0
 800350c:	d13b      	bne.n	8003586 <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff fec6 	bl	80032a0 <LL_RCC_GetUARTClockSource>
 8003514:	4603      	mov	r3, r0
 8003516:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800351a:	d01a      	beq.n	8003552 <LL_RCC_GetUARTClockFreq+0x56>
 800351c:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8003520:	d82c      	bhi.n	800357c <LL_RCC_GetUARTClockFreq+0x80>
 8003522:	4a3b      	ldr	r2, [pc, #236]	@ (8003610 <LL_RCC_GetUARTClockFreq+0x114>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00c      	beq.n	8003542 <LL_RCC_GetUARTClockFreq+0x46>
 8003528:	4a39      	ldr	r2, [pc, #228]	@ (8003610 <LL_RCC_GetUARTClockFreq+0x114>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d826      	bhi.n	800357c <LL_RCC_GetUARTClockFreq+0x80>
 800352e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003532:	d017      	beq.n	8003564 <LL_RCC_GetUARTClockFreq+0x68>
 8003534:	4a37      	ldr	r2, [pc, #220]	@ (8003614 <LL_RCC_GetUARTClockFreq+0x118>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d120      	bne.n	800357c <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800353a:	f000 f873 	bl	8003624 <RCC_GetSystemClockFreq>
 800353e:	60f8      	str	r0, [r7, #12]
        break;
 8003540:	e021      	b.n	8003586 <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003542:	f7ff fe0b 	bl	800315c <LL_RCC_HSI_IsReady>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d019      	beq.n	8003580 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 800354c:	4b32      	ldr	r3, [pc, #200]	@ (8003618 <LL_RCC_GetUARTClockFreq+0x11c>)
 800354e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003550:	e016      	b.n	8003580 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003552:	f7ff fe17 	bl	8003184 <LL_RCC_LSE_IsReady>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d013      	beq.n	8003584 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 800355c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003560:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003562:	e00f      	b.n	8003584 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003564:	f000 f85e 	bl	8003624 <RCC_GetSystemClockFreq>
 8003568:	4603      	mov	r3, r0
 800356a:	4618      	mov	r0, r3
 800356c:	f000 f8ea 	bl	8003744 <RCC_GetHCLKClockFreq>
 8003570:	4603      	mov	r3, r0
 8003572:	4618      	mov	r0, r3
 8003574:	f000 f8fc 	bl	8003770 <RCC_GetPCLK1ClockFreq>
 8003578:	60f8      	str	r0, [r7, #12]
        break;
 800357a:	e004      	b.n	8003586 <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 800357c:	bf00      	nop
 800357e:	e002      	b.n	8003586 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8003580:	bf00      	nop
 8003582:	e000      	b.n	8003586 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8003584:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800358c:	d13b      	bne.n	8003606 <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff fe86 	bl	80032a0 <LL_RCC_GetUARTClockSource>
 8003594:	4603      	mov	r3, r0
 8003596:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 800359a:	d01a      	beq.n	80035d2 <LL_RCC_GetUARTClockFreq+0xd6>
 800359c:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80035a0:	d82c      	bhi.n	80035fc <LL_RCC_GetUARTClockFreq+0x100>
 80035a2:	4a1e      	ldr	r2, [pc, #120]	@ (800361c <LL_RCC_GetUARTClockFreq+0x120>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00c      	beq.n	80035c2 <LL_RCC_GetUARTClockFreq+0xc6>
 80035a8:	4a1c      	ldr	r2, [pc, #112]	@ (800361c <LL_RCC_GetUARTClockFreq+0x120>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d826      	bhi.n	80035fc <LL_RCC_GetUARTClockFreq+0x100>
 80035ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035b2:	d017      	beq.n	80035e4 <LL_RCC_GetUARTClockFreq+0xe8>
 80035b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003620 <LL_RCC_GetUARTClockFreq+0x124>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d120      	bne.n	80035fc <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80035ba:	f000 f833 	bl	8003624 <RCC_GetSystemClockFreq>
 80035be:	60f8      	str	r0, [r7, #12]
        break;
 80035c0:	e021      	b.n	8003606 <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80035c2:	f7ff fdcb 	bl	800315c <LL_RCC_HSI_IsReady>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d019      	beq.n	8003600 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 80035cc:	4b12      	ldr	r3, [pc, #72]	@ (8003618 <LL_RCC_GetUARTClockFreq+0x11c>)
 80035ce:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035d0:	e016      	b.n	8003600 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80035d2:	f7ff fdd7 	bl	8003184 <LL_RCC_LSE_IsReady>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d013      	beq.n	8003604 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 80035dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035e0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035e2:	e00f      	b.n	8003604 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80035e4:	f000 f81e 	bl	8003624 <RCC_GetSystemClockFreq>
 80035e8:	4603      	mov	r3, r0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 f8aa 	bl	8003744 <RCC_GetHCLKClockFreq>
 80035f0:	4603      	mov	r3, r0
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 f8bc 	bl	8003770 <RCC_GetPCLK1ClockFreq>
 80035f8:	60f8      	str	r0, [r7, #12]
        break;
 80035fa:	e004      	b.n	8003606 <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 80035fc:	bf00      	nop
 80035fe:	e002      	b.n	8003606 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8003600:	bf00      	nop
 8003602:	e000      	b.n	8003606 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8003604:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8003606:	68fb      	ldr	r3, [r7, #12]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	00c00080 	.word	0x00c00080
 8003614:	00c00040 	.word	0x00c00040
 8003618:	00f42400 	.word	0x00f42400
 800361c:	03000200 	.word	0x03000200
 8003620:	03000100 	.word	0x03000100

08003624 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800362a:	f7ff fded 	bl	8003208 <LL_RCC_GetSysClkSource>
 800362e:	4603      	mov	r3, r0
 8003630:	2b0c      	cmp	r3, #12
 8003632:	d851      	bhi.n	80036d8 <RCC_GetSystemClockFreq+0xb4>
 8003634:	a201      	add	r2, pc, #4	@ (adr r2, 800363c <RCC_GetSystemClockFreq+0x18>)
 8003636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363a:	bf00      	nop
 800363c:	08003671 	.word	0x08003671
 8003640:	080036d9 	.word	0x080036d9
 8003644:	080036d9 	.word	0x080036d9
 8003648:	080036d9 	.word	0x080036d9
 800364c:	080036c5 	.word	0x080036c5
 8003650:	080036d9 	.word	0x080036d9
 8003654:	080036d9 	.word	0x080036d9
 8003658:	080036d9 	.word	0x080036d9
 800365c:	080036cb 	.word	0x080036cb
 8003660:	080036d9 	.word	0x080036d9
 8003664:	080036d9 	.word	0x080036d9
 8003668:	080036d9 	.word	0x080036d9
 800366c:	080036d1 	.word	0x080036d1
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003670:	f7ff fd9c 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d111      	bne.n	800369e <RCC_GetSystemClockFreq+0x7a>
 800367a:	f7ff fd97 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d004      	beq.n	800368e <RCC_GetSystemClockFreq+0x6a>
 8003684:	f7ff fda4 	bl	80031d0 <LL_RCC_MSI_GetRange>
 8003688:	4603      	mov	r3, r0
 800368a:	0a1b      	lsrs	r3, r3, #8
 800368c:	e003      	b.n	8003696 <RCC_GetSystemClockFreq+0x72>
 800368e:	f7ff fdad 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 8003692:	4603      	mov	r3, r0
 8003694:	0a1b      	lsrs	r3, r3, #8
 8003696:	4a28      	ldr	r2, [pc, #160]	@ (8003738 <RCC_GetSystemClockFreq+0x114>)
 8003698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800369c:	e010      	b.n	80036c0 <RCC_GetSystemClockFreq+0x9c>
 800369e:	f7ff fd85 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d004      	beq.n	80036b2 <RCC_GetSystemClockFreq+0x8e>
 80036a8:	f7ff fd92 	bl	80031d0 <LL_RCC_MSI_GetRange>
 80036ac:	4603      	mov	r3, r0
 80036ae:	091b      	lsrs	r3, r3, #4
 80036b0:	e003      	b.n	80036ba <RCC_GetSystemClockFreq+0x96>
 80036b2:	f7ff fd9b 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 80036b6:	4603      	mov	r3, r0
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003738 <RCC_GetSystemClockFreq+0x114>)
 80036bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c0:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80036c2:	e033      	b.n	800372c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80036c4:	4b1d      	ldr	r3, [pc, #116]	@ (800373c <RCC_GetSystemClockFreq+0x118>)
 80036c6:	607b      	str	r3, [r7, #4]
      break;
 80036c8:	e030      	b.n	800372c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80036ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003740 <RCC_GetSystemClockFreq+0x11c>)
 80036cc:	607b      	str	r3, [r7, #4]
      break;
 80036ce:	e02d      	b.n	800372c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80036d0:	f000 f876 	bl	80037c0 <RCC_PLL_GetFreqDomain_SYS>
 80036d4:	6078      	str	r0, [r7, #4]
      break;
 80036d6:	e029      	b.n	800372c <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80036d8:	f7ff fd68 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d111      	bne.n	8003706 <RCC_GetSystemClockFreq+0xe2>
 80036e2:	f7ff fd63 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d004      	beq.n	80036f6 <RCC_GetSystemClockFreq+0xd2>
 80036ec:	f7ff fd70 	bl	80031d0 <LL_RCC_MSI_GetRange>
 80036f0:	4603      	mov	r3, r0
 80036f2:	0a1b      	lsrs	r3, r3, #8
 80036f4:	e003      	b.n	80036fe <RCC_GetSystemClockFreq+0xda>
 80036f6:	f7ff fd79 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 80036fa:	4603      	mov	r3, r0
 80036fc:	0a1b      	lsrs	r3, r3, #8
 80036fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003738 <RCC_GetSystemClockFreq+0x114>)
 8003700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003704:	e010      	b.n	8003728 <RCC_GetSystemClockFreq+0x104>
 8003706:	f7ff fd51 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d004      	beq.n	800371a <RCC_GetSystemClockFreq+0xf6>
 8003710:	f7ff fd5e 	bl	80031d0 <LL_RCC_MSI_GetRange>
 8003714:	4603      	mov	r3, r0
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	e003      	b.n	8003722 <RCC_GetSystemClockFreq+0xfe>
 800371a:	f7ff fd67 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 800371e:	4603      	mov	r3, r0
 8003720:	091b      	lsrs	r3, r3, #4
 8003722:	4a05      	ldr	r2, [pc, #20]	@ (8003738 <RCC_GetSystemClockFreq+0x114>)
 8003724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003728:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800372a:	bf00      	nop
  }

  return frequency;
 800372c:	687b      	ldr	r3, [r7, #4]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	08004904 	.word	0x08004904
 800373c:	00f42400 	.word	0x00f42400
 8003740:	007a1200 	.word	0x007a1200

08003744 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800374c:	f7ff fd6a 	bl	8003224 <LL_RCC_GetAHBPrescaler>
 8003750:	4603      	mov	r3, r0
 8003752:	091b      	lsrs	r3, r3, #4
 8003754:	f003 030f 	and.w	r3, r3, #15
 8003758:	4a04      	ldr	r2, [pc, #16]	@ (800376c <RCC_GetHCLKClockFreq+0x28>)
 800375a:	5cd3      	ldrb	r3, [r2, r3]
 800375c:	461a      	mov	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	40d3      	lsrs	r3, r2
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	080048ec 	.word	0x080048ec

08003770 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003778:	f7ff fd62 	bl	8003240 <LL_RCC_GetAPB1Prescaler>
 800377c:	4603      	mov	r3, r0
 800377e:	0a1b      	lsrs	r3, r3, #8
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <RCC_GetPCLK1ClockFreq+0x24>)
 8003782:	5cd3      	ldrb	r3, [r2, r3]
 8003784:	461a      	mov	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	40d3      	lsrs	r3, r2
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	080048fc 	.word	0x080048fc

08003798 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80037a0:	f7ff fd5c 	bl	800325c <LL_RCC_GetAPB2Prescaler>
 80037a4:	4603      	mov	r3, r0
 80037a6:	0adb      	lsrs	r3, r3, #11
 80037a8:	4a04      	ldr	r2, [pc, #16]	@ (80037bc <RCC_GetPCLK2ClockFreq+0x24>)
 80037aa:	5cd3      	ldrb	r3, [r2, r3]
 80037ac:	461a      	mov	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	40d3      	lsrs	r3, r2
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	080048fc 	.word	0x080048fc

080037c0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80037c0:	b590      	push	{r4, r7, lr}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80037c6:	f7ff fd7f 	bl	80032c8 <LL_RCC_PLL_GetMainSource>
 80037ca:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	2b03      	cmp	r3, #3
 80037d0:	d036      	beq.n	8003840 <RCC_PLL_GetFreqDomain_SYS+0x80>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d836      	bhi.n	8003846 <RCC_PLL_GetFreqDomain_SYS+0x86>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d003      	beq.n	80037e6 <RCC_PLL_GetFreqDomain_SYS+0x26>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d02a      	beq.n	800383a <RCC_PLL_GetFreqDomain_SYS+0x7a>
 80037e4:	e02f      	b.n	8003846 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80037e6:	f7ff fce1 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d111      	bne.n	8003814 <RCC_PLL_GetFreqDomain_SYS+0x54>
 80037f0:	f7ff fcdc 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d004      	beq.n	8003804 <RCC_PLL_GetFreqDomain_SYS+0x44>
 80037fa:	f7ff fce9 	bl	80031d0 <LL_RCC_MSI_GetRange>
 80037fe:	4603      	mov	r3, r0
 8003800:	0a1b      	lsrs	r3, r3, #8
 8003802:	e003      	b.n	800380c <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8003804:	f7ff fcf2 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 8003808:	4603      	mov	r3, r0
 800380a:	0a1b      	lsrs	r3, r3, #8
 800380c:	4a2f      	ldr	r2, [pc, #188]	@ (80038cc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800380e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003812:	e010      	b.n	8003836 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8003814:	f7ff fcca 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d004      	beq.n	8003828 <RCC_PLL_GetFreqDomain_SYS+0x68>
 800381e:	f7ff fcd7 	bl	80031d0 <LL_RCC_MSI_GetRange>
 8003822:	4603      	mov	r3, r0
 8003824:	091b      	lsrs	r3, r3, #4
 8003826:	e003      	b.n	8003830 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8003828:	f7ff fce0 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 800382c:	4603      	mov	r3, r0
 800382e:	091b      	lsrs	r3, r3, #4
 8003830:	4a26      	ldr	r2, [pc, #152]	@ (80038cc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003836:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003838:	e02f      	b.n	800389a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800383a:	4b25      	ldr	r3, [pc, #148]	@ (80038d0 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 800383c:	607b      	str	r3, [r7, #4]
      break;
 800383e:	e02c      	b.n	800389a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003840:	4b24      	ldr	r3, [pc, #144]	@ (80038d4 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8003842:	607b      	str	r3, [r7, #4]
      break;
 8003844:	e029      	b.n	800389a <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003846:	f7ff fcb1 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d111      	bne.n	8003874 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8003850:	f7ff fcac 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d004      	beq.n	8003864 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 800385a:	f7ff fcb9 	bl	80031d0 <LL_RCC_MSI_GetRange>
 800385e:	4603      	mov	r3, r0
 8003860:	0a1b      	lsrs	r3, r3, #8
 8003862:	e003      	b.n	800386c <RCC_PLL_GetFreqDomain_SYS+0xac>
 8003864:	f7ff fcc2 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 8003868:	4603      	mov	r3, r0
 800386a:	0a1b      	lsrs	r3, r3, #8
 800386c:	4a17      	ldr	r2, [pc, #92]	@ (80038cc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800386e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003872:	e010      	b.n	8003896 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8003874:	f7ff fc9a 	bl	80031ac <LL_RCC_MSI_IsEnabledRangeSelect>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d004      	beq.n	8003888 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 800387e:	f7ff fca7 	bl	80031d0 <LL_RCC_MSI_GetRange>
 8003882:	4603      	mov	r3, r0
 8003884:	091b      	lsrs	r3, r3, #4
 8003886:	e003      	b.n	8003890 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8003888:	f7ff fcb0 	bl	80031ec <LL_RCC_MSI_GetRangeAfterStandby>
 800388c:	4603      	mov	r3, r0
 800388e:	091b      	lsrs	r3, r3, #4
 8003890:	4a0e      	ldr	r2, [pc, #56]	@ (80038cc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003896:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003898:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800389a:	f7ff fd3f 	bl	800331c <LL_RCC_PLL_GetDivider>
 800389e:	4603      	mov	r3, r0
 80038a0:	091b      	lsrs	r3, r3, #4
 80038a2:	3301      	adds	r3, #1
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	fbb2 f4f3 	udiv	r4, r2, r3
 80038aa:	f7ff fd1b 	bl	80032e4 <LL_RCC_PLL_GetN>
 80038ae:	4603      	mov	r3, r0
 80038b0:	fb03 f404 	mul.w	r4, r3, r4
 80038b4:	f7ff fd24 	bl	8003300 <LL_RCC_PLL_GetR>
 80038b8:	4603      	mov	r3, r0
 80038ba:	0e5b      	lsrs	r3, r3, #25
 80038bc:	3301      	adds	r3, #1
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd90      	pop	{r4, r7, pc}
 80038cc:	08004904 	.word	0x08004904
 80038d0:	00f42400 	.word	0x00f42400
 80038d4:	007a1200 	.word	0x007a1200

080038d8 <LL_SPI_IsEnabled>:
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038e8:	2b40      	cmp	r3, #64	@ 0x40
 80038ea:	d101      	bne.n	80038f0 <LL_SPI_IsEnabled+0x18>
 80038ec:	2301      	movs	r3, #1
 80038ee:	e000      	b.n	80038f2 <LL_SPI_IsEnabled+0x1a>
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	370c      	adds	r7, #12
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <LL_SPI_SetCRCPolynomial>:
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
 8003906:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	b29b      	uxth	r3, r3
 800390c:	461a      	mov	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	611a      	str	r2, [r3, #16]
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
	...

08003920 <LL_APB1_GRP1_ForceReset>:
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003928:	4b05      	ldr	r3, [pc, #20]	@ (8003940 <LL_APB1_GRP1_ForceReset+0x20>)
 800392a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800392c:	4904      	ldr	r1, [pc, #16]	@ (8003940 <LL_APB1_GRP1_ForceReset+0x20>)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4313      	orrs	r3, r2
 8003932:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	40021000 	.word	0x40021000

08003944 <LL_APB1_GRP1_ReleaseReset>:
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800394c:	4b06      	ldr	r3, [pc, #24]	@ (8003968 <LL_APB1_GRP1_ReleaseReset+0x24>)
 800394e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	43db      	mvns	r3, r3
 8003954:	4904      	ldr	r1, [pc, #16]	@ (8003968 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003956:	4013      	ands	r3, r2
 8003958:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	40021000 	.word	0x40021000

0800396c <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8003974:	4b05      	ldr	r3, [pc, #20]	@ (800398c <LL_APB2_GRP1_ForceReset+0x20>)
 8003976:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003978:	4904      	ldr	r1, [pc, #16]	@ (800398c <LL_APB2_GRP1_ForceReset+0x20>)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4313      	orrs	r3, r2
 800397e:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	40021000 	.word	0x40021000

08003990 <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8003998:	4b06      	ldr	r3, [pc, #24]	@ (80039b4 <LL_APB2_GRP1_ReleaseReset+0x24>)
 800399a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	43db      	mvns	r3, r3
 80039a0:	4904      	ldr	r1, [pc, #16]	@ (80039b4 <LL_APB2_GRP1_ReleaseReset+0x24>)
 80039a2:	4013      	ands	r3, r2
 80039a4:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40021000 	.word	0x40021000

080039b8 <LL_SPI_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: SPI registers are de-initialized
  *          - ERROR: SPI registers are not de-initialized
  */
ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(SPIx));

#if defined(SPI1)
  if (SPIx == SPI1)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a17      	ldr	r2, [pc, #92]	@ (8003a24 <LL_SPI_DeInit+0x6c>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d109      	bne.n	80039e0 <LL_SPI_DeInit+0x28>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1);
 80039cc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80039d0:	f7ff ffcc 	bl	800396c <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1);
 80039d4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80039d8:	f7ff ffda 	bl	8003990 <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 80039dc:	2300      	movs	r3, #0
 80039de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI1 */
#if defined(SPI2)
  if (SPIx == SPI2)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a11      	ldr	r2, [pc, #68]	@ (8003a28 <LL_SPI_DeInit+0x70>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d109      	bne.n	80039fc <LL_SPI_DeInit+0x44>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2);
 80039e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80039ec:	f7ff ff98 	bl	8003920 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2);
 80039f0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80039f4:	f7ff ffa6 	bl	8003944 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI2 */
#if defined(SPI3)
  if (SPIx == SPI3)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a0b      	ldr	r2, [pc, #44]	@ (8003a2c <LL_SPI_DeInit+0x74>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d109      	bne.n	8003a18 <LL_SPI_DeInit+0x60>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003a04:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003a08:	f7ff ff8a 	bl	8003920 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003a0c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003a10:	f7ff ff98 	bl	8003944 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 8003a14:	2300      	movs	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI3 */

  return status;
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	40013000 	.word	0x40013000
 8003a28:	40003800 	.word	0x40003800
 8003a2c:	40003c00 	.word	0x40003c00

08003a30 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff ff4a 	bl	80038d8 <LL_SPI_IsEnabled>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d13b      	bne.n	8003ac2 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a52:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	6811      	ldr	r1, [r2, #0]
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	6852      	ldr	r2, [r2, #4]
 8003a5e:	4311      	orrs	r1, r2
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	68d2      	ldr	r2, [r2, #12]
 8003a64:	4311      	orrs	r1, r2
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	6912      	ldr	r2, [r2, #16]
 8003a6a:	4311      	orrs	r1, r2
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	6952      	ldr	r2, [r2, #20]
 8003a70:	4311      	orrs	r1, r2
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	6992      	ldr	r2, [r2, #24]
 8003a76:	4311      	orrs	r1, r2
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	69d2      	ldr	r2, [r2, #28]
 8003a7c:	4311      	orrs	r1, r2
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	6a12      	ldr	r2, [r2, #32]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a92:	f023 0304 	bic.w	r3, r3, #4
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	6891      	ldr	r1, [r2, #8]
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	6952      	ldr	r2, [r2, #20]
 8003a9e:	0c12      	lsrs	r2, r2, #16
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab0:	d105      	bne.n	8003abe <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff ff20 	bl	80038fe <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <LL_USART_IsEnabled>:
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <LL_USART_IsEnabled+0x18>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <LL_USART_IsEnabled+0x1a>
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <LL_USART_SetStopBitsLength>:
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	605a      	str	r2, [r3, #4]
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <LL_USART_SetHWFlowCtrl>:
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	609a      	str	r2, [r3, #8]
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <LL_USART_SetBaudRate>:
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b087      	sub	sp, #28
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	607a      	str	r2, [r7, #4]
 8003b4a:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b52:	d11a      	bne.n	8003b8a <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	005a      	lsls	r2, r3, #1
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	085b      	lsrs	r3, r3, #1
 8003b5c:	441a      	add	r2, r3
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8003b6e:	4013      	ands	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	085b      	lsrs	r3, r3, #1
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	60da      	str	r2, [r3, #12]
}
 8003b88:	e00a      	b.n	8003ba0 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	085a      	lsrs	r2, r3, #1
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	441a      	add	r2, r3
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	60da      	str	r2, [r3, #12]
}
 8003ba0:	bf00      	nop
 8003ba2:	371c      	adds	r7, #28
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <LL_APB1_GRP1_ForceReset>:
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003bb4:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <LL_APB1_GRP1_ForceReset+0x20>)
 8003bb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bb8:	4904      	ldr	r1, [pc, #16]	@ (8003bcc <LL_APB1_GRP1_ForceReset+0x20>)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	40021000 	.word	0x40021000

08003bd0 <LL_APB1_GRP1_ReleaseReset>:
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8003bd8:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003bda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	4904      	ldr	r1, [pc, #16]	@ (8003bf4 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40021000 	.word	0x40021000

08003bf8 <LL_APB2_GRP1_ForceReset>:
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8003c00:	4b05      	ldr	r3, [pc, #20]	@ (8003c18 <LL_APB2_GRP1_ForceReset+0x20>)
 8003c02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c04:	4904      	ldr	r1, [pc, #16]	@ (8003c18 <LL_APB2_GRP1_ForceReset+0x20>)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	40021000 	.word	0x40021000

08003c1c <LL_APB2_GRP1_ReleaseReset>:
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8003c24:	4b06      	ldr	r3, [pc, #24]	@ (8003c40 <LL_APB2_GRP1_ReleaseReset+0x24>)
 8003c26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	4904      	ldr	r1, [pc, #16]	@ (8003c40 <LL_APB2_GRP1_ReleaseReset+0x24>)
 8003c2e:	4013      	ands	r3, r2
 8003c30:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40021000 	.word	0x40021000

08003c44 <LL_USART_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are de-initialized
  *          - ERROR: USART registers are not de-initialized
  */
ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(USARTx));

  if (USARTx == USART1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a23      	ldr	r2, [pc, #140]	@ (8003ce0 <LL_USART_DeInit+0x9c>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d108      	bne.n	8003c6a <LL_USART_DeInit+0x26>
  {
    /* Force reset of USART clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1);
 8003c58:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003c5c:	f7ff ffcc 	bl	8003bf8 <LL_APB2_GRP1_ForceReset>

    /* Release reset of USART clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1);
 8003c60:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003c64:	f7ff ffda 	bl	8003c1c <LL_APB2_GRP1_ReleaseReset>
 8003c68:	e035      	b.n	8003cd6 <LL_USART_DeInit+0x92>
  }
  else if (USARTx == USART2)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ce4 <LL_USART_DeInit+0xa0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d108      	bne.n	8003c84 <LL_USART_DeInit+0x40>
  {
    /* Force reset of USART clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART2);
 8003c72:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003c76:	f7ff ff99 	bl	8003bac <LL_APB1_GRP1_ForceReset>

    /* Release reset of USART clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART2);
 8003c7a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003c7e:	f7ff ffa7 	bl	8003bd0 <LL_APB1_GRP1_ReleaseReset>
 8003c82:	e028      	b.n	8003cd6 <LL_USART_DeInit+0x92>
  }
#if defined(USART3)
  else if (USARTx == USART3)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a18      	ldr	r2, [pc, #96]	@ (8003ce8 <LL_USART_DeInit+0xa4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d108      	bne.n	8003c9e <LL_USART_DeInit+0x5a>
  {
    /* Force reset of USART clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART3);
 8003c8c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8003c90:	f7ff ff8c 	bl	8003bac <LL_APB1_GRP1_ForceReset>

    /* Release reset of USART clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART3);
 8003c94:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8003c98:	f7ff ff9a 	bl	8003bd0 <LL_APB1_GRP1_ReleaseReset>
 8003c9c:	e01b      	b.n	8003cd6 <LL_USART_DeInit+0x92>
  }
#endif /* USART3 */
#if defined(UART4)
  else if (USARTx == UART4)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a12      	ldr	r2, [pc, #72]	@ (8003cec <LL_USART_DeInit+0xa8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d108      	bne.n	8003cb8 <LL_USART_DeInit+0x74>
  {
    /* Force reset of UART clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_UART4);
 8003ca6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003caa:	f7ff ff7f 	bl	8003bac <LL_APB1_GRP1_ForceReset>

    /* Release reset of UART clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_UART4);
 8003cae:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003cb2:	f7ff ff8d 	bl	8003bd0 <LL_APB1_GRP1_ReleaseReset>
 8003cb6:	e00e      	b.n	8003cd6 <LL_USART_DeInit+0x92>
  }
#endif /* UART4 */
#if defined(UART5)
  else if (USARTx == UART5)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a0d      	ldr	r2, [pc, #52]	@ (8003cf0 <LL_USART_DeInit+0xac>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d108      	bne.n	8003cd2 <LL_USART_DeInit+0x8e>
  {
    /* Force reset of UART clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_UART5);
 8003cc0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003cc4:	f7ff ff72 	bl	8003bac <LL_APB1_GRP1_ForceReset>

    /* Release reset of UART clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_UART5);
 8003cc8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003ccc:	f7ff ff80 	bl	8003bd0 <LL_APB1_GRP1_ReleaseReset>
 8003cd0:	e001      	b.n	8003cd6 <LL_USART_DeInit+0x92>
  }
#endif /* UART5 */
  else
  {
    status = ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40013800 	.word	0x40013800
 8003ce4:	40004400 	.word	0x40004400
 8003ce8:	40004800 	.word	0x40004800
 8003cec:	40004c00 	.word	0x40004c00
 8003cf0:	40005000 	.word	0x40005000

08003cf4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003d02:	2300      	movs	r3, #0
 8003d04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff fee0 	bl	8003acc <LL_USART_IsEnabled>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d15b      	bne.n	8003dca <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	4b2f      	ldr	r3, [pc, #188]	@ (8003dd4 <LL_USART_Init+0xe0>)
 8003d18:	4013      	ands	r3, r2
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	6851      	ldr	r1, [r2, #4]
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	68d2      	ldr	r2, [r2, #12]
 8003d22:	4311      	orrs	r1, r2
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	6912      	ldr	r2, [r2, #16]
 8003d28:	4311      	orrs	r1, r2
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	6992      	ldr	r2, [r2, #24]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	431a      	orrs	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff fed8 	bl	8003af2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	4619      	mov	r1, r3
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7ff fee5 	bl	8003b18 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a21      	ldr	r2, [pc, #132]	@ (8003dd8 <LL_USART_Init+0xe4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d104      	bne.n	8003d60 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003d56:	2003      	movs	r0, #3
 8003d58:	f7ff faee 	bl	8003338 <LL_RCC_GetUSARTClockFreq>
 8003d5c:	60b8      	str	r0, [r7, #8]
 8003d5e:	e023      	b.n	8003da8 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a1e      	ldr	r2, [pc, #120]	@ (8003ddc <LL_USART_Init+0xe8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d104      	bne.n	8003d72 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8003d68:	200c      	movs	r0, #12
 8003d6a:	f7ff fae5 	bl	8003338 <LL_RCC_GetUSARTClockFreq>
 8003d6e:	60b8      	str	r0, [r7, #8]
 8003d70:	e01a      	b.n	8003da8 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a1a      	ldr	r2, [pc, #104]	@ (8003de0 <LL_USART_Init+0xec>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d104      	bne.n	8003d84 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8003d7a:	2030      	movs	r0, #48	@ 0x30
 8003d7c:	f7ff fadc 	bl	8003338 <LL_RCC_GetUSARTClockFreq>
 8003d80:	60b8      	str	r0, [r7, #8]
 8003d82:	e011      	b.n	8003da8 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a17      	ldr	r2, [pc, #92]	@ (8003de4 <LL_USART_Init+0xf0>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d104      	bne.n	8003d96 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8003d8c:	20c0      	movs	r0, #192	@ 0xc0
 8003d8e:	f7ff fbb5 	bl	80034fc <LL_RCC_GetUARTClockFreq>
 8003d92:	60b8      	str	r0, [r7, #8]
 8003d94:	e008      	b.n	8003da8 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a13      	ldr	r2, [pc, #76]	@ (8003de8 <LL_USART_Init+0xf4>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d104      	bne.n	8003da8 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8003d9e:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8003da2:	f7ff fbab 	bl	80034fc <LL_RCC_GetUARTClockFreq>
 8003da6:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00d      	beq.n	8003dca <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8003db6:	2300      	movs	r3, #0
 8003db8:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	699a      	ldr	r2, [r3, #24]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68b9      	ldr	r1, [r7, #8]
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7ff feba 	bl	8003b3e <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	efff69f3 	.word	0xefff69f3
 8003dd8:	40013800 	.word	0x40013800
 8003ddc:	40004400 	.word	0x40004400
 8003de0:	40004800 	.word	0x40004800
 8003de4:	40004c00 	.word	0x40004c00
 8003de8:	40005000 	.word	0x40005000

08003dec <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003df4:	4b10      	ldr	r3, [pc, #64]	@ (8003e38 <LL_mDelay+0x4c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003dfe:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e06:	d00c      	beq.n	8003e22 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8003e0e:	e008      	b.n	8003e22 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003e10:	4b09      	ldr	r3, [pc, #36]	@ (8003e38 <LL_mDelay+0x4c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1f3      	bne.n	8003e10 <LL_mDelay+0x24>
    }
  }
}
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	3714      	adds	r7, #20
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	e000e010 	.word	0xe000e010

08003e3c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003e44:	4a04      	ldr	r2, [pc, #16]	@ (8003e58 <LL_SetSystemCoreClock+0x1c>)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6013      	str	r3, [r2, #0]
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	20000038 	.word	0x20000038

08003e5c <siprintf>:
 8003e5c:	b40e      	push	{r1, r2, r3}
 8003e5e:	b510      	push	{r4, lr}
 8003e60:	b09d      	sub	sp, #116	@ 0x74
 8003e62:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003e64:	9002      	str	r0, [sp, #8]
 8003e66:	9006      	str	r0, [sp, #24]
 8003e68:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003e6c:	480a      	ldr	r0, [pc, #40]	@ (8003e98 <siprintf+0x3c>)
 8003e6e:	9107      	str	r1, [sp, #28]
 8003e70:	9104      	str	r1, [sp, #16]
 8003e72:	490a      	ldr	r1, [pc, #40]	@ (8003e9c <siprintf+0x40>)
 8003e74:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e78:	9105      	str	r1, [sp, #20]
 8003e7a:	2400      	movs	r4, #0
 8003e7c:	a902      	add	r1, sp, #8
 8003e7e:	6800      	ldr	r0, [r0, #0]
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003e84:	f000 f9a2 	bl	80041cc <_svfiprintf_r>
 8003e88:	9b02      	ldr	r3, [sp, #8]
 8003e8a:	701c      	strb	r4, [r3, #0]
 8003e8c:	b01d      	add	sp, #116	@ 0x74
 8003e8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e92:	b003      	add	sp, #12
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	2000003c 	.word	0x2000003c
 8003e9c:	ffff0208 	.word	0xffff0208

08003ea0 <memset>:
 8003ea0:	4402      	add	r2, r0
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d100      	bne.n	8003eaa <memset+0xa>
 8003ea8:	4770      	bx	lr
 8003eaa:	f803 1b01 	strb.w	r1, [r3], #1
 8003eae:	e7f9      	b.n	8003ea4 <memset+0x4>

08003eb0 <__errno>:
 8003eb0:	4b01      	ldr	r3, [pc, #4]	@ (8003eb8 <__errno+0x8>)
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	2000003c 	.word	0x2000003c

08003ebc <__libc_init_array>:
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	4d0d      	ldr	r5, [pc, #52]	@ (8003ef4 <__libc_init_array+0x38>)
 8003ec0:	4c0d      	ldr	r4, [pc, #52]	@ (8003ef8 <__libc_init_array+0x3c>)
 8003ec2:	1b64      	subs	r4, r4, r5
 8003ec4:	10a4      	asrs	r4, r4, #2
 8003ec6:	2600      	movs	r6, #0
 8003ec8:	42a6      	cmp	r6, r4
 8003eca:	d109      	bne.n	8003ee0 <__libc_init_array+0x24>
 8003ecc:	4d0b      	ldr	r5, [pc, #44]	@ (8003efc <__libc_init_array+0x40>)
 8003ece:	4c0c      	ldr	r4, [pc, #48]	@ (8003f00 <__libc_init_array+0x44>)
 8003ed0:	f000 fc64 	bl	800479c <_init>
 8003ed4:	1b64      	subs	r4, r4, r5
 8003ed6:	10a4      	asrs	r4, r4, #2
 8003ed8:	2600      	movs	r6, #0
 8003eda:	42a6      	cmp	r6, r4
 8003edc:	d105      	bne.n	8003eea <__libc_init_array+0x2e>
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ee4:	4798      	blx	r3
 8003ee6:	3601      	adds	r6, #1
 8003ee8:	e7ee      	b.n	8003ec8 <__libc_init_array+0xc>
 8003eea:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eee:	4798      	blx	r3
 8003ef0:	3601      	adds	r6, #1
 8003ef2:	e7f2      	b.n	8003eda <__libc_init_array+0x1e>
 8003ef4:	08004970 	.word	0x08004970
 8003ef8:	08004970 	.word	0x08004970
 8003efc:	08004970 	.word	0x08004970
 8003f00:	08004974 	.word	0x08004974

08003f04 <__retarget_lock_acquire_recursive>:
 8003f04:	4770      	bx	lr

08003f06 <__retarget_lock_release_recursive>:
 8003f06:	4770      	bx	lr

08003f08 <memcpy>:
 8003f08:	440a      	add	r2, r1
 8003f0a:	4291      	cmp	r1, r2
 8003f0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f10:	d100      	bne.n	8003f14 <memcpy+0xc>
 8003f12:	4770      	bx	lr
 8003f14:	b510      	push	{r4, lr}
 8003f16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f1e:	4291      	cmp	r1, r2
 8003f20:	d1f9      	bne.n	8003f16 <memcpy+0xe>
 8003f22:	bd10      	pop	{r4, pc}

08003f24 <_free_r>:
 8003f24:	b538      	push	{r3, r4, r5, lr}
 8003f26:	4605      	mov	r5, r0
 8003f28:	2900      	cmp	r1, #0
 8003f2a:	d041      	beq.n	8003fb0 <_free_r+0x8c>
 8003f2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f30:	1f0c      	subs	r4, r1, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	bfb8      	it	lt
 8003f36:	18e4      	addlt	r4, r4, r3
 8003f38:	f000 f8e0 	bl	80040fc <__malloc_lock>
 8003f3c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fb4 <_free_r+0x90>)
 8003f3e:	6813      	ldr	r3, [r2, #0]
 8003f40:	b933      	cbnz	r3, 8003f50 <_free_r+0x2c>
 8003f42:	6063      	str	r3, [r4, #4]
 8003f44:	6014      	str	r4, [r2, #0]
 8003f46:	4628      	mov	r0, r5
 8003f48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f4c:	f000 b8dc 	b.w	8004108 <__malloc_unlock>
 8003f50:	42a3      	cmp	r3, r4
 8003f52:	d908      	bls.n	8003f66 <_free_r+0x42>
 8003f54:	6820      	ldr	r0, [r4, #0]
 8003f56:	1821      	adds	r1, r4, r0
 8003f58:	428b      	cmp	r3, r1
 8003f5a:	bf01      	itttt	eq
 8003f5c:	6819      	ldreq	r1, [r3, #0]
 8003f5e:	685b      	ldreq	r3, [r3, #4]
 8003f60:	1809      	addeq	r1, r1, r0
 8003f62:	6021      	streq	r1, [r4, #0]
 8003f64:	e7ed      	b.n	8003f42 <_free_r+0x1e>
 8003f66:	461a      	mov	r2, r3
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	b10b      	cbz	r3, 8003f70 <_free_r+0x4c>
 8003f6c:	42a3      	cmp	r3, r4
 8003f6e:	d9fa      	bls.n	8003f66 <_free_r+0x42>
 8003f70:	6811      	ldr	r1, [r2, #0]
 8003f72:	1850      	adds	r0, r2, r1
 8003f74:	42a0      	cmp	r0, r4
 8003f76:	d10b      	bne.n	8003f90 <_free_r+0x6c>
 8003f78:	6820      	ldr	r0, [r4, #0]
 8003f7a:	4401      	add	r1, r0
 8003f7c:	1850      	adds	r0, r2, r1
 8003f7e:	4283      	cmp	r3, r0
 8003f80:	6011      	str	r1, [r2, #0]
 8003f82:	d1e0      	bne.n	8003f46 <_free_r+0x22>
 8003f84:	6818      	ldr	r0, [r3, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	6053      	str	r3, [r2, #4]
 8003f8a:	4408      	add	r0, r1
 8003f8c:	6010      	str	r0, [r2, #0]
 8003f8e:	e7da      	b.n	8003f46 <_free_r+0x22>
 8003f90:	d902      	bls.n	8003f98 <_free_r+0x74>
 8003f92:	230c      	movs	r3, #12
 8003f94:	602b      	str	r3, [r5, #0]
 8003f96:	e7d6      	b.n	8003f46 <_free_r+0x22>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	1821      	adds	r1, r4, r0
 8003f9c:	428b      	cmp	r3, r1
 8003f9e:	bf04      	itt	eq
 8003fa0:	6819      	ldreq	r1, [r3, #0]
 8003fa2:	685b      	ldreq	r3, [r3, #4]
 8003fa4:	6063      	str	r3, [r4, #4]
 8003fa6:	bf04      	itt	eq
 8003fa8:	1809      	addeq	r1, r1, r0
 8003faa:	6021      	streq	r1, [r4, #0]
 8003fac:	6054      	str	r4, [r2, #4]
 8003fae:	e7ca      	b.n	8003f46 <_free_r+0x22>
 8003fb0:	bd38      	pop	{r3, r4, r5, pc}
 8003fb2:	bf00      	nop
 8003fb4:	20000220 	.word	0x20000220

08003fb8 <sbrk_aligned>:
 8003fb8:	b570      	push	{r4, r5, r6, lr}
 8003fba:	4e0f      	ldr	r6, [pc, #60]	@ (8003ff8 <sbrk_aligned+0x40>)
 8003fbc:	460c      	mov	r4, r1
 8003fbe:	6831      	ldr	r1, [r6, #0]
 8003fc0:	4605      	mov	r5, r0
 8003fc2:	b911      	cbnz	r1, 8003fca <sbrk_aligned+0x12>
 8003fc4:	f000 fba4 	bl	8004710 <_sbrk_r>
 8003fc8:	6030      	str	r0, [r6, #0]
 8003fca:	4621      	mov	r1, r4
 8003fcc:	4628      	mov	r0, r5
 8003fce:	f000 fb9f 	bl	8004710 <_sbrk_r>
 8003fd2:	1c43      	adds	r3, r0, #1
 8003fd4:	d103      	bne.n	8003fde <sbrk_aligned+0x26>
 8003fd6:	f04f 34ff 	mov.w	r4, #4294967295
 8003fda:	4620      	mov	r0, r4
 8003fdc:	bd70      	pop	{r4, r5, r6, pc}
 8003fde:	1cc4      	adds	r4, r0, #3
 8003fe0:	f024 0403 	bic.w	r4, r4, #3
 8003fe4:	42a0      	cmp	r0, r4
 8003fe6:	d0f8      	beq.n	8003fda <sbrk_aligned+0x22>
 8003fe8:	1a21      	subs	r1, r4, r0
 8003fea:	4628      	mov	r0, r5
 8003fec:	f000 fb90 	bl	8004710 <_sbrk_r>
 8003ff0:	3001      	adds	r0, #1
 8003ff2:	d1f2      	bne.n	8003fda <sbrk_aligned+0x22>
 8003ff4:	e7ef      	b.n	8003fd6 <sbrk_aligned+0x1e>
 8003ff6:	bf00      	nop
 8003ff8:	2000021c 	.word	0x2000021c

08003ffc <_malloc_r>:
 8003ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004000:	1ccd      	adds	r5, r1, #3
 8004002:	f025 0503 	bic.w	r5, r5, #3
 8004006:	3508      	adds	r5, #8
 8004008:	2d0c      	cmp	r5, #12
 800400a:	bf38      	it	cc
 800400c:	250c      	movcc	r5, #12
 800400e:	2d00      	cmp	r5, #0
 8004010:	4606      	mov	r6, r0
 8004012:	db01      	blt.n	8004018 <_malloc_r+0x1c>
 8004014:	42a9      	cmp	r1, r5
 8004016:	d904      	bls.n	8004022 <_malloc_r+0x26>
 8004018:	230c      	movs	r3, #12
 800401a:	6033      	str	r3, [r6, #0]
 800401c:	2000      	movs	r0, #0
 800401e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004022:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80040f8 <_malloc_r+0xfc>
 8004026:	f000 f869 	bl	80040fc <__malloc_lock>
 800402a:	f8d8 3000 	ldr.w	r3, [r8]
 800402e:	461c      	mov	r4, r3
 8004030:	bb44      	cbnz	r4, 8004084 <_malloc_r+0x88>
 8004032:	4629      	mov	r1, r5
 8004034:	4630      	mov	r0, r6
 8004036:	f7ff ffbf 	bl	8003fb8 <sbrk_aligned>
 800403a:	1c43      	adds	r3, r0, #1
 800403c:	4604      	mov	r4, r0
 800403e:	d158      	bne.n	80040f2 <_malloc_r+0xf6>
 8004040:	f8d8 4000 	ldr.w	r4, [r8]
 8004044:	4627      	mov	r7, r4
 8004046:	2f00      	cmp	r7, #0
 8004048:	d143      	bne.n	80040d2 <_malloc_r+0xd6>
 800404a:	2c00      	cmp	r4, #0
 800404c:	d04b      	beq.n	80040e6 <_malloc_r+0xea>
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	4639      	mov	r1, r7
 8004052:	4630      	mov	r0, r6
 8004054:	eb04 0903 	add.w	r9, r4, r3
 8004058:	f000 fb5a 	bl	8004710 <_sbrk_r>
 800405c:	4581      	cmp	r9, r0
 800405e:	d142      	bne.n	80040e6 <_malloc_r+0xea>
 8004060:	6821      	ldr	r1, [r4, #0]
 8004062:	1a6d      	subs	r5, r5, r1
 8004064:	4629      	mov	r1, r5
 8004066:	4630      	mov	r0, r6
 8004068:	f7ff ffa6 	bl	8003fb8 <sbrk_aligned>
 800406c:	3001      	adds	r0, #1
 800406e:	d03a      	beq.n	80040e6 <_malloc_r+0xea>
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	442b      	add	r3, r5
 8004074:	6023      	str	r3, [r4, #0]
 8004076:	f8d8 3000 	ldr.w	r3, [r8]
 800407a:	685a      	ldr	r2, [r3, #4]
 800407c:	bb62      	cbnz	r2, 80040d8 <_malloc_r+0xdc>
 800407e:	f8c8 7000 	str.w	r7, [r8]
 8004082:	e00f      	b.n	80040a4 <_malloc_r+0xa8>
 8004084:	6822      	ldr	r2, [r4, #0]
 8004086:	1b52      	subs	r2, r2, r5
 8004088:	d420      	bmi.n	80040cc <_malloc_r+0xd0>
 800408a:	2a0b      	cmp	r2, #11
 800408c:	d917      	bls.n	80040be <_malloc_r+0xc2>
 800408e:	1961      	adds	r1, r4, r5
 8004090:	42a3      	cmp	r3, r4
 8004092:	6025      	str	r5, [r4, #0]
 8004094:	bf18      	it	ne
 8004096:	6059      	strne	r1, [r3, #4]
 8004098:	6863      	ldr	r3, [r4, #4]
 800409a:	bf08      	it	eq
 800409c:	f8c8 1000 	streq.w	r1, [r8]
 80040a0:	5162      	str	r2, [r4, r5]
 80040a2:	604b      	str	r3, [r1, #4]
 80040a4:	4630      	mov	r0, r6
 80040a6:	f000 f82f 	bl	8004108 <__malloc_unlock>
 80040aa:	f104 000b 	add.w	r0, r4, #11
 80040ae:	1d23      	adds	r3, r4, #4
 80040b0:	f020 0007 	bic.w	r0, r0, #7
 80040b4:	1ac2      	subs	r2, r0, r3
 80040b6:	bf1c      	itt	ne
 80040b8:	1a1b      	subne	r3, r3, r0
 80040ba:	50a3      	strne	r3, [r4, r2]
 80040bc:	e7af      	b.n	800401e <_malloc_r+0x22>
 80040be:	6862      	ldr	r2, [r4, #4]
 80040c0:	42a3      	cmp	r3, r4
 80040c2:	bf0c      	ite	eq
 80040c4:	f8c8 2000 	streq.w	r2, [r8]
 80040c8:	605a      	strne	r2, [r3, #4]
 80040ca:	e7eb      	b.n	80040a4 <_malloc_r+0xa8>
 80040cc:	4623      	mov	r3, r4
 80040ce:	6864      	ldr	r4, [r4, #4]
 80040d0:	e7ae      	b.n	8004030 <_malloc_r+0x34>
 80040d2:	463c      	mov	r4, r7
 80040d4:	687f      	ldr	r7, [r7, #4]
 80040d6:	e7b6      	b.n	8004046 <_malloc_r+0x4a>
 80040d8:	461a      	mov	r2, r3
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	42a3      	cmp	r3, r4
 80040de:	d1fb      	bne.n	80040d8 <_malloc_r+0xdc>
 80040e0:	2300      	movs	r3, #0
 80040e2:	6053      	str	r3, [r2, #4]
 80040e4:	e7de      	b.n	80040a4 <_malloc_r+0xa8>
 80040e6:	230c      	movs	r3, #12
 80040e8:	6033      	str	r3, [r6, #0]
 80040ea:	4630      	mov	r0, r6
 80040ec:	f000 f80c 	bl	8004108 <__malloc_unlock>
 80040f0:	e794      	b.n	800401c <_malloc_r+0x20>
 80040f2:	6005      	str	r5, [r0, #0]
 80040f4:	e7d6      	b.n	80040a4 <_malloc_r+0xa8>
 80040f6:	bf00      	nop
 80040f8:	20000220 	.word	0x20000220

080040fc <__malloc_lock>:
 80040fc:	4801      	ldr	r0, [pc, #4]	@ (8004104 <__malloc_lock+0x8>)
 80040fe:	f7ff bf01 	b.w	8003f04 <__retarget_lock_acquire_recursive>
 8004102:	bf00      	nop
 8004104:	20000218 	.word	0x20000218

08004108 <__malloc_unlock>:
 8004108:	4801      	ldr	r0, [pc, #4]	@ (8004110 <__malloc_unlock+0x8>)
 800410a:	f7ff befc 	b.w	8003f06 <__retarget_lock_release_recursive>
 800410e:	bf00      	nop
 8004110:	20000218 	.word	0x20000218

08004114 <__ssputs_r>:
 8004114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004118:	688e      	ldr	r6, [r1, #8]
 800411a:	461f      	mov	r7, r3
 800411c:	42be      	cmp	r6, r7
 800411e:	680b      	ldr	r3, [r1, #0]
 8004120:	4682      	mov	sl, r0
 8004122:	460c      	mov	r4, r1
 8004124:	4690      	mov	r8, r2
 8004126:	d82d      	bhi.n	8004184 <__ssputs_r+0x70>
 8004128:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800412c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004130:	d026      	beq.n	8004180 <__ssputs_r+0x6c>
 8004132:	6965      	ldr	r5, [r4, #20]
 8004134:	6909      	ldr	r1, [r1, #16]
 8004136:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800413a:	eba3 0901 	sub.w	r9, r3, r1
 800413e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004142:	1c7b      	adds	r3, r7, #1
 8004144:	444b      	add	r3, r9
 8004146:	106d      	asrs	r5, r5, #1
 8004148:	429d      	cmp	r5, r3
 800414a:	bf38      	it	cc
 800414c:	461d      	movcc	r5, r3
 800414e:	0553      	lsls	r3, r2, #21
 8004150:	d527      	bpl.n	80041a2 <__ssputs_r+0x8e>
 8004152:	4629      	mov	r1, r5
 8004154:	f7ff ff52 	bl	8003ffc <_malloc_r>
 8004158:	4606      	mov	r6, r0
 800415a:	b360      	cbz	r0, 80041b6 <__ssputs_r+0xa2>
 800415c:	6921      	ldr	r1, [r4, #16]
 800415e:	464a      	mov	r2, r9
 8004160:	f7ff fed2 	bl	8003f08 <memcpy>
 8004164:	89a3      	ldrh	r3, [r4, #12]
 8004166:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800416a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800416e:	81a3      	strh	r3, [r4, #12]
 8004170:	6126      	str	r6, [r4, #16]
 8004172:	6165      	str	r5, [r4, #20]
 8004174:	444e      	add	r6, r9
 8004176:	eba5 0509 	sub.w	r5, r5, r9
 800417a:	6026      	str	r6, [r4, #0]
 800417c:	60a5      	str	r5, [r4, #8]
 800417e:	463e      	mov	r6, r7
 8004180:	42be      	cmp	r6, r7
 8004182:	d900      	bls.n	8004186 <__ssputs_r+0x72>
 8004184:	463e      	mov	r6, r7
 8004186:	6820      	ldr	r0, [r4, #0]
 8004188:	4632      	mov	r2, r6
 800418a:	4641      	mov	r1, r8
 800418c:	f000 faa6 	bl	80046dc <memmove>
 8004190:	68a3      	ldr	r3, [r4, #8]
 8004192:	1b9b      	subs	r3, r3, r6
 8004194:	60a3      	str	r3, [r4, #8]
 8004196:	6823      	ldr	r3, [r4, #0]
 8004198:	4433      	add	r3, r6
 800419a:	6023      	str	r3, [r4, #0]
 800419c:	2000      	movs	r0, #0
 800419e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041a2:	462a      	mov	r2, r5
 80041a4:	f000 fac4 	bl	8004730 <_realloc_r>
 80041a8:	4606      	mov	r6, r0
 80041aa:	2800      	cmp	r0, #0
 80041ac:	d1e0      	bne.n	8004170 <__ssputs_r+0x5c>
 80041ae:	6921      	ldr	r1, [r4, #16]
 80041b0:	4650      	mov	r0, sl
 80041b2:	f7ff feb7 	bl	8003f24 <_free_r>
 80041b6:	230c      	movs	r3, #12
 80041b8:	f8ca 3000 	str.w	r3, [sl]
 80041bc:	89a3      	ldrh	r3, [r4, #12]
 80041be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	e7e9      	b.n	800419e <__ssputs_r+0x8a>
	...

080041cc <_svfiprintf_r>:
 80041cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d0:	4698      	mov	r8, r3
 80041d2:	898b      	ldrh	r3, [r1, #12]
 80041d4:	061b      	lsls	r3, r3, #24
 80041d6:	b09d      	sub	sp, #116	@ 0x74
 80041d8:	4607      	mov	r7, r0
 80041da:	460d      	mov	r5, r1
 80041dc:	4614      	mov	r4, r2
 80041de:	d510      	bpl.n	8004202 <_svfiprintf_r+0x36>
 80041e0:	690b      	ldr	r3, [r1, #16]
 80041e2:	b973      	cbnz	r3, 8004202 <_svfiprintf_r+0x36>
 80041e4:	2140      	movs	r1, #64	@ 0x40
 80041e6:	f7ff ff09 	bl	8003ffc <_malloc_r>
 80041ea:	6028      	str	r0, [r5, #0]
 80041ec:	6128      	str	r0, [r5, #16]
 80041ee:	b930      	cbnz	r0, 80041fe <_svfiprintf_r+0x32>
 80041f0:	230c      	movs	r3, #12
 80041f2:	603b      	str	r3, [r7, #0]
 80041f4:	f04f 30ff 	mov.w	r0, #4294967295
 80041f8:	b01d      	add	sp, #116	@ 0x74
 80041fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041fe:	2340      	movs	r3, #64	@ 0x40
 8004200:	616b      	str	r3, [r5, #20]
 8004202:	2300      	movs	r3, #0
 8004204:	9309      	str	r3, [sp, #36]	@ 0x24
 8004206:	2320      	movs	r3, #32
 8004208:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800420c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004210:	2330      	movs	r3, #48	@ 0x30
 8004212:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80043b0 <_svfiprintf_r+0x1e4>
 8004216:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800421a:	f04f 0901 	mov.w	r9, #1
 800421e:	4623      	mov	r3, r4
 8004220:	469a      	mov	sl, r3
 8004222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004226:	b10a      	cbz	r2, 800422c <_svfiprintf_r+0x60>
 8004228:	2a25      	cmp	r2, #37	@ 0x25
 800422a:	d1f9      	bne.n	8004220 <_svfiprintf_r+0x54>
 800422c:	ebba 0b04 	subs.w	fp, sl, r4
 8004230:	d00b      	beq.n	800424a <_svfiprintf_r+0x7e>
 8004232:	465b      	mov	r3, fp
 8004234:	4622      	mov	r2, r4
 8004236:	4629      	mov	r1, r5
 8004238:	4638      	mov	r0, r7
 800423a:	f7ff ff6b 	bl	8004114 <__ssputs_r>
 800423e:	3001      	adds	r0, #1
 8004240:	f000 80a7 	beq.w	8004392 <_svfiprintf_r+0x1c6>
 8004244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004246:	445a      	add	r2, fp
 8004248:	9209      	str	r2, [sp, #36]	@ 0x24
 800424a:	f89a 3000 	ldrb.w	r3, [sl]
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 809f 	beq.w	8004392 <_svfiprintf_r+0x1c6>
 8004254:	2300      	movs	r3, #0
 8004256:	f04f 32ff 	mov.w	r2, #4294967295
 800425a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800425e:	f10a 0a01 	add.w	sl, sl, #1
 8004262:	9304      	str	r3, [sp, #16]
 8004264:	9307      	str	r3, [sp, #28]
 8004266:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800426a:	931a      	str	r3, [sp, #104]	@ 0x68
 800426c:	4654      	mov	r4, sl
 800426e:	2205      	movs	r2, #5
 8004270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004274:	484e      	ldr	r0, [pc, #312]	@ (80043b0 <_svfiprintf_r+0x1e4>)
 8004276:	f7fb ffb3 	bl	80001e0 <memchr>
 800427a:	9a04      	ldr	r2, [sp, #16]
 800427c:	b9d8      	cbnz	r0, 80042b6 <_svfiprintf_r+0xea>
 800427e:	06d0      	lsls	r0, r2, #27
 8004280:	bf44      	itt	mi
 8004282:	2320      	movmi	r3, #32
 8004284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004288:	0711      	lsls	r1, r2, #28
 800428a:	bf44      	itt	mi
 800428c:	232b      	movmi	r3, #43	@ 0x2b
 800428e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004292:	f89a 3000 	ldrb.w	r3, [sl]
 8004296:	2b2a      	cmp	r3, #42	@ 0x2a
 8004298:	d015      	beq.n	80042c6 <_svfiprintf_r+0xfa>
 800429a:	9a07      	ldr	r2, [sp, #28]
 800429c:	4654      	mov	r4, sl
 800429e:	2000      	movs	r0, #0
 80042a0:	f04f 0c0a 	mov.w	ip, #10
 80042a4:	4621      	mov	r1, r4
 80042a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042aa:	3b30      	subs	r3, #48	@ 0x30
 80042ac:	2b09      	cmp	r3, #9
 80042ae:	d94b      	bls.n	8004348 <_svfiprintf_r+0x17c>
 80042b0:	b1b0      	cbz	r0, 80042e0 <_svfiprintf_r+0x114>
 80042b2:	9207      	str	r2, [sp, #28]
 80042b4:	e014      	b.n	80042e0 <_svfiprintf_r+0x114>
 80042b6:	eba0 0308 	sub.w	r3, r0, r8
 80042ba:	fa09 f303 	lsl.w	r3, r9, r3
 80042be:	4313      	orrs	r3, r2
 80042c0:	9304      	str	r3, [sp, #16]
 80042c2:	46a2      	mov	sl, r4
 80042c4:	e7d2      	b.n	800426c <_svfiprintf_r+0xa0>
 80042c6:	9b03      	ldr	r3, [sp, #12]
 80042c8:	1d19      	adds	r1, r3, #4
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	9103      	str	r1, [sp, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	bfbb      	ittet	lt
 80042d2:	425b      	neglt	r3, r3
 80042d4:	f042 0202 	orrlt.w	r2, r2, #2
 80042d8:	9307      	strge	r3, [sp, #28]
 80042da:	9307      	strlt	r3, [sp, #28]
 80042dc:	bfb8      	it	lt
 80042de:	9204      	strlt	r2, [sp, #16]
 80042e0:	7823      	ldrb	r3, [r4, #0]
 80042e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80042e4:	d10a      	bne.n	80042fc <_svfiprintf_r+0x130>
 80042e6:	7863      	ldrb	r3, [r4, #1]
 80042e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80042ea:	d132      	bne.n	8004352 <_svfiprintf_r+0x186>
 80042ec:	9b03      	ldr	r3, [sp, #12]
 80042ee:	1d1a      	adds	r2, r3, #4
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	9203      	str	r2, [sp, #12]
 80042f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042f8:	3402      	adds	r4, #2
 80042fa:	9305      	str	r3, [sp, #20]
 80042fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80043c0 <_svfiprintf_r+0x1f4>
 8004300:	7821      	ldrb	r1, [r4, #0]
 8004302:	2203      	movs	r2, #3
 8004304:	4650      	mov	r0, sl
 8004306:	f7fb ff6b 	bl	80001e0 <memchr>
 800430a:	b138      	cbz	r0, 800431c <_svfiprintf_r+0x150>
 800430c:	9b04      	ldr	r3, [sp, #16]
 800430e:	eba0 000a 	sub.w	r0, r0, sl
 8004312:	2240      	movs	r2, #64	@ 0x40
 8004314:	4082      	lsls	r2, r0
 8004316:	4313      	orrs	r3, r2
 8004318:	3401      	adds	r4, #1
 800431a:	9304      	str	r3, [sp, #16]
 800431c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004320:	4824      	ldr	r0, [pc, #144]	@ (80043b4 <_svfiprintf_r+0x1e8>)
 8004322:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004326:	2206      	movs	r2, #6
 8004328:	f7fb ff5a 	bl	80001e0 <memchr>
 800432c:	2800      	cmp	r0, #0
 800432e:	d036      	beq.n	800439e <_svfiprintf_r+0x1d2>
 8004330:	4b21      	ldr	r3, [pc, #132]	@ (80043b8 <_svfiprintf_r+0x1ec>)
 8004332:	bb1b      	cbnz	r3, 800437c <_svfiprintf_r+0x1b0>
 8004334:	9b03      	ldr	r3, [sp, #12]
 8004336:	3307      	adds	r3, #7
 8004338:	f023 0307 	bic.w	r3, r3, #7
 800433c:	3308      	adds	r3, #8
 800433e:	9303      	str	r3, [sp, #12]
 8004340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004342:	4433      	add	r3, r6
 8004344:	9309      	str	r3, [sp, #36]	@ 0x24
 8004346:	e76a      	b.n	800421e <_svfiprintf_r+0x52>
 8004348:	fb0c 3202 	mla	r2, ip, r2, r3
 800434c:	460c      	mov	r4, r1
 800434e:	2001      	movs	r0, #1
 8004350:	e7a8      	b.n	80042a4 <_svfiprintf_r+0xd8>
 8004352:	2300      	movs	r3, #0
 8004354:	3401      	adds	r4, #1
 8004356:	9305      	str	r3, [sp, #20]
 8004358:	4619      	mov	r1, r3
 800435a:	f04f 0c0a 	mov.w	ip, #10
 800435e:	4620      	mov	r0, r4
 8004360:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004364:	3a30      	subs	r2, #48	@ 0x30
 8004366:	2a09      	cmp	r2, #9
 8004368:	d903      	bls.n	8004372 <_svfiprintf_r+0x1a6>
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0c6      	beq.n	80042fc <_svfiprintf_r+0x130>
 800436e:	9105      	str	r1, [sp, #20]
 8004370:	e7c4      	b.n	80042fc <_svfiprintf_r+0x130>
 8004372:	fb0c 2101 	mla	r1, ip, r1, r2
 8004376:	4604      	mov	r4, r0
 8004378:	2301      	movs	r3, #1
 800437a:	e7f0      	b.n	800435e <_svfiprintf_r+0x192>
 800437c:	ab03      	add	r3, sp, #12
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	462a      	mov	r2, r5
 8004382:	4b0e      	ldr	r3, [pc, #56]	@ (80043bc <_svfiprintf_r+0x1f0>)
 8004384:	a904      	add	r1, sp, #16
 8004386:	4638      	mov	r0, r7
 8004388:	f3af 8000 	nop.w
 800438c:	1c42      	adds	r2, r0, #1
 800438e:	4606      	mov	r6, r0
 8004390:	d1d6      	bne.n	8004340 <_svfiprintf_r+0x174>
 8004392:	89ab      	ldrh	r3, [r5, #12]
 8004394:	065b      	lsls	r3, r3, #25
 8004396:	f53f af2d 	bmi.w	80041f4 <_svfiprintf_r+0x28>
 800439a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800439c:	e72c      	b.n	80041f8 <_svfiprintf_r+0x2c>
 800439e:	ab03      	add	r3, sp, #12
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	462a      	mov	r2, r5
 80043a4:	4b05      	ldr	r3, [pc, #20]	@ (80043bc <_svfiprintf_r+0x1f0>)
 80043a6:	a904      	add	r1, sp, #16
 80043a8:	4638      	mov	r0, r7
 80043aa:	f000 f879 	bl	80044a0 <_printf_i>
 80043ae:	e7ed      	b.n	800438c <_svfiprintf_r+0x1c0>
 80043b0:	08004934 	.word	0x08004934
 80043b4:	0800493e 	.word	0x0800493e
 80043b8:	00000000 	.word	0x00000000
 80043bc:	08004115 	.word	0x08004115
 80043c0:	0800493a 	.word	0x0800493a

080043c4 <_printf_common>:
 80043c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043c8:	4616      	mov	r6, r2
 80043ca:	4698      	mov	r8, r3
 80043cc:	688a      	ldr	r2, [r1, #8]
 80043ce:	690b      	ldr	r3, [r1, #16]
 80043d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043d4:	4293      	cmp	r3, r2
 80043d6:	bfb8      	it	lt
 80043d8:	4613      	movlt	r3, r2
 80043da:	6033      	str	r3, [r6, #0]
 80043dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043e0:	4607      	mov	r7, r0
 80043e2:	460c      	mov	r4, r1
 80043e4:	b10a      	cbz	r2, 80043ea <_printf_common+0x26>
 80043e6:	3301      	adds	r3, #1
 80043e8:	6033      	str	r3, [r6, #0]
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	0699      	lsls	r1, r3, #26
 80043ee:	bf42      	ittt	mi
 80043f0:	6833      	ldrmi	r3, [r6, #0]
 80043f2:	3302      	addmi	r3, #2
 80043f4:	6033      	strmi	r3, [r6, #0]
 80043f6:	6825      	ldr	r5, [r4, #0]
 80043f8:	f015 0506 	ands.w	r5, r5, #6
 80043fc:	d106      	bne.n	800440c <_printf_common+0x48>
 80043fe:	f104 0a19 	add.w	sl, r4, #25
 8004402:	68e3      	ldr	r3, [r4, #12]
 8004404:	6832      	ldr	r2, [r6, #0]
 8004406:	1a9b      	subs	r3, r3, r2
 8004408:	42ab      	cmp	r3, r5
 800440a:	dc26      	bgt.n	800445a <_printf_common+0x96>
 800440c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004410:	6822      	ldr	r2, [r4, #0]
 8004412:	3b00      	subs	r3, #0
 8004414:	bf18      	it	ne
 8004416:	2301      	movne	r3, #1
 8004418:	0692      	lsls	r2, r2, #26
 800441a:	d42b      	bmi.n	8004474 <_printf_common+0xb0>
 800441c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004420:	4641      	mov	r1, r8
 8004422:	4638      	mov	r0, r7
 8004424:	47c8      	blx	r9
 8004426:	3001      	adds	r0, #1
 8004428:	d01e      	beq.n	8004468 <_printf_common+0xa4>
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	6922      	ldr	r2, [r4, #16]
 800442e:	f003 0306 	and.w	r3, r3, #6
 8004432:	2b04      	cmp	r3, #4
 8004434:	bf02      	ittt	eq
 8004436:	68e5      	ldreq	r5, [r4, #12]
 8004438:	6833      	ldreq	r3, [r6, #0]
 800443a:	1aed      	subeq	r5, r5, r3
 800443c:	68a3      	ldr	r3, [r4, #8]
 800443e:	bf0c      	ite	eq
 8004440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004444:	2500      	movne	r5, #0
 8004446:	4293      	cmp	r3, r2
 8004448:	bfc4      	itt	gt
 800444a:	1a9b      	subgt	r3, r3, r2
 800444c:	18ed      	addgt	r5, r5, r3
 800444e:	2600      	movs	r6, #0
 8004450:	341a      	adds	r4, #26
 8004452:	42b5      	cmp	r5, r6
 8004454:	d11a      	bne.n	800448c <_printf_common+0xc8>
 8004456:	2000      	movs	r0, #0
 8004458:	e008      	b.n	800446c <_printf_common+0xa8>
 800445a:	2301      	movs	r3, #1
 800445c:	4652      	mov	r2, sl
 800445e:	4641      	mov	r1, r8
 8004460:	4638      	mov	r0, r7
 8004462:	47c8      	blx	r9
 8004464:	3001      	adds	r0, #1
 8004466:	d103      	bne.n	8004470 <_printf_common+0xac>
 8004468:	f04f 30ff 	mov.w	r0, #4294967295
 800446c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004470:	3501      	adds	r5, #1
 8004472:	e7c6      	b.n	8004402 <_printf_common+0x3e>
 8004474:	18e1      	adds	r1, r4, r3
 8004476:	1c5a      	adds	r2, r3, #1
 8004478:	2030      	movs	r0, #48	@ 0x30
 800447a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800447e:	4422      	add	r2, r4
 8004480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004488:	3302      	adds	r3, #2
 800448a:	e7c7      	b.n	800441c <_printf_common+0x58>
 800448c:	2301      	movs	r3, #1
 800448e:	4622      	mov	r2, r4
 8004490:	4641      	mov	r1, r8
 8004492:	4638      	mov	r0, r7
 8004494:	47c8      	blx	r9
 8004496:	3001      	adds	r0, #1
 8004498:	d0e6      	beq.n	8004468 <_printf_common+0xa4>
 800449a:	3601      	adds	r6, #1
 800449c:	e7d9      	b.n	8004452 <_printf_common+0x8e>
	...

080044a0 <_printf_i>:
 80044a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044a4:	7e0f      	ldrb	r7, [r1, #24]
 80044a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044a8:	2f78      	cmp	r7, #120	@ 0x78
 80044aa:	4691      	mov	r9, r2
 80044ac:	4680      	mov	r8, r0
 80044ae:	460c      	mov	r4, r1
 80044b0:	469a      	mov	sl, r3
 80044b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044b6:	d807      	bhi.n	80044c8 <_printf_i+0x28>
 80044b8:	2f62      	cmp	r7, #98	@ 0x62
 80044ba:	d80a      	bhi.n	80044d2 <_printf_i+0x32>
 80044bc:	2f00      	cmp	r7, #0
 80044be:	f000 80d1 	beq.w	8004664 <_printf_i+0x1c4>
 80044c2:	2f58      	cmp	r7, #88	@ 0x58
 80044c4:	f000 80b8 	beq.w	8004638 <_printf_i+0x198>
 80044c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044d0:	e03a      	b.n	8004548 <_printf_i+0xa8>
 80044d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044d6:	2b15      	cmp	r3, #21
 80044d8:	d8f6      	bhi.n	80044c8 <_printf_i+0x28>
 80044da:	a101      	add	r1, pc, #4	@ (adr r1, 80044e0 <_printf_i+0x40>)
 80044dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044e0:	08004539 	.word	0x08004539
 80044e4:	0800454d 	.word	0x0800454d
 80044e8:	080044c9 	.word	0x080044c9
 80044ec:	080044c9 	.word	0x080044c9
 80044f0:	080044c9 	.word	0x080044c9
 80044f4:	080044c9 	.word	0x080044c9
 80044f8:	0800454d 	.word	0x0800454d
 80044fc:	080044c9 	.word	0x080044c9
 8004500:	080044c9 	.word	0x080044c9
 8004504:	080044c9 	.word	0x080044c9
 8004508:	080044c9 	.word	0x080044c9
 800450c:	0800464b 	.word	0x0800464b
 8004510:	08004577 	.word	0x08004577
 8004514:	08004605 	.word	0x08004605
 8004518:	080044c9 	.word	0x080044c9
 800451c:	080044c9 	.word	0x080044c9
 8004520:	0800466d 	.word	0x0800466d
 8004524:	080044c9 	.word	0x080044c9
 8004528:	08004577 	.word	0x08004577
 800452c:	080044c9 	.word	0x080044c9
 8004530:	080044c9 	.word	0x080044c9
 8004534:	0800460d 	.word	0x0800460d
 8004538:	6833      	ldr	r3, [r6, #0]
 800453a:	1d1a      	adds	r2, r3, #4
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6032      	str	r2, [r6, #0]
 8004540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004548:	2301      	movs	r3, #1
 800454a:	e09c      	b.n	8004686 <_printf_i+0x1e6>
 800454c:	6833      	ldr	r3, [r6, #0]
 800454e:	6820      	ldr	r0, [r4, #0]
 8004550:	1d19      	adds	r1, r3, #4
 8004552:	6031      	str	r1, [r6, #0]
 8004554:	0606      	lsls	r6, r0, #24
 8004556:	d501      	bpl.n	800455c <_printf_i+0xbc>
 8004558:	681d      	ldr	r5, [r3, #0]
 800455a:	e003      	b.n	8004564 <_printf_i+0xc4>
 800455c:	0645      	lsls	r5, r0, #25
 800455e:	d5fb      	bpl.n	8004558 <_printf_i+0xb8>
 8004560:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004564:	2d00      	cmp	r5, #0
 8004566:	da03      	bge.n	8004570 <_printf_i+0xd0>
 8004568:	232d      	movs	r3, #45	@ 0x2d
 800456a:	426d      	negs	r5, r5
 800456c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004570:	4858      	ldr	r0, [pc, #352]	@ (80046d4 <_printf_i+0x234>)
 8004572:	230a      	movs	r3, #10
 8004574:	e011      	b.n	800459a <_printf_i+0xfa>
 8004576:	6821      	ldr	r1, [r4, #0]
 8004578:	6833      	ldr	r3, [r6, #0]
 800457a:	0608      	lsls	r0, r1, #24
 800457c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004580:	d402      	bmi.n	8004588 <_printf_i+0xe8>
 8004582:	0649      	lsls	r1, r1, #25
 8004584:	bf48      	it	mi
 8004586:	b2ad      	uxthmi	r5, r5
 8004588:	2f6f      	cmp	r7, #111	@ 0x6f
 800458a:	4852      	ldr	r0, [pc, #328]	@ (80046d4 <_printf_i+0x234>)
 800458c:	6033      	str	r3, [r6, #0]
 800458e:	bf14      	ite	ne
 8004590:	230a      	movne	r3, #10
 8004592:	2308      	moveq	r3, #8
 8004594:	2100      	movs	r1, #0
 8004596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800459a:	6866      	ldr	r6, [r4, #4]
 800459c:	60a6      	str	r6, [r4, #8]
 800459e:	2e00      	cmp	r6, #0
 80045a0:	db05      	blt.n	80045ae <_printf_i+0x10e>
 80045a2:	6821      	ldr	r1, [r4, #0]
 80045a4:	432e      	orrs	r6, r5
 80045a6:	f021 0104 	bic.w	r1, r1, #4
 80045aa:	6021      	str	r1, [r4, #0]
 80045ac:	d04b      	beq.n	8004646 <_printf_i+0x1a6>
 80045ae:	4616      	mov	r6, r2
 80045b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80045b4:	fb03 5711 	mls	r7, r3, r1, r5
 80045b8:	5dc7      	ldrb	r7, [r0, r7]
 80045ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045be:	462f      	mov	r7, r5
 80045c0:	42bb      	cmp	r3, r7
 80045c2:	460d      	mov	r5, r1
 80045c4:	d9f4      	bls.n	80045b0 <_printf_i+0x110>
 80045c6:	2b08      	cmp	r3, #8
 80045c8:	d10b      	bne.n	80045e2 <_printf_i+0x142>
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	07df      	lsls	r7, r3, #31
 80045ce:	d508      	bpl.n	80045e2 <_printf_i+0x142>
 80045d0:	6923      	ldr	r3, [r4, #16]
 80045d2:	6861      	ldr	r1, [r4, #4]
 80045d4:	4299      	cmp	r1, r3
 80045d6:	bfde      	ittt	le
 80045d8:	2330      	movle	r3, #48	@ 0x30
 80045da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045e2:	1b92      	subs	r2, r2, r6
 80045e4:	6122      	str	r2, [r4, #16]
 80045e6:	f8cd a000 	str.w	sl, [sp]
 80045ea:	464b      	mov	r3, r9
 80045ec:	aa03      	add	r2, sp, #12
 80045ee:	4621      	mov	r1, r4
 80045f0:	4640      	mov	r0, r8
 80045f2:	f7ff fee7 	bl	80043c4 <_printf_common>
 80045f6:	3001      	adds	r0, #1
 80045f8:	d14a      	bne.n	8004690 <_printf_i+0x1f0>
 80045fa:	f04f 30ff 	mov.w	r0, #4294967295
 80045fe:	b004      	add	sp, #16
 8004600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004604:	6823      	ldr	r3, [r4, #0]
 8004606:	f043 0320 	orr.w	r3, r3, #32
 800460a:	6023      	str	r3, [r4, #0]
 800460c:	4832      	ldr	r0, [pc, #200]	@ (80046d8 <_printf_i+0x238>)
 800460e:	2778      	movs	r7, #120	@ 0x78
 8004610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	6831      	ldr	r1, [r6, #0]
 8004618:	061f      	lsls	r7, r3, #24
 800461a:	f851 5b04 	ldr.w	r5, [r1], #4
 800461e:	d402      	bmi.n	8004626 <_printf_i+0x186>
 8004620:	065f      	lsls	r7, r3, #25
 8004622:	bf48      	it	mi
 8004624:	b2ad      	uxthmi	r5, r5
 8004626:	6031      	str	r1, [r6, #0]
 8004628:	07d9      	lsls	r1, r3, #31
 800462a:	bf44      	itt	mi
 800462c:	f043 0320 	orrmi.w	r3, r3, #32
 8004630:	6023      	strmi	r3, [r4, #0]
 8004632:	b11d      	cbz	r5, 800463c <_printf_i+0x19c>
 8004634:	2310      	movs	r3, #16
 8004636:	e7ad      	b.n	8004594 <_printf_i+0xf4>
 8004638:	4826      	ldr	r0, [pc, #152]	@ (80046d4 <_printf_i+0x234>)
 800463a:	e7e9      	b.n	8004610 <_printf_i+0x170>
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	f023 0320 	bic.w	r3, r3, #32
 8004642:	6023      	str	r3, [r4, #0]
 8004644:	e7f6      	b.n	8004634 <_printf_i+0x194>
 8004646:	4616      	mov	r6, r2
 8004648:	e7bd      	b.n	80045c6 <_printf_i+0x126>
 800464a:	6833      	ldr	r3, [r6, #0]
 800464c:	6825      	ldr	r5, [r4, #0]
 800464e:	6961      	ldr	r1, [r4, #20]
 8004650:	1d18      	adds	r0, r3, #4
 8004652:	6030      	str	r0, [r6, #0]
 8004654:	062e      	lsls	r6, r5, #24
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	d501      	bpl.n	800465e <_printf_i+0x1be>
 800465a:	6019      	str	r1, [r3, #0]
 800465c:	e002      	b.n	8004664 <_printf_i+0x1c4>
 800465e:	0668      	lsls	r0, r5, #25
 8004660:	d5fb      	bpl.n	800465a <_printf_i+0x1ba>
 8004662:	8019      	strh	r1, [r3, #0]
 8004664:	2300      	movs	r3, #0
 8004666:	6123      	str	r3, [r4, #16]
 8004668:	4616      	mov	r6, r2
 800466a:	e7bc      	b.n	80045e6 <_printf_i+0x146>
 800466c:	6833      	ldr	r3, [r6, #0]
 800466e:	1d1a      	adds	r2, r3, #4
 8004670:	6032      	str	r2, [r6, #0]
 8004672:	681e      	ldr	r6, [r3, #0]
 8004674:	6862      	ldr	r2, [r4, #4]
 8004676:	2100      	movs	r1, #0
 8004678:	4630      	mov	r0, r6
 800467a:	f7fb fdb1 	bl	80001e0 <memchr>
 800467e:	b108      	cbz	r0, 8004684 <_printf_i+0x1e4>
 8004680:	1b80      	subs	r0, r0, r6
 8004682:	6060      	str	r0, [r4, #4]
 8004684:	6863      	ldr	r3, [r4, #4]
 8004686:	6123      	str	r3, [r4, #16]
 8004688:	2300      	movs	r3, #0
 800468a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800468e:	e7aa      	b.n	80045e6 <_printf_i+0x146>
 8004690:	6923      	ldr	r3, [r4, #16]
 8004692:	4632      	mov	r2, r6
 8004694:	4649      	mov	r1, r9
 8004696:	4640      	mov	r0, r8
 8004698:	47d0      	blx	sl
 800469a:	3001      	adds	r0, #1
 800469c:	d0ad      	beq.n	80045fa <_printf_i+0x15a>
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	079b      	lsls	r3, r3, #30
 80046a2:	d413      	bmi.n	80046cc <_printf_i+0x22c>
 80046a4:	68e0      	ldr	r0, [r4, #12]
 80046a6:	9b03      	ldr	r3, [sp, #12]
 80046a8:	4298      	cmp	r0, r3
 80046aa:	bfb8      	it	lt
 80046ac:	4618      	movlt	r0, r3
 80046ae:	e7a6      	b.n	80045fe <_printf_i+0x15e>
 80046b0:	2301      	movs	r3, #1
 80046b2:	4632      	mov	r2, r6
 80046b4:	4649      	mov	r1, r9
 80046b6:	4640      	mov	r0, r8
 80046b8:	47d0      	blx	sl
 80046ba:	3001      	adds	r0, #1
 80046bc:	d09d      	beq.n	80045fa <_printf_i+0x15a>
 80046be:	3501      	adds	r5, #1
 80046c0:	68e3      	ldr	r3, [r4, #12]
 80046c2:	9903      	ldr	r1, [sp, #12]
 80046c4:	1a5b      	subs	r3, r3, r1
 80046c6:	42ab      	cmp	r3, r5
 80046c8:	dcf2      	bgt.n	80046b0 <_printf_i+0x210>
 80046ca:	e7eb      	b.n	80046a4 <_printf_i+0x204>
 80046cc:	2500      	movs	r5, #0
 80046ce:	f104 0619 	add.w	r6, r4, #25
 80046d2:	e7f5      	b.n	80046c0 <_printf_i+0x220>
 80046d4:	08004945 	.word	0x08004945
 80046d8:	08004956 	.word	0x08004956

080046dc <memmove>:
 80046dc:	4288      	cmp	r0, r1
 80046de:	b510      	push	{r4, lr}
 80046e0:	eb01 0402 	add.w	r4, r1, r2
 80046e4:	d902      	bls.n	80046ec <memmove+0x10>
 80046e6:	4284      	cmp	r4, r0
 80046e8:	4623      	mov	r3, r4
 80046ea:	d807      	bhi.n	80046fc <memmove+0x20>
 80046ec:	1e43      	subs	r3, r0, #1
 80046ee:	42a1      	cmp	r1, r4
 80046f0:	d008      	beq.n	8004704 <memmove+0x28>
 80046f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046fa:	e7f8      	b.n	80046ee <memmove+0x12>
 80046fc:	4402      	add	r2, r0
 80046fe:	4601      	mov	r1, r0
 8004700:	428a      	cmp	r2, r1
 8004702:	d100      	bne.n	8004706 <memmove+0x2a>
 8004704:	bd10      	pop	{r4, pc}
 8004706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800470a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800470e:	e7f7      	b.n	8004700 <memmove+0x24>

08004710 <_sbrk_r>:
 8004710:	b538      	push	{r3, r4, r5, lr}
 8004712:	4d06      	ldr	r5, [pc, #24]	@ (800472c <_sbrk_r+0x1c>)
 8004714:	2300      	movs	r3, #0
 8004716:	4604      	mov	r4, r0
 8004718:	4608      	mov	r0, r1
 800471a:	602b      	str	r3, [r5, #0]
 800471c:	f7fd ff60 	bl	80025e0 <_sbrk>
 8004720:	1c43      	adds	r3, r0, #1
 8004722:	d102      	bne.n	800472a <_sbrk_r+0x1a>
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	b103      	cbz	r3, 800472a <_sbrk_r+0x1a>
 8004728:	6023      	str	r3, [r4, #0]
 800472a:	bd38      	pop	{r3, r4, r5, pc}
 800472c:	20000214 	.word	0x20000214

08004730 <_realloc_r>:
 8004730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004734:	4607      	mov	r7, r0
 8004736:	4614      	mov	r4, r2
 8004738:	460d      	mov	r5, r1
 800473a:	b921      	cbnz	r1, 8004746 <_realloc_r+0x16>
 800473c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004740:	4611      	mov	r1, r2
 8004742:	f7ff bc5b 	b.w	8003ffc <_malloc_r>
 8004746:	b92a      	cbnz	r2, 8004754 <_realloc_r+0x24>
 8004748:	f7ff fbec 	bl	8003f24 <_free_r>
 800474c:	4625      	mov	r5, r4
 800474e:	4628      	mov	r0, r5
 8004750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004754:	f000 f81a 	bl	800478c <_malloc_usable_size_r>
 8004758:	4284      	cmp	r4, r0
 800475a:	4606      	mov	r6, r0
 800475c:	d802      	bhi.n	8004764 <_realloc_r+0x34>
 800475e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004762:	d8f4      	bhi.n	800474e <_realloc_r+0x1e>
 8004764:	4621      	mov	r1, r4
 8004766:	4638      	mov	r0, r7
 8004768:	f7ff fc48 	bl	8003ffc <_malloc_r>
 800476c:	4680      	mov	r8, r0
 800476e:	b908      	cbnz	r0, 8004774 <_realloc_r+0x44>
 8004770:	4645      	mov	r5, r8
 8004772:	e7ec      	b.n	800474e <_realloc_r+0x1e>
 8004774:	42b4      	cmp	r4, r6
 8004776:	4622      	mov	r2, r4
 8004778:	4629      	mov	r1, r5
 800477a:	bf28      	it	cs
 800477c:	4632      	movcs	r2, r6
 800477e:	f7ff fbc3 	bl	8003f08 <memcpy>
 8004782:	4629      	mov	r1, r5
 8004784:	4638      	mov	r0, r7
 8004786:	f7ff fbcd 	bl	8003f24 <_free_r>
 800478a:	e7f1      	b.n	8004770 <_realloc_r+0x40>

0800478c <_malloc_usable_size_r>:
 800478c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004790:	1f18      	subs	r0, r3, #4
 8004792:	2b00      	cmp	r3, #0
 8004794:	bfbc      	itt	lt
 8004796:	580b      	ldrlt	r3, [r1, r0]
 8004798:	18c0      	addlt	r0, r0, r3
 800479a:	4770      	bx	lr

0800479c <_init>:
 800479c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479e:	bf00      	nop
 80047a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a2:	bc08      	pop	{r3}
 80047a4:	469e      	mov	lr, r3
 80047a6:	4770      	bx	lr

080047a8 <_fini>:
 80047a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047aa:	bf00      	nop
 80047ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ae:	bc08      	pop	{r3}
 80047b0:	469e      	mov	lr, r3
 80047b2:	4770      	bx	lr
