# 1 "arch/arm/boot/dts/zynq-zc706.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/zynq-zc706.dts"





/dts-v1/;
# 1 "arch/arm/boot/dts/zynq-7000.dtsi" 1





/ {
 #address-cells = <1>;
 #size-cells = <1>;
 compatible = "xlnx,zynq-7000";

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   clocks = <&clkc 3>;
   clock-latency = <1000>;
   cpu0-supply = <&regulator_vccpint>;
   operating-points = <

    666667 1000000
    333334 1000000
   >;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   clocks = <&clkc 3>;
  };
 };

 fpga_full: fpga-full {
  compatible = "fpga-region";
  fpga-mgr = <&devcfg>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
 };

 pmu@f8891000 {
  compatible = "arm,cortex-a9-pmu";
  interrupts = <0 5 4>, <0 6 4>;
  interrupt-parent = <&intc>;
  reg = <0xf8891000 0x1000>,
        <0xf8893000 0x1000>;
 };

 regulator_vccpint: fixedregulator {
  compatible = "regulator-fixed";
  regulator-name = "VCCPINT";
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
  regulator-boot-on;
  regulator-always-on;
 };

 replicator {
  compatible = "arm,coresight-static-replicator";
  clocks = <&clkc 27>, <&clkc 46>, <&clkc 47>;
  clock-names = "apb_pclk", "dbg_trc", "dbg_apb";

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;


   port@0 {
    reg = <0>;
    replicator_out_port0: endpoint {
     remote-endpoint = <&tpiu_in_port>;
    };
   };
   port@1 {
    reg = <1>;
    replicator_out_port1: endpoint {
     remote-endpoint = <&etb_in_port>;
    };
   };
  };
  in-ports {

   port {
    replicator_in_port0: endpoint {
     remote-endpoint = <&funnel_out_port>;
    };
   };
  };
 };

 amba: axi {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-parent = <&intc>;
  ranges;

  adc: adc@f8007100 {
   compatible = "xlnx,zynq-xadc-1.00.a";
   reg = <0xf8007100 0x20>;
   interrupts = <0 7 4>;
   interrupt-parent = <&intc>;
   clocks = <&clkc 12>;
  };

  can0: can@e0008000 {
   compatible = "xlnx,zynq-can-1.0";
   status = "disabled";
   clocks = <&clkc 19>, <&clkc 36>;
   clock-names = "can_clk", "pclk";
   reg = <0xe0008000 0x1000>;
   interrupts = <0 28 4>;
   interrupt-parent = <&intc>;
   tx-fifo-depth = <0x40>;
   rx-fifo-depth = <0x40>;
  };

  can1: can@e0009000 {
   compatible = "xlnx,zynq-can-1.0";
   status = "disabled";
   clocks = <&clkc 20>, <&clkc 37>;
   clock-names = "can_clk", "pclk";
   reg = <0xe0009000 0x1000>;
   interrupts = <0 51 4>;
   interrupt-parent = <&intc>;
   tx-fifo-depth = <0x40>;
   rx-fifo-depth = <0x40>;
  };

  gpio0: gpio@e000a000 {
   compatible = "xlnx,zynq-gpio-1.0";
   #gpio-cells = <2>;
   clocks = <&clkc 42>;
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupts = <0 20 4>;
   reg = <0xe000a000 0x1000>;
  };

  i2c0: i2c@e0004000 {
   compatible = "cdns,i2c-r1p10";
   status = "disabled";
   clocks = <&clkc 38>;
   interrupt-parent = <&intc>;
   interrupts = <0 25 4>;
   reg = <0xe0004000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@e0005000 {
   compatible = "cdns,i2c-r1p10";
   status = "disabled";
   clocks = <&clkc 39>;
   interrupt-parent = <&intc>;
   interrupts = <0 48 4>;
   reg = <0xe0005000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  intc: interrupt-controller@f8f01000 {
   compatible = "arm,cortex-a9-gic";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0xF8F01000 0x1000>,
         <0xF8F00100 0x100>;
  };

  L2: cache-controller@f8f02000 {
   compatible = "arm,pl310-cache";
   reg = <0xF8F02000 0x1000>;
   interrupts = <0 2 4>;
   arm,data-latency = <3 2 2>;
   arm,tag-latency = <2 2 2>;
   cache-unified;
   cache-level = <2>;
  };

  mc: memory-controller@f8006000 {
   compatible = "xlnx,zynq-ddrc-a05";
   reg = <0xf8006000 0x1000>;
  };

  uart0: serial@e0000000 {
   compatible = "xlnx,xuartps", "cdns,uart-r1p8";
   status = "disabled";
   clocks = <&clkc 23>, <&clkc 40>;
   clock-names = "uart_clk", "pclk";
   reg = <0xE0000000 0x1000>;
   interrupts = <0 27 4>;
  };

  uart1: serial@e0001000 {
   compatible = "xlnx,xuartps", "cdns,uart-r1p8";
   status = "disabled";
   clocks = <&clkc 24>, <&clkc 41>;
   clock-names = "uart_clk", "pclk";
   reg = <0xE0001000 0x1000>;
   interrupts = <0 50 4>;
  };

  spi0: spi@e0006000 {
   compatible = "xlnx,zynq-spi-r1p6";
   reg = <0xe0006000 0x1000>;
   status = "disabled";
   interrupt-parent = <&intc>;
   interrupts = <0 26 4>;
   clocks = <&clkc 25>, <&clkc 34>;
   clock-names = "ref_clk", "pclk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi1: spi@e0007000 {
   compatible = "xlnx,zynq-spi-r1p6";
   reg = <0xe0007000 0x1000>;
   status = "disabled";
   interrupt-parent = <&intc>;
   interrupts = <0 49 4>;
   clocks = <&clkc 26>, <&clkc 35>;
   clock-names = "ref_clk", "pclk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gem0: ethernet@e000b000 {
   compatible = "cdns,zynq-gem", "cdns,gem";
   reg = <0xe000b000 0x1000>;
   status = "disabled";
   interrupts = <0 22 4>;
   clocks = <&clkc 30>, <&clkc 30>, <&clkc 13>;
   clock-names = "pclk", "hclk", "tx_clk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gem1: ethernet@e000c000 {
   compatible = "cdns,zynq-gem", "cdns,gem";
   reg = <0xe000c000 0x1000>;
   status = "disabled";
   interrupts = <0 45 4>;
   clocks = <&clkc 31>, <&clkc 31>, <&clkc 14>;
   clock-names = "pclk", "hclk", "tx_clk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  smcc: memory-controller@e000e000 {
   compatible = "arm,pl353-smc-r2p1", "arm,primecell";
   reg = <0xe000e000 0x0001000>;
   status = "disabled";
   clock-names = "memclk", "apb_pclk";
   clocks = <&clkc 11>, <&clkc 44>;
   ranges = <0x0 0x0 0xe1000000 0x1000000
      0x1 0x0 0xe2000000 0x2000000
      0x2 0x0 0xe4000000 0x2000000>;
   #address-cells = <2>;
   #size-cells = <1>;

   nfc0: nand-controller@0,0 {
    compatible = "arm,pl353-nand-r2p1";
    reg = <0 0 0x1000000>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  sdhci0: mmc@e0100000 {
   compatible = "arasan,sdhci-8.9a";
   status = "disabled";
   clock-names = "clk_xin", "clk_ahb";
   clocks = <&clkc 21>, <&clkc 32>;
   interrupt-parent = <&intc>;
   interrupts = <0 24 4>;
   reg = <0xe0100000 0x1000>;
  };

  sdhci1: mmc@e0101000 {
   compatible = "arasan,sdhci-8.9a";
   status = "disabled";
   clock-names = "clk_xin", "clk_ahb";
   clocks = <&clkc 22>, <&clkc 33>;
   interrupt-parent = <&intc>;
   interrupts = <0 47 4>;
   reg = <0xe0101000 0x1000>;
  };

  slcr: slcr@f8000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "xlnx,zynq-slcr", "syscon", "simple-mfd";
   reg = <0xF8000000 0x1000>;
   ranges;
   clkc: clkc@100 {
    #clock-cells = <1>;
    compatible = "xlnx,ps7-clkc";
    fclk-enable = <0>;
    clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
      "cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x",
      "dci", "lqspi", "smc", "pcap", "gem0", "gem1",
      "fclk0", "fclk1", "fclk2", "fclk3", "can0", "can1",
      "sdio0", "sdio1", "uart0", "uart1", "spi0", "spi1",
      "dma", "usb0_aper", "usb1_aper", "gem0_aper",
      "gem1_aper", "sdio0_aper", "sdio1_aper",
      "spi0_aper", "spi1_aper", "can0_aper", "can1_aper",
      "i2c0_aper", "i2c1_aper", "uart0_aper", "uart1_aper",
      "gpio_aper", "lqspi_aper", "smc_aper", "swdt",
      "dbg_trc", "dbg_apb";
    reg = <0x100 0x100>;
   };

   rstc: rstc@200 {
    compatible = "xlnx,zynq-reset";
    reg = <0x200 0x48>;
    #reset-cells = <1>;
    syscon = <&slcr>;
   };

   pinctrl0: pinctrl@700 {
    compatible = "xlnx,pinctrl-zynq";
    reg = <0x700 0x200>;
    syscon = <&slcr>;
   };
  };

  dmac_s: dmac@f8003000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0xf8003000 0x1000>;
   interrupt-parent = <&intc>;
   interrupt-names = "abort", "dma0", "dma1", "dma2", "dma3",
    "dma4", "dma5", "dma6", "dma7";
   interrupts = <0 13 4>,
                <0 14 4>, <0 15 4>,
                <0 16 4>, <0 17 4>,
                <0 40 4>, <0 41 4>,
                <0 42 4>, <0 43 4>;
   #dma-cells = <1>;
   clocks = <&clkc 27>;
   clock-names = "apb_pclk";
  };

  devcfg: devcfg@f8007000 {
   compatible = "xlnx,zynq-devcfg-1.0";
   reg = <0xf8007000 0x100>;
   interrupt-parent = <&intc>;
   interrupts = <0 8 4>;
   clocks = <&clkc 12>;
   clock-names = "ref_clk";
   syscon = <&slcr>;
  };

  global_timer: timer@f8f00200 {
   compatible = "arm,cortex-a9-global-timer";
   reg = <0xf8f00200 0x20>;
   interrupts = <1 11 0x301>;
   interrupt-parent = <&intc>;
   clocks = <&clkc 4>;
  };

  ttc0: timer@f8001000 {
   interrupt-parent = <&intc>;
   interrupts = <0 10 4>, <0 11 4>, <0 12 4>;
   compatible = "cdns,ttc";
   clocks = <&clkc 6>;
   reg = <0xF8001000 0x1000>;
  };

  ttc1: timer@f8002000 {
   interrupt-parent = <&intc>;
   interrupts = <0 37 4>, <0 38 4>, <0 39 4>;
   compatible = "cdns,ttc";
   clocks = <&clkc 6>;
   reg = <0xF8002000 0x1000>;
  };

  scutimer: timer@f8f00600 {
   interrupt-parent = <&intc>;
   interrupts = <1 13 0x301>;
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0xf8f00600 0x20>;
   clocks = <&clkc 4>;
  };

  usb0: usb@e0002000 {
   compatible = "xlnx,zynq-usb-2.20a", "chipidea,usb2";
   status = "disabled";
   clocks = <&clkc 28>;
   interrupt-parent = <&intc>;
   interrupts = <0 21 4>;
   reg = <0xe0002000 0x1000>;
   phy_type = "ulpi";
  };

  usb1: usb@e0003000 {
   compatible = "xlnx,zynq-usb-2.20a", "chipidea,usb2";
   status = "disabled";
   clocks = <&clkc 29>;
   interrupt-parent = <&intc>;
   interrupts = <0 44 4>;
   reg = <0xe0003000 0x1000>;
   phy_type = "ulpi";
  };

  watchdog0: watchdog@f8005000 {
   clocks = <&clkc 45>;
   compatible = "cdns,wdt-r1p2";
   interrupt-parent = <&intc>;
   interrupts = <0 9 1>;
   reg = <0xf8005000 0x1000>;
   timeout-sec = <10>;
  };

  etb@f8801000 {
   compatible = "arm,coresight-etb10", "arm,primecell";
   reg = <0xf8801000 0x1000>;
   clocks = <&clkc 27>, <&clkc 46>, <&clkc 47>;
   clock-names = "apb_pclk", "dbg_trc", "dbg_apb";
   in-ports {
    port {
     etb_in_port: endpoint {
      remote-endpoint = <&replicator_out_port1>;
     };
    };
   };
  };

  tpiu@f8803000 {
   compatible = "arm,coresight-tpiu", "arm,primecell";
   reg = <0xf8803000 0x1000>;
   clocks = <&clkc 27>, <&clkc 46>, <&clkc 47>;
   clock-names = "apb_pclk", "dbg_trc", "dbg_apb";
   in-ports {
    port {
     tpiu_in_port: endpoint {
      remote-endpoint = <&replicator_out_port0>;
     };
    };
   };
  };

  funnel@f8804000 {
   compatible = "arm,coresight-static-funnel", "arm,primecell";
   reg = <0xf8804000 0x1000>;
   clocks = <&clkc 27>, <&clkc 46>, <&clkc 47>;
   clock-names = "apb_pclk", "dbg_trc", "dbg_apb";


   out-ports {
    port {
     funnel_out_port: endpoint {
      remote-endpoint =
       <&replicator_in_port0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;


    port@0 {
     reg = <0>;
     funnel0_in_port0: endpoint {
      remote-endpoint = <&ptm0_out_port>;
     };
    };

    port@1 {
     reg = <1>;
     funnel0_in_port1: endpoint {
      remote-endpoint = <&ptm1_out_port>;
     };
    };

    port@2 {
     reg = <2>;
     funnel0_in_port2: endpoint {
     };
    };

   };
  };

  ptm@f889c000 {
   compatible = "arm,coresight-etm3x", "arm,primecell";
   reg = <0xf889c000 0x1000>;
   clocks = <&clkc 27>, <&clkc 46>, <&clkc 47>;
   clock-names = "apb_pclk", "dbg_trc", "dbg_apb";
   cpu = <&cpu0>;
   out-ports {
    port {
     ptm0_out_port: endpoint {
      remote-endpoint = <&funnel0_in_port0>;
     };
    };
   };
  };

  ptm@f889d000 {
   compatible = "arm,coresight-etm3x", "arm,primecell";
   reg = <0xf889d000 0x1000>;
   clocks = <&clkc 27>, <&clkc 46>, <&clkc 47>;
   clock-names = "apb_pclk", "dbg_trc", "dbg_apb";
   cpu = <&cpu1>;
   out-ports {
    port {
     ptm1_out_port: endpoint {
      remote-endpoint = <&funnel0_in_port1>;
     };
    };
   };
  };
 };
};
# 8 "arch/arm/boot/dts/zynq-zc706.dts" 2

/ {
 model = "Xilinx ZC706 board";
 compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";

 aliases {
  ethernet0 = &gem0;
  i2c0 = &i2c0;
  serial0 = &uart1;
  mmc0 = &sdhci0;
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x40000000>;
 };

 chosen {
  bootargs = "";
  stdout-path = "serial0:115200n8";
 };

 usb_phy0: phy0 {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };
};

&clkc {
 ps-clk-frequency = <33333333>;
};

&gem0 {
 status = "okay";
 phy-mode = "rgmii-id";
 phy-handle = <&ethernet_phy>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gem0_default>;

 ethernet_phy: ethernet-phy@7 {
  reg = <7>;
  device_type = "ethernet-phy";
 };
};

&gpio0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gpio0_default>;
};

&i2c0 {
 status = "okay";
 clock-frequency = <400000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c0_default>;

 i2c-mux@74 {
  compatible = "nxp,pca9548";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x74>;

  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;
   si570: clock-generator@5d {
    #clock-cells = <0>;
    compatible = "silabs,si570";
    temperature-stability = <50>;
    reg = <0x5d>;
    factory-fout = <156250000>;
    clock-frequency = <148500000>;
   };
  };

  i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   adv7511: hdmi-tx@39 {
    compatible = "adi,adv7511";
    reg = <0x39>;
    adi,input-depth = <8>;
    adi,input-colorspace = "yuv422";
    adi,input-clock = "1x";
    adi,input-style = <3>;
    adi,input-justification = "evenly";
   };
  };

  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;
   eeprom@54 {
    compatible = "atmel,24c08";
    reg = <0x54>;
   };
  };

  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <3>;
   gpio@21 {
    compatible = "ti,tca6416";
    reg = <0x21>;
    gpio-controller;
    #gpio-cells = <2>;
   };
  };

  i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <4>;
   rtc@51 {
    compatible = "nxp,pcf8563";
    reg = <0x51>;
   };
  };

  i2c@7 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <7>;
   ucd90120@65 {
    compatible = "ti,ucd90120";
    reg = <0x65>;
   };
  };
 };
};

&pinctrl0 {
 pinctrl_gem0_default: gem0-default {
  mux {
   function = "ethernet0";
   groups = "ethernet0_0_grp";
  };

  conf {
   groups = "ethernet0_0_grp";
   slew-rate = <0>;
   io-standard = <4>;
  };

  conf-rx {
   pins = "MIO22", "MIO23", "MIO24", "MIO25", "MIO26", "MIO27";
   bias-high-impedance;
   low-power-disable;
  };

  conf-tx {
   pins = "MIO16", "MIO17", "MIO18", "MIO19", "MIO20", "MIO21";
   low-power-enable;
   bias-disable;
  };

  mux-mdio {
   function = "mdio0";
   groups = "mdio0_0_grp";
  };

  conf-mdio {
   groups = "mdio0_0_grp";
   slew-rate = <0>;
   io-standard = <1>;
   bias-disable;
  };
 };

 pinctrl_gpio0_default: gpio0-default {
  mux {
   function = "gpio0";
   groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp";
  };

  conf {
   groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp";
   slew-rate = <0>;
   io-standard = <1>;
  };

  conf-pull-up {
   pins = "MIO46", "MIO47";
   bias-pull-up;
  };

  conf-pull-none {
   pins = "MIO7";
   bias-disable;
  };
 };

 pinctrl_i2c0_default: i2c0-default {
  mux {
   groups = "i2c0_10_grp";
   function = "i2c0";
  };

  conf {
   groups = "i2c0_10_grp";
   bias-pull-up;
   slew-rate = <0>;
   io-standard = <1>;
  };
 };

 pinctrl_sdhci0_default: sdhci0-default {
  mux {
   groups = "sdio0_2_grp";
   function = "sdio0";
  };

  conf {
   groups = "sdio0_2_grp";
   slew-rate = <0>;
   io-standard = <1>;
   bias-disable;
  };

  mux-cd {
   groups = "gpio0_14_grp";
   function = "sdio0_cd";
  };

  conf-cd {
   groups = "gpio0_14_grp";
   bias-high-impedance;
   bias-pull-up;
   slew-rate = <0>;
   io-standard = <1>;
  };

  mux-wp {
   groups = "gpio0_15_grp";
   function = "sdio0_wp";
  };

  conf-wp {
   groups = "gpio0_15_grp";
   bias-high-impedance;
   bias-pull-up;
   slew-rate = <0>;
   io-standard = <1>;
  };
 };

 pinctrl_uart1_default: uart1-default {
  mux {
   groups = "uart1_10_grp";
   function = "uart1";
  };

  conf {
   groups = "uart1_10_grp";
   slew-rate = <0>;
   io-standard = <1>;
  };

  conf-rx {
   pins = "MIO49";
   bias-high-impedance;
  };

  conf-tx {
   pins = "MIO48";
   bias-disable;
  };
 };

 pinctrl_usb0_default: usb0-default {
  mux {
   groups = "usb0_0_grp";
   function = "usb0";
  };

  conf {
   groups = "usb0_0_grp";
   slew-rate = <0>;
   io-standard = <1>;
  };

  conf-rx {
   pins = "MIO29", "MIO31", "MIO36";
   bias-high-impedance;
  };

  conf-tx {
   pins = "MIO28", "MIO30", "MIO32", "MIO33", "MIO34",
          "MIO35", "MIO37", "MIO38", "MIO39";
   bias-disable;
  };
 };
};

&sdhci0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sdhci0_default>;
};

&uart1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1_default>;
};

&usb0 {
 status = "okay";
 dr_mode = "host";
 usb-phy = <&usb_phy0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usb0_default>;
};
