<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.05.27.13:15:05"
 outputDirectory="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ethernet/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVM_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVM_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_in" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="avm" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_in" />
   <property name="associatedReset" value="rst_in" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avm_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="avm_readdata" direction="input" role="readdata" width="256" />
   <port
       name="avm_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="avm_response" direction="input" role="response" width="2" />
   <port name="avm_burstcount" direction="output" role="burstcount" width="8" />
   <port name="avm_writedata" direction="output" role="writedata" width="256" />
   <port name="avm_address" direction="output" role="address" width="31" />
   <port name="avm_write" direction="output" role="write" width="1" />
   <port name="avm_read" direction="output" role="read" width="1" />
   <port name="avm_byteenable" direction="output" role="byteenable" width="32" />
   <port
       name="avm_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="dma_rx_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="ethernet.avs" />
   <property name="associatedClock" value="clk_in" />
   <property name="associatedReset" value="rst_in" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="dma_rx_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="dma_tx_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="ethernet.avs" />
   <property name="associatedClock" value="clk_in" />
   <property name="associatedReset" value="rst_in" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="dma_tx_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="tx_clock" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="misc" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="misc_xon_gen" direction="input" role="xon_gen" width="1" />
   <port name="misc_xoff_gen" direction="input" role="xoff_gen" width="1" />
   <port
       name="misc_magic_wakeup"
       direction="output"
       role="magic_wakeup"
       width="1" />
   <port
       name="misc_magic_sleep_n"
       direction="input"
       role="magic_sleep_n"
       width="1" />
   <port
       name="misc_ff_tx_crc_fwd"
       direction="input"
       role="ff_tx_crc_fwd"
       width="1" />
   <port
       name="misc_ff_tx_septy"
       direction="output"
       role="ff_tx_septy"
       width="1" />
   <port
       name="misc_tx_ff_uflow"
       direction="output"
       role="tx_ff_uflow"
       width="1" />
   <port
       name="misc_ff_tx_a_full"
       direction="output"
       role="ff_tx_a_full"
       width="1" />
   <port
       name="misc_ff_tx_a_empty"
       direction="output"
       role="ff_tx_a_empty"
       width="1" />
   <port
       name="misc_rx_err_stat"
       direction="output"
       role="rx_err_stat"
       width="18" />
   <port
       name="misc_rx_frm_type"
       direction="output"
       role="rx_frm_type"
       width="4" />
   <port name="misc_ff_rx_dsav" direction="output" role="ff_rx_dsav" width="1" />
   <port
       name="misc_ff_rx_a_full"
       direction="output"
       role="ff_rx_a_full"
       width="1" />
   <port
       name="misc_ff_rx_a_empty"
       direction="output"
       role="ff_rx_a_empty"
       width="1" />
  </interface>
  <interface name="mdio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mdio_mdc" direction="output" role="mdc" width="1" />
   <port name="mdio_mdio_in" direction="input" role="mdio_in" width="1" />
   <port name="mdio_mdio_out" direction="output" role="mdio_out" width="1" />
   <port name="mdio_mdio_oen" direction="output" role="mdio_oen" width="1" />
  </interface>
  <interface name="gmii" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="gmii_gmii_rx_d" direction="input" role="gmii_rx_d" width="8" />
   <port name="gmii_gmii_rx_dv" direction="input" role="gmii_rx_dv" width="1" />
   <port
       name="gmii_gmii_rx_err"
       direction="input"
       role="gmii_rx_err"
       width="1" />
   <port name="gmii_gmii_tx_d" direction="output" role="gmii_tx_d" width="8" />
   <port name="gmii_gmii_tx_en" direction="output" role="gmii_tx_en" width="1" />
   <port
       name="gmii_gmii_tx_err"
       direction="output"
       role="gmii_tx_err"
       width="1" />
  </interface>
  <interface name="mii" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mii_mii_rx_d" direction="input" role="mii_rx_d" width="4" />
   <port name="mii_mii_rx_dv" direction="input" role="mii_rx_dv" width="1" />
   <port name="mii_mii_rx_err" direction="input" role="mii_rx_err" width="1" />
   <port name="mii_mii_tx_d" direction="output" role="mii_tx_d" width="4" />
   <port name="mii_mii_tx_en" direction="output" role="mii_tx_en" width="1" />
   <port name="mii_mii_tx_err" direction="output" role="mii_tx_err" width="1" />
  </interface>
  <interface name="status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="status_set_10" direction="input" role="set_10" width="1" />
   <port name="status_set_1000" direction="input" role="set_1000" width="1" />
   <port name="status_eth_mode" direction="output" role="eth_mode" width="1" />
   <port name="status_ena_10" direction="output" role="ena_10" width="1" />
  </interface>
  <interface name="rx_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="avs" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="2048" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_in" />
   <property name="associatedReset" value="rst_in" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avs_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="avs_readdata" direction="output" role="readdata" width="32" />
   <port
       name="avs_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="avs_burstcount" direction="input" role="burstcount" width="5" />
   <port name="avs_writedata" direction="input" role="writedata" width="32" />
   <port name="avs_address" direction="input" role="address" width="11" />
   <port name="avs_write" direction="input" role="write" width="1" />
   <port name="avs_read" direction="input" role="read" width="1" />
   <port name="avs_byteenable" direction="input" role="byteenable" width="4" />
   <port name="avs_debugaccess" direction="input" role="debugaccess" width="1" />
  </interface>
  <interface name="rst_in" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="rst_in_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity kind="ethernet" version="1.0" name="ethernet">
  <parameter name="AUTO_RX_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_AVM_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_TX_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AVM_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_TX_CLOCK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\synth\ethernet.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\synth\ethernet.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ethernet.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet"</message>
   <message level="Info" culprit="ethernet">"Generating: clock"</message>
   <message level="Info" culprit="ethernet">"Generating: dma_bridge"</message>
   <message level="Info" culprit="ethernet">"Generating: dma_rx"</message>
   <message level="Info" culprit="ethernet">"Generating: dma_tx"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_iopll"</message>
   <message level="Info" culprit="ethernet">"Generating: mac"</message>
   <message level="Info" culprit="ethernet">"Generating: mem_bridge"</message>
   <message level="Info" culprit="ethernet">"Generating: reset"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_mm_interconnect_181_cgd6l6i"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_agent_181_t5eyqrq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_agent_181_a7g37xa"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_sfibayi"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_p4nyq3i"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_4dkolai"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_reppfiq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_3yc6smq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_qwneafy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_vqipsrq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_6qoyp7y"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_cidtaty"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_2frp45y"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_v27smiy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_4vfw7ri"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_width_adapter_181_puzc3kq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_width_adapter_181_hotgygq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_mm_interconnect_181_n7fyt6a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_agent_181_t5eyqrq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_agent_181_a7g37xa"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_tiz4wla"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_lxq7bcy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_wo6j46a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_rjblapi"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_lsgunpy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_2vo2s3a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_uwbxjty"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_st_adapter_181_bmfedey"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_data_format_adapter_181_2gqvzui"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_error_adapter_181_jy2tski"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_timing_adapter_181_7qwysyi"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_st_adapter_181_zifr75q"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_data_format_adapter_181_jumd7li"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_channel_adapter_181_vzs3cmy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_error_adapter_181_bvz7ctq"</message>
   <message level="Info" culprit="ethernet">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="clock">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clock&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ethernet/clock.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="clock" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: clock"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dma_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;31&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;2147483648&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;dma_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;31&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ethernet/dma_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="dma_bridge" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: dma_bridge"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dma_rx">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot;&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;response&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;response_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;response_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;response_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;response_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;response_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot;&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_response&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;actual_bytes_transferred&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;actual_bytes_transferred&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;description&amp;gt;Determines how many bytes transferred when the mSGDMA is confgured in Avalon-ST to Avlaon-MM mode with packet support enabled&amp;lt;/description&amp;gt;
              &amp;lt;name&amp;gt;actual_bytes_transferred&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;error_and_termination&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;error_and_termination&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;description&amp;gt;Determines if any errors were issued when the mSGDMA is confgured in Avalon-ST to AvlaonMM mode with error support enabled.&amp;lt;/description&amp;gt;
              &amp;lt;name&amp;gt;error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;description&amp;gt;Determines if a transfer terminates because the transfer length is exceeded when the SGDMA is confgured in Avalon-ST to Avalon-MM mode with packet support enabled. &amp;lt;/description&amp;gt;
              &amp;lt;name&amp;gt;early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr_irq&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_irq_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                            &lt;value&gt;dma_rx.csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mm_write&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;st_sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_startofpacket&lt;/name&gt;
                        &lt;role&gt;startofpacket&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_endofpacket&lt;/name&gt;
                        &lt;role&gt;endofpacket&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_empty&lt;/name&gt;
                        &lt;role&gt;empty&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_error&lt;/name&gt;
                        &lt;role&gt;error&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_msgdma&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Modular Scatter-Gather DMA Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;descriptor_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;descriptor_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;descriptor_slave&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;mm_write&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;mm_write&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;dma_bridge.s0&apos; start=&apos;0x0&apos; end=&apos;0x80000000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;31&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;response&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;response&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;response&apos; start=&apos;0x0&apos; end=&apos;0x8&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="logicalView" value="ip/ethernet/dma_rx.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;4096&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;256&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DMA_MODE&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;
            &lt;value&gt;2048&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PREFETCHER_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;
            &lt;value&gt;Unaligned Accesses&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,msgdma-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="31" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH" value="" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_rx&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_bridge.s0&apos; start=&apos;0x0&apos; end=&apos;0x80000000&apos; datawidth=&apos;256&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="dma_rx" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: dma_rx"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dma_tx">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot;&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr_irq&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_irq_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                            &lt;value&gt;dma_tx.csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mm_read&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;st_source&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_startofpacket&lt;/name&gt;
                        &lt;role&gt;startofpacket&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_endofpacket&lt;/name&gt;
                        &lt;role&gt;endofpacket&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_empty&lt;/name&gt;
                        &lt;role&gt;empty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_error&lt;/name&gt;
                        &lt;role&gt;error&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_channel&lt;/name&gt;
                        &lt;role&gt;channel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;255&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_msgdma&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Modular Scatter-Gather DMA Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;descriptor_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;descriptor_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;descriptor_slave&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;mm_read&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;mm_read&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;dma_bridge.s0&apos; start=&apos;0x0&apos; end=&apos;0x80000000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;31&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="logicalView" value="ip/ethernet/dma_tx.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;4096&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;256&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DMA_MODE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;
            &lt;value&gt;1024&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;
            &lt;value&gt;16384&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PREFETCHER_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;
            &lt;value&gt;Unaligned Accesses&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,msgdma-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="31" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_bridge.s0&apos; start=&apos;0x0&apos; end=&apos;0x80000000&apos; datawidth=&apos;256&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH" value="" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_tx&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="dma_tx" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: dma_tx"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ethernet_iopll">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="system_part_trait_speed_grade" value="5" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="system_info_device_component" value="10CX220YF780I5G" />
  <parameter name="system_info_device_speed_grade" value="5" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;outclk0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;outclk_0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_iopll&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;IOPLL Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_component&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;outclk0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;outclk0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="system_info_device_family" value="Cyclone 10 GX" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ethernet_iopll&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ethernet_iopll&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ethernet_iopll&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ethernet_iopll&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ethernet_iopll&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ethernet_iopll&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ethernet_iopll&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ethernet/ethernet_iopll.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pll&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;clock&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="ethernet_iopll" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_iopll"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mac">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="part_trait_bd" value="NIGHTFURY1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="deviceFamilyName" value="Cyclone 10 GX" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;control_port_clock_connection&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset_connection&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;control_port_clock_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;control_port&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reg_addr&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reg_data_out&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reg_rd&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reg_data_in&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reg_wr&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reg_busy&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;1024&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;control_port_clock_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;transmit_clock_connection&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;receive_clock_connection&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;receive&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_eop&lt;/name&gt;
                        &lt;role&gt;endofpacket&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_err&lt;/name&gt;
                        &lt;role&gt;error&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_mod&lt;/name&gt;
                        &lt;role&gt;empty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_rdy&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_sop&lt;/name&gt;
                        &lt;role&gt;startofpacket&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_dval&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;receive_clock_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;transmit&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_eop&lt;/name&gt;
                        &lt;role&gt;endofpacket&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_err&lt;/name&gt;
                        &lt;role&gt;error&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_mod&lt;/name&gt;
                        &lt;role&gt;empty&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_rdy&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_sop&lt;/name&gt;
                        &lt;role&gt;startofpacket&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_wren&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;transmit_clock_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_connection&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mac_misc_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;xon_gen&lt;/name&gt;
                        &lt;role&gt;xon_gen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;xoff_gen&lt;/name&gt;
                        &lt;role&gt;xoff_gen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;magic_wakeup&lt;/name&gt;
                        &lt;role&gt;magic_wakeup&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;magic_sleep_n&lt;/name&gt;
                        &lt;role&gt;magic_sleep_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_crc_fwd&lt;/name&gt;
                        &lt;role&gt;ff_tx_crc_fwd&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_septy&lt;/name&gt;
                        &lt;role&gt;ff_tx_septy&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_ff_uflow&lt;/name&gt;
                        &lt;role&gt;tx_ff_uflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_a_full&lt;/name&gt;
                        &lt;role&gt;ff_tx_a_full&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_tx_a_empty&lt;/name&gt;
                        &lt;role&gt;ff_tx_a_empty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_err_stat&lt;/name&gt;
                        &lt;role&gt;rx_err_stat&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_frm_type&lt;/name&gt;
                        &lt;role&gt;rx_frm_type&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_dsav&lt;/name&gt;
                        &lt;role&gt;ff_rx_dsav&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_a_full&lt;/name&gt;
                        &lt;role&gt;ff_rx_a_full&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ff_rx_a_empty&lt;/name&gt;
                        &lt;role&gt;ff_rx_a_empty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mac_mdio_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mdc&lt;/name&gt;
                        &lt;role&gt;mdc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mdio_in&lt;/name&gt;
                        &lt;role&gt;mdio_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mdio_out&lt;/name&gt;
                        &lt;role&gt;mdio_out&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mdio_oen&lt;/name&gt;
                        &lt;role&gt;mdio_oen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mac_gmii_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;gm_rx_d&lt;/name&gt;
                        &lt;role&gt;gmii_rx_d&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gm_rx_dv&lt;/name&gt;
                        &lt;role&gt;gmii_rx_dv&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gm_rx_err&lt;/name&gt;
                        &lt;role&gt;gmii_rx_err&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gm_tx_d&lt;/name&gt;
                        &lt;role&gt;gmii_tx_d&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gm_tx_en&lt;/name&gt;
                        &lt;role&gt;gmii_tx_en&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gm_tx_err&lt;/name&gt;
                        &lt;role&gt;gmii_tx_err&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mac_mii_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_rx_d&lt;/name&gt;
                        &lt;role&gt;mii_rx_d&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_rx_en&lt;/name&gt;
                        &lt;role&gt;mii_rx_dv&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_rx_err&lt;/name&gt;
                        &lt;role&gt;mii_rx_err&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_tx_d&lt;/name&gt;
                        &lt;role&gt;mii_tx_d&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_tx_en&lt;/name&gt;
                        &lt;role&gt;mii_tx_en&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_tx_err&lt;/name&gt;
                        &lt;role&gt;mii_tx_err&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mac_status_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;set_10&lt;/name&gt;
                        &lt;role&gt;set_10&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;set_1000&lt;/name&gt;
                        &lt;role&gt;set_1000&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eth_mode&lt;/name&gt;
                        &lt;role&gt;eth_mode&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ena_10&lt;/name&gt;
                        &lt;role&gt;ena_10&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pcs_mac_tx_clock_connection&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pcs_mac_rx_clock_connection&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_eth_tse&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Triple-Speed Ethernet Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Cyclone IV&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamilyName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;part_trait_bd&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;BASE_DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;control_port&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;control_port&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;control_port&apos; start=&apos;0x0&apos; end=&apos;0x400&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mac&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mac&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mac&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mac&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mac&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mac&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mac&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ethernet/mac.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ENABLE_MACLITE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.FIFO_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.IS_MULTICHANNEL_MAC&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MACLITE_GIGE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MDIO_SHARED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NUMBER_OF_CHANNEL&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NUMBER_OF_MAC_MDIO_SHARED&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PCS&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PCS_ID&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PCS_SGMII&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RECEIVE_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;8192&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.REGISTER_SHARED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RGMII&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.TRANSMIT_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;8192&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.USE_MDIO&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,tse-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;ethernet&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;tse&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.ALTR,rx-fifo-depth&lt;/key&gt;
            &lt;value&gt;8192&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.ALTR,tx-fifo-depth&lt;/key&gt;
            &lt;value&gt;8192&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="mac" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: mac"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mem_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;2048&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;mem_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;11&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mem_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mem_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mem_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mem_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mem_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mem_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mem_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ethernet/mem_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="mem_bridge" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: mem_bridge"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="reset">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ethernet/reset.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="reset" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: reset"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="ethernet_altera_mm_interconnect_181_cgd6l6i">
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mem_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {mem_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {mem_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_bridge_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {mem_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {mac_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mac_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {mac_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {mac_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mac_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mac_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mac_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mac_control_port_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {mac_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mac_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mac_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mac_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {mac_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mac_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mac_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mac_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {mac_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mac_control_port_translator} {USE_READ} {1};set_instance_parameter_value {mac_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {mac_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mac_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mac_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mac_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mac_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mac_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mac_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mac_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {mac_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mac_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mac_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mac_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mac_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mac_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mac_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mac_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mac_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mac_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mac_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mac_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mac_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mac_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mac_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mac_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mac_control_port_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mac_control_port_translator} {SYNC_RESET} {0};add_instance {dma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_csr_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rx_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rx_csr_translator} {SYNC_RESET} {0};add_instance {dma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_csr_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_tx_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_tx_csr_translator} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {SYNC_RESET} {0};add_instance {dma_rx_response_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_response_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_response_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_rx_response_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_response_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_response_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_rx_response_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_response_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_READ} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_response_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_response_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_response_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_response_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_response_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rx_response_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rx_response_translator} {SYNC_RESET} {0};add_instance {mem_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_WUNIQUE} {97};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DOMAIN_H} {96};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DOMAIN_L} {95};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SNOOP_H} {94};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SNOOP_L} {91};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BARRIER_H} {90};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BARRIER_L} {89};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_CACHE_H} {83};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_CACHE_L} {80};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mem_bridge_m0_agent} {ST_DATA_W} {98};set_instance_parameter_value {mem_bridge_m0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mem_bridge_m0_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {mem_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mac_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000460&quot;
   end=&quot;0x00000000000000480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000440&quot;
   end=&quot;0x00000000000000460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_rx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000420&quot;
   end=&quot;0x00000000000000440&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_tx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000420&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_rx_response_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000480&quot;
   end=&quot;0x00000000000000488&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mem_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mem_bridge_m0_agent} {ID} {0};set_instance_parameter_value {mem_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mem_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mem_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {mem_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {SYNC_RESET} {0};add_instance {mac_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mac_control_port_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {mac_control_port_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {mac_control_port_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {mac_control_port_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {mac_control_port_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mac_control_port_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {mac_control_port_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mac_control_port_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {mac_control_port_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {mac_control_port_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mac_control_port_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mac_control_port_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {mac_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {mac_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mac_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mac_control_port_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mac_control_port_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mac_control_port_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mac_control_port_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mac_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mac_control_port_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mac_control_port_agent} {ST_DATA_W} {98};set_instance_parameter_value {mac_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mac_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mac_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mac_control_port_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mac_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mac_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mac_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mac_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mac_control_port_agent} {ID} {5};set_instance_parameter_value {mac_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mac_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mac_control_port_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mac_control_port_agent} {SYNC_RESET} {0};add_instance {mac_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_csr_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {dma_rx_csr_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {dma_rx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {dma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_csr_agent} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_rx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rx_csr_agent} {ID} {0};set_instance_parameter_value {dma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rx_csr_agent} {SYNC_RESET} {0};add_instance {dma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_tx_csr_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {dma_tx_csr_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {dma_tx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {dma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_tx_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_csr_agent} {ST_DATA_W} {98};set_instance_parameter_value {dma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_tx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_tx_csr_agent} {ID} {3};set_instance_parameter_value {dma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_tx_csr_agent} {SYNC_RESET} {0};add_instance {dma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_LOCK} {303};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_PROTECTION_H} {331};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_PROTECTION_L} {329};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_POSTED} {300};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_SRC_ID_H} {324};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_SRC_ID_L} {322};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DEST_ID_H} {327};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DEST_ID_L} {325};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ID} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {351};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_LOCK} {303};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_PROTECTION_H} {331};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_PROTECTION_L} {329};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_POSTED} {300};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_SRC_ID_H} {324};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_SRC_ID_L} {322};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DEST_ID_H} {327};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DEST_ID_L} {325};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ID} {4};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {351};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {dma_rx_response_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_response_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_response_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_response_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_response_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {dma_rx_response_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_response_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {dma_rx_response_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_response_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_response_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_response_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_response_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_response_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {dma_rx_response_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {dma_rx_response_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {dma_rx_response_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {dma_rx_response_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_response_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_response_agent} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_response_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_response_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_response_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_response_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_response_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_response_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_response_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_rx_response_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rx_response_agent} {ID} {2};set_instance_parameter_value {dma_rx_response_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_response_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_response_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rx_response_agent} {SYNC_RESET} {0};add_instance {dma_rx_response_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 4 1 3 0 2 };set_instance_parameter_value {router} {CHANNEL_ID} {000001 010000 001000 000100 000010 100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write write both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400 0x420 0x440 0x460 0x480 };set_instance_parameter_value {router} {END_ADDRESS} {0x400 0x420 0x440 0x460 0x480 0x488 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {46};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router} {PKT_TRANS_READ} {50};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {46};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {46};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {46};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_003} {ST_DATA_W} {98};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {298};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {331};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {329};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {327};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {325};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {302};set_instance_parameter_value {router_004} {ST_DATA_W} {350};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {298};set_instance_parameter_value {router_005} {PKT_ADDR_L} {288};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {331};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {329};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {327};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {325};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {302};set_instance_parameter_value {router_005} {ST_DATA_W} {350};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {46};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_006} {ST_DATA_W} {98};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {mem_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mem_bridge_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mem_bridge_m0_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {mem_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mem_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {ST_DATA_W} {98};set_instance_parameter_value {mem_bridge_m0_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mem_bridge_m0_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {mem_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mem_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mem_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_bridge_m0_limiter} {REORDER} {0};add_instance {mac_control_port_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {mac_control_port_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {mac_control_port_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mac_control_port_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {mac_control_port_burst_adapter} {SYNC_RESET} {0};add_instance {dma_rx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {SYNC_RESET} {0};add_instance {dma_tx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {dma_tx_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {310};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {310};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {SYNC_RESET} {0};add_instance {dma_rx_response_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_response_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_response_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_response_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_rx_response_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {mem_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mem_bridge_m0_translator.avalon_universal_master_0} {mem_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {interconnectType} {STANDARD};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {syncResets} {FALSE};add_connection {mac_control_port_agent.m0} {mac_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {mac_control_port_agent.rf_source} {mac_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {mac_control_port_agent_rsp_fifo.out} {mac_control_port_agent.rf_sink} {avalon_streaming};add_connection {mac_control_port_agent.rdata_fifo_src} {mac_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_csr_agent.m0} {dma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_rx_csr_agent.rf_source} {dma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_csr_agent_rsp_fifo.out} {dma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_csr_agent.rdata_fifo_src} {dma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_tx_csr_agent.m0} {dma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_tx_csr_agent.rf_source} {dma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_tx_csr_agent_rsp_fifo.out} {dma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_tx_csr_agent.rdata_fifo_src} {dma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent.m0} {dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_rx_descriptor_slave_agent.rf_source} {dma_rx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent_rsp_fifo.out} {dma_rx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent.rdata_fifo_src} {dma_rx_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent_rdata_fifo.out} {dma_rx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent.m0} {dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_tx_descriptor_slave_agent.rf_source} {dma_tx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent_rsp_fifo.out} {dma_tx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent.rdata_fifo_src} {dma_tx_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent_rdata_fifo.out} {dma_tx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_response_agent.m0} {dma_rx_response_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_rx_response_agent.rf_source} {dma_rx_response_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_response_agent_rsp_fifo.out} {dma_rx_response_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_response_agent.rdata_fifo_src} {dma_rx_response_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mem_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mem_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {mac_control_port_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mac_control_port_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_rx_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_tx_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dma_rx_descriptor_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {dma_tx_descriptor_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {dma_rx_response_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_response_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {mem_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mem_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mem_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mem_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mem_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mem_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mem_bridge_m0_limiter.rsp_src} {mem_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mem_bridge_m0_limiter.rsp_src/mem_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {mac_control_port_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mac_control_port_burst_adapter.sink0} {qsys_mm.command};add_connection {mac_control_port_burst_adapter.source0} {mac_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {mac_control_port_burst_adapter.source0/mac_control_port_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {dma_rx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dma_rx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_rx_csr_burst_adapter.source0} {dma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_rx_csr_burst_adapter.source0/dma_rx_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {dma_tx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dma_tx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_tx_csr_burst_adapter.source0} {dma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_tx_csr_burst_adapter.source0/dma_tx_csr_agent.cp} {qsys_mm.command};add_connection {dma_rx_descriptor_slave_burst_adapter.source0} {dma_rx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_burst_adapter.source0/dma_rx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_tx_descriptor_slave_burst_adapter.source0} {dma_tx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_burst_adapter.source0/dma_tx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {dma_rx_response_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/dma_rx_response_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_rx_response_burst_adapter.source0} {dma_rx_response_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_rx_response_burst_adapter.source0/dma_rx_response_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {router_004.src} {dma_rx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/dma_rx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_rx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_005.src} {dma_tx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/dma_tx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_tx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {dma_rx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/dma_rx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_rx_descriptor_slave_cmd_width_adapter.src} {dma_rx_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_cmd_width_adapter.src/dma_rx_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {dma_tx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/dma_tx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_tx_descriptor_slave_cmd_width_adapter.src} {dma_tx_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_cmd_width_adapter.src/dma_tx_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mem_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mem_bridge_m0_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mem_bridge_m0_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mem_bridge_m0_limiter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_m0_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_m0_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_m0_limiter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_reset_reset_bridge.clk} {clock};add_interface {mem_bridge_m0} {avalon} {slave};set_interface_property {mem_bridge_m0} {EXPORT_OF} {mem_bridge_m0_translator.avalon_anti_master_0};add_interface {mac_control_port} {avalon} {master};set_interface_property {mac_control_port} {EXPORT_OF} {mac_control_port_translator.avalon_anti_slave_0};add_interface {dma_rx_csr} {avalon} {master};set_interface_property {dma_rx_csr} {EXPORT_OF} {dma_rx_csr_translator.avalon_anti_slave_0};add_interface {dma_tx_csr} {avalon} {master};set_interface_property {dma_tx_csr} {EXPORT_OF} {dma_tx_csr_translator.avalon_anti_slave_0};add_interface {dma_rx_descriptor_slave} {avalon} {master};set_interface_property {dma_rx_descriptor_slave} {EXPORT_OF} {dma_rx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_tx_descriptor_slave} {avalon} {master};set_interface_property {dma_tx_descriptor_slave} {EXPORT_OF} {dma_tx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_rx_response} {avalon} {master};set_interface_property {dma_rx_response} {EXPORT_OF} {dma_rx_response_translator.avalon_anti_slave_0};add_interface {mem_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_bridge_reset_reset_bridge.in_reset};add_interface {clock_out_clk} {clock} {slave};set_interface_property {clock_out_clk} {EXPORT_OF} {clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_rx.csr} {0};set_module_assignment {interconnect_id.dma_rx.descriptor_slave} {1};set_module_assignment {interconnect_id.dma_rx.response} {2};set_module_assignment {interconnect_id.dma_tx.csr} {3};set_module_assignment {interconnect_id.dma_tx.descriptor_slave} {4};set_module_assignment {interconnect_id.mac.control_port} {5};set_module_assignment {interconnect_id.mem_bridge.m0} {0};" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_mm_interconnect_181\synth\ethernet_altera_mm_interconnect_181_cgd6l6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_mm_interconnect_181\synth\ethernet_altera_mm_interconnect_181_cgd6l6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ethernet" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_mm_interconnect_181_cgd6l6i"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_agent_181_t5eyqrq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_agent_181_a7g37xa"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_sfibayi"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_p4nyq3i"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_4dkolai"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_reppfiq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_3yc6smq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_qwneafy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_vqipsrq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_6qoyp7y"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_cidtaty"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_2frp45y"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_v27smiy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_4vfw7ri"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_width_adapter_181_puzc3kq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_width_adapter_181_hotgygq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="ethernet_altera_mm_interconnect_181_n7fyt6a">
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {SYNC_RESET} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {dma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {SYNC_RESET} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {dma_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {dma_bridge_s0_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {dma_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {SYNC_RESET} {0};add_instance {dma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_WUNIQUE} {375};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DOMAIN_H} {374};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DOMAIN_L} {373};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SNOOP_H} {372};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SNOOP_L} {369};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BARRIER_H} {368};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BARRIER_L} {367};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {366};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {364};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {363};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {362};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_QOS_H} {351};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_QOS_L} {351};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {349};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {349};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {348};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {348};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {347};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {346};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_CACHE_H} {361};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_CACHE_L} {358};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_THREAD_ID_H} {354};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_THREAD_ID_L} {354};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_PROTECTION_H} {357};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_PROTECTION_L} {355};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SRC_ID_H} {352};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SRC_ID_L} {352};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DEST_ID_H} {353};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DEST_ID_L} {353};set_instance_parameter_value {dma_tx_mm_read_agent} {ST_DATA_W} {376};set_instance_parameter_value {dma_tx_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {ID} {1};set_instance_parameter_value {dma_tx_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_tx_mm_read_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {SYNC_RESET} {0};add_instance {dma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_WUNIQUE} {375};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DOMAIN_H} {374};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DOMAIN_L} {373};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SNOOP_H} {372};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SNOOP_L} {369};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BARRIER_H} {368};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BARRIER_L} {367};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {366};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {364};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {363};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {362};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_QOS_H} {351};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_QOS_L} {351};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {349};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {349};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {348};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {348};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {347};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {346};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_CACHE_H} {361};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_CACHE_L} {358};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_THREAD_ID_H} {354};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_THREAD_ID_L} {354};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_PROTECTION_H} {357};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_PROTECTION_L} {355};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SRC_ID_H} {352};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SRC_ID_L} {352};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DEST_ID_H} {353};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DEST_ID_L} {353};set_instance_parameter_value {dma_rx_mm_write_agent} {ST_DATA_W} {376};set_instance_parameter_value {dma_rx_mm_write_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {ID} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_rx_mm_write_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {SYNC_RESET} {0};add_instance {dma_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {366};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {364};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {363};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {362};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_PROTECTION_H} {357};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_PROTECTION_L} {355};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_SRC_ID_H} {352};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_SRC_ID_L} {352};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DEST_ID_H} {353};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DEST_ID_L} {353};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_bridge_s0_agent} {ST_DATA_W} {376};set_instance_parameter_value {dma_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_bridge_s0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_bridge_s0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {dma_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_bridge_s0_agent} {ID} {0};set_instance_parameter_value {dma_bridge_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_bridge_s0_agent} {SYNC_RESET} {0};add_instance {dma_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {319};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {357};set_instance_parameter_value {router} {PKT_PROTECTION_L} {355};set_instance_parameter_value {router} {PKT_DEST_ID_H} {353};set_instance_parameter_value {router} {PKT_DEST_ID_L} {353};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router} {PKT_TRANS_READ} {323};set_instance_parameter_value {router} {ST_DATA_W} {376};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {319};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {357};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {355};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {353};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {353};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_001} {ST_DATA_W} {376};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {319};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {357};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {355};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {353};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {353};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_002} {ST_DATA_W} {376};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {dma_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {347};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {346};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {ST_DATA_W} {376};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {338};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {376};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {376};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {376};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {376};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {376};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {376};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {dma_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_tx_mm_read_translator.avalon_universal_master_0} {dma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {domainAlias} {};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {interconnectType} {STANDARD};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {syncResets} {FALSE};add_connection {rsp_mux.src} {dma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_rx_mm_write_translator.avalon_universal_master_0} {dma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {domainAlias} {};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {syncResets} {FALSE};add_connection {rsp_mux_001.src} {dma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {dma_bridge_s0_agent.m0} {dma_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_bridge_s0_agent.rf_source} {dma_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_bridge_s0_agent_rsp_fifo.out} {dma_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {dma_bridge_s0_agent.rdata_fifo_src} {dma_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_tx_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_rx_mm_write_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_mm_write_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {dma_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {dma_bridge_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/dma_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_bridge_s0_burst_adapter.source0} {dma_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_bridge_s0_burst_adapter.source0/dma_bridge_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_tx_mm_read_translator.reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_rx_mm_write_translator.reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_translator.reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_tx_mm_read_agent.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_rx_mm_write_agent.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_agent.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_mm_read_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_mm_write_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_mm_read_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_mm_write_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_reset_reset_bridge.clk} {clock};add_interface {dma_tx_mm_read} {avalon} {slave};set_interface_property {dma_tx_mm_read} {EXPORT_OF} {dma_tx_mm_read_translator.avalon_anti_master_0};add_interface {dma_rx_mm_write} {avalon} {slave};set_interface_property {dma_rx_mm_write} {EXPORT_OF} {dma_rx_mm_write_translator.avalon_anti_master_0};add_interface {dma_bridge_s0} {avalon} {master};set_interface_property {dma_bridge_s0} {EXPORT_OF} {dma_bridge_s0_translator.avalon_anti_slave_0};add_interface {dma_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_bridge_reset_reset_bridge.in_reset};add_interface {clock_out_clk} {clock} {slave};set_interface_property {clock_out_clk} {EXPORT_OF} {clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_bridge.s0} {0};set_module_assignment {interconnect_id.dma_rx.mm_write} {0};set_module_assignment {interconnect_id.dma_tx.mm_read} {1};" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_mm_interconnect_181\synth\ethernet_altera_mm_interconnect_181_n7fyt6a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_mm_interconnect_181\synth\ethernet_altera_mm_interconnect_181_n7fyt6a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ethernet" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_mm_interconnect_181_n7fyt6a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_agent_181_t5eyqrq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_agent_181_a7g37xa"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_tiz4wla"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_lxq7bcy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_wo6j46a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_rjblapi"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_lsgunpy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_2vo2s3a"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_uwbxjty"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="ethernet_altera_avalon_st_adapter_181_bmfedey">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="8" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="outDataWidth" value="256" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="5" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_avalon_st_adapter_181\synth\ethernet_altera_avalon_st_adapter_181_bmfedey.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_avalon_st_adapter_181\synth\ethernet_altera_avalon_st_adapter_181_bmfedey.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ethernet" as="avalon_st_adapter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_st_adapter_181_bmfedey"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_data_format_adapter_181_2gqvzui"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_error_adapter_181_jy2tski"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_timing_adapter_181_7qwysyi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="ethernet_altera_avalon_st_adapter_181_zifr75q">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="8" />
  <parameter name="inEmptyWidth" value="5" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="inDataWidth" value="256" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_avalon_st_adapter_181\synth\ethernet_altera_avalon_st_adapter_181_zifr75q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_avalon_st_adapter_181\synth\ethernet_altera_avalon_st_adapter_181_zifr75q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ethernet" as="avalon_st_adapter_001" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_st_adapter_181_zifr75q"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_data_format_adapter_181_jumd7li"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_channel_adapter_181_vzs3cmy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_error_adapter_181_bvz7ctq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ethernet" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="18.1"
   name="ethernet_altera_merlin_master_translator_181_mhudjri">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_master_translator_181\synth\ethernet_altera_merlin_master_translator_181_mhudjri.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_master_translator_181\synth\ethernet_altera_merlin_master_translator_181_mhudjri.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mem_bridge_m0_translator" />
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="dma_tx_mm_read_translator,dma_rx_mm_write_translator" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_translator_181_mhudjri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="ethernet_altera_merlin_slave_translator_181_5aswt6a">
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_slave_translator_181\synth\ethernet_altera_merlin_slave_translator_181_5aswt6a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_slave_translator_181\synth\ethernet_altera_merlin_slave_translator_181_5aswt6a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mac_control_port_translator,dma_rx_csr_translator,dma_tx_csr_translator,dma_rx_descriptor_slave_translator,dma_tx_descriptor_slave_translator,dma_rx_response_translator" />
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="dma_bridge_s0_translator" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_translator_181_5aswt6a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="18.1"
   name="ethernet_altera_merlin_master_agent_181_t5eyqrq">
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_master_agent_181\synth\ethernet_altera_merlin_master_agent_181_t5eyqrq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_master_agent_181\synth\ethernet_altera_merlin_master_agent_181_t5eyqrq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mem_bridge_m0_agent" />
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="dma_tx_mm_read_agent,dma_rx_mm_write_agent" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_master_agent_181_t5eyqrq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="ethernet_altera_merlin_slave_agent_181_a7g37xa">
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_slave_agent_181\synth\ethernet_altera_merlin_slave_agent_181_a7g37xa.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_slave_agent_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_slave_agent_181\synth\ethernet_altera_merlin_slave_agent_181_a7g37xa.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_slave_agent_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mac_control_port_agent,dma_rx_csr_agent,dma_tx_csr_agent,dma_rx_descriptor_slave_agent,dma_tx_descriptor_slave_agent,dma_rx_response_agent" />
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="dma_bridge_s0_agent" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_slave_agent_181_a7g37xa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="ethernet_altera_merlin_router_181_sfibayi">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="50" />
  <parameter name="START_ADDRESS" value="0x0,0x400,0x420,0x440,0x460,0x480" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:000001:0x0:0x400:both:1:0:0:1,4:010000:0x400:0x420:write:1:0:0:1,1:001000:0x420:0x440:write:1:0:0:1,3:000100:0x440:0x460:both:1:0:0:1,0:000010:0x460:0x480:both:1:0:0:1,2:100000:0x480:0x488:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="46" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="73" />
  <parameter name="CHANNEL_ID" value="000001,010000,001000,000100,000010,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,write,both,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x400,0x420,0x440,0x460,0x480,0x488" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="49" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5,4,1,3,0,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_sfibayi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_sfibayi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="router" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_sfibayi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="ethernet_altera_merlin_router_181_p4nyq3i">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="50" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="46" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="73" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="49" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_p4nyq3i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_p4nyq3i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="router_001,router_002,router_003,router_006" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_p4nyq3i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="ethernet_altera_merlin_router_181_4dkolai">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="302" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="298" />
  <parameter name="PKT_DEST_ID_H" value="327" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="325" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="350" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="331" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="329" />
  <parameter name="PKT_TRANS_WRITE" value="301" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_4dkolai.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_4dkolai.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="router_004,router_005" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_4dkolai"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="ethernet_altera_merlin_traffic_limiter_181_reppfiq">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\ethernet_altera_merlin_traffic_limiter_181_reppfiq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\ethernet_altera_merlin_traffic_limiter_181_reppfiq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mem_bridge_m0_limiter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_reppfiq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_3yc6smq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_qwneafy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="ethernet_altera_merlin_burst_adapter_181_vqipsrq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="47" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\ethernet_altera_merlin_burst_adapter_181_vqipsrq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\ethernet_altera_merlin_burst_adapter_181_vqipsrq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mac_control_port_burst_adapter,dma_rx_csr_burst_adapter,dma_tx_csr_burst_adapter,dma_rx_response_burst_adapter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_vqipsrq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="ethernet_altera_merlin_burst_adapter_181_6qoyp7y">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="299" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\ethernet_altera_merlin_burst_adapter_181_6qoyp7y.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\ethernet_altera_merlin_burst_adapter_181_6qoyp7y.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="dma_rx_descriptor_slave_burst_adapter,dma_tx_descriptor_slave_burst_adapter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_6qoyp7y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="ethernet_altera_merlin_demultiplexer_181_cidtaty">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_cidtaty.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_cidtaty.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_cidtaty"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="ethernet_altera_merlin_multiplexer_181_2frp45y">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="51" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_2frp45y.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_2frp45y.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_2frp45y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="ethernet_altera_merlin_demultiplexer_181_v27smiy">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_v27smiy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_v27smiy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_v27smiy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="ethernet_altera_merlin_multiplexer_181_4vfw7ri">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="51" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_4vfw7ri.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_4vfw7ri.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_4vfw7ri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="ethernet_altera_merlin_width_adapter_181_puzc3kq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="88" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="86" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="340" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="338" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\ethernet_altera_merlin_width_adapter_181_puzc3kq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\ethernet_altera_merlin_width_adapter_181_puzc3kq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="dma_rx_descriptor_slave_rsp_width_adapter,dma_tx_descriptor_slave_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_width_adapter_181_puzc3kq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="ethernet_altera_merlin_width_adapter_181_hotgygq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="340" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="338" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="88" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="86" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\ethernet_altera_merlin_width_adapter_181_hotgygq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\ethernet_altera_merlin_width_adapter_181_hotgygq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_width_adapter_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="dma_rx_descriptor_slave_cmd_width_adapter,dma_tx_descriptor_slave_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_width_adapter_181_hotgygq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="ethernet_altera_merlin_router_181_tiz4wla">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x80000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="353" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="353" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="376" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="357" />
  <parameter name="END_ADDRESS" value="0x80000000" />
  <parameter name="PKT_PROTECTION_L" value="355" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_tiz4wla.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_tiz4wla.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_tiz4wla"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="ethernet_altera_merlin_router_181_lxq7bcy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="353" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="353" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="376" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="357" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="355" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_lxq7bcy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_router_181\synth\ethernet_altera_merlin_router_181_lxq7bcy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="router_002" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_router_181_lxq7bcy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="ethernet_altera_merlin_burst_adapter_181_wo6j46a">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="320" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\ethernet_altera_merlin_burst_adapter_181_wo6j46a.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\ethernet_altera_merlin_burst_adapter_181_wo6j46a.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="dma_bridge_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_burst_adapter_181_wo6j46a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="ethernet_altera_merlin_demultiplexer_181_rjblapi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="ST_DATA_W" value="376" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_rjblapi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_rjblapi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_rjblapi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="ethernet_altera_merlin_multiplexer_181_lsgunpy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="376" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_lsgunpy.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_lsgunpy.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_lsgunpy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="ethernet_altera_merlin_demultiplexer_181_2vo2s3a">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="ST_DATA_W" value="376" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_2vo2s3a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_demultiplexer_181\synth\ethernet_altera_merlin_demultiplexer_181_2vo2s3a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_demultiplexer_181_2vo2s3a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="ethernet_altera_merlin_multiplexer_181_uwbxjty">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="376" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_uwbxjty.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\ethernet_altera_merlin_multiplexer_181_uwbxjty.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_multiplexer_181_uwbxjty"</message>
  </messages>
 </entity>
 <entity
   kind="data_format_adapter"
   version="18.1"
   name="ethernet_data_format_adapter_181_2gqvzui">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="32" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="YES" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_data_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_sop_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_error_ram.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_data_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_sop_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_2gqvzui_error_ram.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_avalon_st_adapter_181_bmfedey"
     as="data_format_adapter_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_data_format_adapter_181_2gqvzui"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.1"
   name="ethernet_error_adapter_181_jy2tski">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="32" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\error_adapter_181\synth\ethernet_error_adapter_181_jy2tski.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\error_adapter_181\synth\ethernet_error_adapter_181_jy2tski.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_avalon_st_adapter_181_bmfedey"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_error_adapter_181_jy2tski"</message>
  </messages>
 </entity>
 <entity
   kind="timing_adapter"
   version="18.1"
   name="ethernet_timing_adapter_181_7qwysyi">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\timing_adapter_181\synth\ethernet_timing_adapter_181_7qwysyi.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\timing_adapter_181\synth\ethernet_timing_adapter_181_7qwysyi_fifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\timing_adapter_181\synth\ethernet_timing_adapter_181_7qwysyi.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\timing_adapter_181\synth\ethernet_timing_adapter_181_7qwysyi_fifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_avalon_st_adapter_181_bmfedey"
     as="timing_adapter_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_timing_adapter_181_7qwysyi"</message>
  </messages>
 </entity>
 <entity
   kind="data_format_adapter"
   version="18.1"
   name="ethernet_data_format_adapter_181_jumd7li">
  <parameter name="inErrorWidth" value="8" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="32" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="YES" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_jumd7li.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_jumd7li_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_jumd7li_data_ram.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_jumd7li.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_jumd7li_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\data_format_adapter_181\synth\ethernet_data_format_adapter_181_jumd7li_data_ram.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_avalon_st_adapter_181_zifr75q"
     as="data_format_adapter_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_data_format_adapter_181_jumd7li"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="18.1"
   name="ethernet_channel_adapter_181_vzs3cmy">
  <parameter name="inErrorWidth" value="8" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="YES" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\channel_adapter_181\synth\ethernet_channel_adapter_181_vzs3cmy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\channel_adapter_181\synth\ethernet_channel_adapter_181_vzs3cmy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_avalon_st_adapter_181_zifr75q"
     as="channel_adapter_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_channel_adapter_181_vzs3cmy"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.1"
   name="ethernet_error_adapter_181_bvz7ctq">
  <parameter name="inErrorWidth" value="8" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\error_adapter_181\synth\ethernet_error_adapter_181_bvz7ctq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\error_adapter_181\synth\ethernet_error_adapter_181_bvz7ctq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_avalon_st_adapter_181_zifr75q"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_error_adapter_181_bvz7ctq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="ethernet_altera_merlin_traffic_limiter_181_3yc6smq">
  <parameter name="FIFO_DEPTH" value="4" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\ethernet_altera_merlin_traffic_limiter_181_3yc6smq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\ethernet_altera_merlin_traffic_limiter_181_3yc6smq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ethernet_altera_merlin_traffic_limiter_181_reppfiq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_3yc6smq"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="ethernet_altera_avalon_sc_fifo_181_oywqgnq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_avalon_sc_fifo_181\synth\ethernet_altera_avalon_sc_fifo_181_oywqgnq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_avalon_sc_fifo_181\synth\ethernet_altera_avalon_sc_fifo_181_oywqgnq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_cgd6l6i"
     as="mac_control_port_agent_rsp_fifo,dma_rx_csr_agent_rsp_fifo,dma_tx_csr_agent_rsp_fifo,dma_rx_descriptor_slave_agent_rsp_fifo,dma_rx_descriptor_slave_agent_rdata_fifo,dma_tx_descriptor_slave_agent_rsp_fifo,dma_tx_descriptor_slave_agent_rdata_fifo,dma_rx_response_agent_rsp_fifo" />
  <instantiator
     instantiator="ethernet_altera_mm_interconnect_181_n7fyt6a"
     as="dma_bridge_s0_agent_rsp_fifo" />
  <instantiator
     instantiator="ethernet_altera_merlin_traffic_limiter_181_3yc6smq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="ethernet_altera_merlin_traffic_limiter_181_qwneafy">
  <parameter name="IMPL" value="reg" />
  <parameter name="FIFO_DEPTH" value="4" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ALMOST_FULL_THRESHOLD" value="4" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="SHOWAHEAD" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\ethernet_altera_merlin_traffic_limiter_181_qwneafy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\altera_merlin_traffic_limiter_181\synth\ethernet_altera_merlin_traffic_limiter_181_qwneafy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ethernet_altera_merlin_traffic_limiter_181_reppfiq"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_altera_merlin_traffic_limiter_181_qwneafy"</message>
   <message level="Info" culprit="ethernet">"Generating: ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
  </messages>
 </entity>
 <entity
   kind="alt_hiconnect_sc_fifo"
   version="18.1"
   name="ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a">
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_reg_scfifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet\alt_hiconnect_sc_fifo_181\synth\alt_st_reg_scfifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ethernet_altera_merlin_traffic_limiter_181_qwneafy"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ethernet">"Generating: ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
  </messages>
 </entity>
</deploy>
