
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Wed Jul 23 17:04:38 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:370:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:370:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.01 seconds. CPU system time: 1.31 seconds. Elapsed time: 9.06 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 19,668 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58,470 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,628 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,968 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 20, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_209_1' is marked as complete unroll implied by the pipeline pragma (firmware/hls_dummy.cpp:209:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_376_1' (firmware/hls_dummy.cpp:376:23) in function 'hls_dummy' completely with a factor of 20 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_1' (firmware/hls_dummy.cpp:209:23) in function 'sparse_relu<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1>' completely with a factor of 20 (firmware/hls_dummy.cpp:206:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:362:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:363:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.9 seconds. CPU system time: 1.13 seconds. Elapsed time: 25.6 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.514 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:362:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>'
	 'sparse_relu<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1>'
	 'Block_entry2228_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:176:64) to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>'... converting 761 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1, 3>' (firmware/hls_dummy.cpp:134:32)...740 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.45 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 20>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,1,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 20, 1>' to 'sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 28.16 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 20, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 20, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.82 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry2228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7ns_14_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.32 seconds. CPU system time: 1.19 seconds. Elapsed time: 29.9 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry2228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry2228_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_12_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_13_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_14_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_15_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_16_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_17_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_18_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_19_U(hls_dummy_fifo_w7_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.43 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 20.02 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 2.051 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 281.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 127.44 seconds. CPU system time: 4.71 seconds. Elapsed time: 151.32 seconds; current allocated memory: 590.484 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h2m31s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 711749 ; free virtual = 952294
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 205281
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.520 ; gain = 390.660 ; free physical = 714053 ; free virtual = 954597
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2301]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2302]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2303]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2304]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2305]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2306]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2307]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2308]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2309]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2310]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2311]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2312]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2313]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2314]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2315]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2316]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2317]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2318]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2319]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2320]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2321]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2322]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2323]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2324]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2325]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2326]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2327]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2328]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2329]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2330]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2331]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2332]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2333]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2334]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2335]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2336]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2337]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2338]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2339]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2340]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2341]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2342]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2343]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2344]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2345]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2346]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2347]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2348]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2349]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2350]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2351]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2352]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2353]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2354]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2355]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2356]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2357]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2358]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2359]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2360]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2361]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2362]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2363]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2364]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2365]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2366]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2367]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2368]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2369]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2370]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2371]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2372]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2373]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2374]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2375]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2376]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2377]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2378]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2379]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2380]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2381]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2382]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2383]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2384]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2385]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2386]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2387]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2388]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2389]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2390]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2391]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2392]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2393]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2394]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2395]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2396]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2397]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2398]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2399]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:2400]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry2228_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry2228_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry2228_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry2228_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w7_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w7_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w7_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w7_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w7_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3059.902 ; gain = 627.043 ; free physical = 713741 ; free virtual = 954289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3059.902 ; gain = 627.043 ; free physical = 713731 ; free virtual = 954279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3067.906 ; gain = 635.047 ; free physical = 713731 ; free virtual = 954279
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3590.055 ; gain = 1157.195 ; free physical = 711263 ; free virtual = 951815
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 40    
	   3 Input    8 Bit       Adders := 80    
	  11 Input    8 Bit       Adders := 20    
	   2 Input    6 Bit       Adders := 760   
	   3 Input    5 Bit       Adders := 760   
	   2 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 380   
	   2 Input    4 Bit       Adders := 380   
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 201   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 826   
	                7 Bit    Registers := 80    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 122   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 1090  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	  10 Input    8 Bit        Muxes := 380   
	   2 Input    8 Bit        Muxes := 501   
	   2 Input    7 Bit        Muxes := 254   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 102   
	   2 Input    1 Bit        Muxes := 420   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'icmp_ln134_17_reg_53981_reg[0]' (FDE) to 'icmp_ln134_343_reg_56471_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_16_reg_53976_reg[0]' (FDE) to 'icmp_ln134_342_reg_56466_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_627_reg_58636_reg[0]' (FDE) to 'icmp_ln134_373_reg_56696_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_626_reg_58631_reg[0]' (FDE) to 'icmp_ln134_372_reg_56691_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_547_reg_58026_reg[0]' (FDE) to 'icmp_ln134_293_reg_56086_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_546_reg_58021_reg[0]' (FDE) to 'icmp_ln134_292_reg_56081_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_569_reg_58191_reg[0]' (FDE) to 'icmp_ln134_751_reg_59581_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_568_reg_58186_reg[0]' (FDE) to 'icmp_ln134_750_reg_59576_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_557_reg_58101_reg[0]' (FDE) to 'icmp_ln134_483_reg_57536_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_556_reg_58096_reg[0]' (FDE) to 'icmp_ln134_482_reg_57531_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_23_reg_54026_reg[0]' (FDE) to 'icmp_ln134_457_reg_57341_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_22_reg_54021_reg[0]' (FDE) to 'icmp_ln134_456_reg_57336_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_535_reg_57936_reg[0]' (FDE) to 'icmp_ln134_65_reg_54346_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_534_reg_57931_reg[0]' (FDE) to 'icmp_ln134_64_reg_54341_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_611_reg_58516_reg[0]' (FDE) to 'icmp_ln134_69_reg_54376_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_610_reg_58511_reg[0]' (FDE) to 'icmp_ln134_68_reg_54371_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_633_reg_58681_reg[0]' (FDE) to 'icmp_ln134_487_reg_57566_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_632_reg_58676_reg[0]' (FDE) to 'icmp_ln134_486_reg_57561_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_623_reg_58606_reg[0]' (FDE) to 'icmp_ln134_297_reg_56116_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_622_reg_58601_reg[0]' (FDE) to 'icmp_ln134_296_reg_56111_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_55_reg_54271_reg[0]' (FDE) to 'icmp_ln134_345_reg_56486_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_54_reg_54266_reg[0]' (FDE) to 'icmp_ln134_344_reg_56481_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_49_reg_54226_reg[0]' (FDE) to 'icmp_ln134_231_reg_55616_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_48_reg_54221_reg[0]' (FDE) to 'icmp_ln134_230_reg_55611_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_509_reg_57736_reg[0]' (FDE) to 'icmp_ln134_291_reg_56071_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_508_reg_57731_reg[0]' (FDE) to 'icmp_ln134_290_reg_56066_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_45_reg_54196_reg[0]' (FDE) to 'icmp_ln134_155_reg_55036_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_44_reg_54191_reg[0]' (FDE) to 'icmp_ln134_154_reg_55031_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_519_reg_57811_reg[0]' (FDE) to 'icmp_ln134_481_reg_57521_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_518_reg_57806_reg[0]' (FDE) to 'icmp_ln134_480_reg_57516_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_671_reg_58971_reg[0]' (FDE) to 'icmp_ln134_489_reg_57581_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_670_reg_58966_reg[0]' (FDE) to 'icmp_ln134_488_reg_57576_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_47_reg_54211_reg[0]' (FDE) to 'icmp_ln134_193_reg_55326_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_46_reg_54206_reg[0]' (FDE) to 'icmp_ln134_192_reg_55321_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_61_reg_54316_reg[0]' (FDE) to 'icmp_ln134_459_reg_57356_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_60_reg_54311_reg[0]' (FDE) to 'icmp_ln134_458_reg_57351_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_497_reg_57646_reg[0]' (FDE) to 'icmp_ln134_63_reg_54331_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_496_reg_57641_reg[0]' (FDE) to 'icmp_ln134_62_reg_54326_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_59_reg_54301_reg[0]' (FDE) to 'icmp_ln134_421_reg_57066_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_58_reg_54296_reg[0]' (FDE) to 'icmp_ln134_420_reg_57061_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_75_reg_54421_reg[0]' (FDE) to 'icmp_ln134_725_reg_59386_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_74_reg_54416_reg[0]' (FDE) to 'icmp_ln134_724_reg_59381_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_703_reg_59216_reg[0]' (FDE) to 'icmp_ln134_377_reg_56726_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_702_reg_59211_reg[0]' (FDE) to 'icmp_ln134_376_reg_56721_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_53_reg_54256_reg[0]' (FDE) to 'icmp_ln134_307_reg_56196_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_52_reg_54251_reg[0]' (FDE) to 'icmp_ln134_306_reg_56191_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_51_reg_54241_reg[0]' (FDE) to 'icmp_ln134_269_reg_55906_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_50_reg_54236_reg[0]' (FDE) to 'icmp_ln134_268_reg_55901_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_513_reg_57766_reg[0]' (FDE) to 'icmp_ln134_367_reg_56651_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_512_reg_57761_reg[0]' (FDE) to 'icmp_ln134_366_reg_56646_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_469_reg_57431_reg[0]' (FDE) to 'icmp_ln134_251_reg_55766_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_468_reg_57426_reg[0]' (FDE) to 'icmp_ln134_250_reg_55761_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_471_reg_57446_reg[0]' (FDE) to 'icmp_ln134_289_reg_56056_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_470_reg_57441_reg[0]' (FDE) to 'icmp_ln134_288_reg_56051_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_493_reg_57611_reg[0]' (FDE) to 'icmp_ln134_747_reg_59551_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_492_reg_57606_reg[0]' (FDE) to 'icmp_ln134_746_reg_59546_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_477_reg_57491_reg[0]' (FDE) to 'icmp_ln134_403_reg_56926_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_476_reg_57486_reg[0]' (FDE) to 'icmp_ln134_402_reg_56921_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_479_reg_57506_reg[0]' (FDE) to 'icmp_ln134_441_reg_57216_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_478_reg_57501_reg[0]' (FDE) to 'icmp_ln134_440_reg_57211_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_465_reg_57401_reg[0]' (FDE) to 'icmp_ln134_175_reg_55186_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_464_reg_57396_reg[0]' (FDE) to 'icmp_ln134_174_reg_55181_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_463_reg_57386_reg[0]' (FDE) to 'icmp_ln134_137_reg_54896_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_462_reg_57381_reg[0]' (FDE) to 'icmp_ln134_136_reg_54891_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_475_reg_57476_reg[0]' (FDE) to 'icmp_ln134_365_reg_56636_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_474_reg_57471_reg[0]' (FDE) to 'icmp_ln134_364_reg_56631_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_473_reg_57461_reg[0]' (FDE) to 'icmp_ln134_327_reg_56346_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_472_reg_57456_reg[0]' (FDE) to 'icmp_ln134_326_reg_56341_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_491_reg_57596_reg[0]' (FDE) to 'icmp_ln134_709_reg_59261_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_490_reg_57591_reg[0]' (FDE) to 'icmp_ln134_708_reg_59256_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_131_reg_54851_reg[0]' (FDE) to 'icmp_ln134_349_reg_56516_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_130_reg_54846_reg[0]' (FDE) to 'icmp_ln134_348_reg_56511_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_721_reg_59351_reg[0]' (FDE) to 'icmp_ln134_759_reg_59641_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_720_reg_59346_reg[0]' (FDE) to 'icmp_ln134_758_reg_59636_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_741_reg_59506_reg[0]' (FDE) to 'icmp_ln134_379_reg_56741_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_740_reg_59501_reg[0]' (FDE) to 'icmp_ln134_378_reg_56736_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_733_reg_59446_reg[0]' (FDE) to 'icmp_ln134_227_reg_55581_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_732_reg_59441_reg[0]' (FDE) to 'icmp_ln134_226_reg_55576_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_127_reg_54821_reg[0]' (FDE) to 'icmp_ln134_273_reg_55936_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_126_reg_54816_reg[0]' (FDE) to 'icmp_ln134_272_reg_55931_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_169_reg_55141_reg[0]' (FDE) to 'icmp_ln134_351_reg_56531_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_168_reg_55136_reg[0]' (FDE) to 'icmp_ln134_350_reg_56526_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_399_reg_56896_reg[0]' (FDE) to 'icmp_ln134_361_reg_56606_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_398_reg_56891_reg[0]' (FDE) to 'icmp_ln134_360_reg_56601_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_737_reg_59476_reg[0]' (FDE) to 'icmp_ln134_303_reg_56161_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_736_reg_59471_reg[0]' (FDE) to 'icmp_ln134_302_reg_56156_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_355_reg_56561_reg[0]' (FDE) to 'icmp_ln134_245_reg_55721_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_354_reg_56556_reg[0]' (FDE) to 'icmp_ln134_244_reg_55716_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_353_reg_56546_reg[0]' (FDE) to 'icmp_ln134_207_reg_55431_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_352_reg_56541_reg[0]' (FDE) to 'icmp_ln134_206_reg_55426_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_319_reg_56286_reg[0]' (FDE) to 'icmp_ln134_281_reg_55996_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_318_reg_56281_reg[0]' (FDE) to 'icmp_ln134_280_reg_55991_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_165_reg_55111_reg[0]' (FDE) to 'icmp_ln134_275_reg_55951_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_164_reg_55106_reg[0]' (FDE) to 'icmp_ln134_274_reg_55946_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_279_reg_55981_reg[0]' (FDE) to 'icmp_ln134_241_reg_55691_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_278_reg_55976_reg[0]' (FDE) to 'icmp_ln134_240_reg_55686_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_277_reg_55966_reg[0]' (FDE) to 'icmp_ln134_203_reg_55401_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_276_reg_55961_reg[0]' (FDE) to 'icmp_ln134_202_reg_55396_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_33_reg_54101_reg[0]' (FDE) to 'icmp_ln134_647_reg_58791_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_32_reg_54096_reg[0]' (FDE) to 'icmp_ln134_646_reg_58786_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i139_i_i_reg_8638_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i_i_i_reg_8578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\reg_2728_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_reg_8798_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_20_fu_1368_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_19_fu_1364_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_18_fu_1360_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_17_fu_1356_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_16_fu_1352_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_15_fu_1348_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_14_fu_1344_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_13_fu_1340_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_12_fu_1336_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_11_fu_1332_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_10_fu_1328_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_9_fu_1324_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_8_fu_1320_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_7_fu_1316_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_6_fu_1312_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_5_fu_1308_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_4_fu_1304_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_3_fu_1300_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_2_fu_1296_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_1_fu_1292_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry2228_proc_U0/layer2_out_0_preg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry2228_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry2228_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 4207.223 ; gain = 1774.363 ; free physical = 698803 ; free virtual = 939407
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 4207.223 ; gain = 1774.363 ; free physical = 698713 ; free virtual = 939360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:41 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 698146 ; free virtual = 938803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:50 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 698633 ; free virtual = 939337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:50 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 698549 ; free virtual = 939254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:55 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 698594 ; free virtual = 939298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:57 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 698606 ; free virtual = 939311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:59 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 698076 ; free virtual = 938781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:59 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 696883 ; free virtual = 937587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2820|
|3     |LUT1   |   222|
|4     |LUT2   | 10975|
|5     |LUT3   |  3829|
|6     |LUT4   | 14173|
|7     |LUT5   |  2850|
|8     |LUT6   | 17381|
|9     |MUXF7  |    13|
|10    |FDRE   |  8441|
|11    |FDSE   |   302|
|12    |IBUF   |   804|
|13    |OBUF   |   183|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 61994|
|2     |  Block_entry2228_proc_U0                                             |hls_dummy_Block_entry2228_proc                                                             |   140|
|3     |  sparse_arr_feat_act1_out_10_U                                       |hls_dummy_fifo_w7_d2_S                                                                     |    40|
|4     |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_591                                                        |    29|
|5     |  sparse_arr_feat_act1_out_11_U                                       |hls_dummy_fifo_w7_d2_S_0                                                                   |    39|
|6     |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_590                                                        |    29|
|7     |  sparse_arr_feat_act1_out_12_U                                       |hls_dummy_fifo_w7_d2_S_1                                                                   |    41|
|8     |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_589                                                        |    29|
|9     |  sparse_arr_feat_act1_out_13_U                                       |hls_dummy_fifo_w7_d2_S_2                                                                   |    39|
|10    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_588                                                        |    29|
|11    |  sparse_arr_feat_act1_out_14_U                                       |hls_dummy_fifo_w7_d2_S_3                                                                   |    40|
|12    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_587                                                        |    29|
|13    |  sparse_arr_feat_act1_out_15_U                                       |hls_dummy_fifo_w7_d2_S_4                                                                   |    39|
|14    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_586                                                        |    29|
|15    |  sparse_arr_feat_act1_out_16_U                                       |hls_dummy_fifo_w7_d2_S_5                                                                   |    41|
|16    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_585                                                        |    29|
|17    |  sparse_arr_feat_act1_out_17_U                                       |hls_dummy_fifo_w7_d2_S_6                                                                   |    40|
|18    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_584                                                        |    29|
|19    |  sparse_arr_feat_act1_out_18_U                                       |hls_dummy_fifo_w7_d2_S_7                                                                   |    39|
|20    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_583                                                        |    29|
|21    |  sparse_arr_feat_act1_out_19_U                                       |hls_dummy_fifo_w7_d2_S_8                                                                   |    39|
|22    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_582                                                        |    29|
|23    |  sparse_arr_feat_act1_out_1_U                                        |hls_dummy_fifo_w7_d2_S_9                                                                   |    39|
|24    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_581                                                        |    29|
|25    |  sparse_arr_feat_act1_out_2_U                                        |hls_dummy_fifo_w7_d2_S_10                                                                  |    40|
|26    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_580                                                        |    29|
|27    |  sparse_arr_feat_act1_out_3_U                                        |hls_dummy_fifo_w7_d2_S_11                                                                  |    39|
|28    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_579                                                        |    29|
|29    |  sparse_arr_feat_act1_out_4_U                                        |hls_dummy_fifo_w7_d2_S_12                                                                  |    41|
|30    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_578                                                        |    29|
|31    |  sparse_arr_feat_act1_out_5_U                                        |hls_dummy_fifo_w7_d2_S_13                                                                  |    40|
|32    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_577                                                        |    29|
|33    |  sparse_arr_feat_act1_out_6_U                                        |hls_dummy_fifo_w7_d2_S_14                                                                  |    39|
|34    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_576                                                        |    29|
|35    |  sparse_arr_feat_act1_out_7_U                                        |hls_dummy_fifo_w7_d2_S_15                                                                  |    40|
|36    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_575                                                        |    29|
|37    |  sparse_arr_feat_act1_out_8_U                                        |hls_dummy_fifo_w7_d2_S_16                                                                  |    39|
|38    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_574                                                        |    29|
|39    |  sparse_arr_feat_act1_out_9_U                                        |hls_dummy_fifo_w7_d2_S_17                                                                  |    41|
|40    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg_573                                                        |    29|
|41    |  sparse_arr_feat_act1_out_U                                          |hls_dummy_fifo_w7_d2_S_18                                                                  |    44|
|42    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                 |hls_dummy_fifo_w7_d2_S_ShiftReg                                                            |    29|
|43    |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |    39|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_572                                                        |    29|
|45    |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    39|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_571                                                        |    29|
|47    |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_20                                                                  |    41|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_570                                                        |    29|
|49    |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |    40|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_569                                                        |    29|
|51    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |    40|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_568                                                        |    29|
|53    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |    41|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_567                                                        |    29|
|55    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |    40|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_566                                                        |    29|
|57    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |    39|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_565                                                        |    29|
|59    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |    39|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_564                                                        |    29|
|61    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |    41|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_563                                                        |    29|
|63    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_28                                                                  |    40|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_562                                                        |    29|
|65    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_29                                                                  |    39|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_561                                                        |    29|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_30                                                                  |    39|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_560                                                        |    29|
|69    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_31                                                                  |    39|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_559                                                        |    29|
|71    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_32                                                                  |    39|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_558                                                        |    29|
|73    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_33                                                                  |    39|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_557                                                        |    29|
|75    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_34                                                                  |    48|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_556                                                        |    29|
|77    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_35                                                                  |    39|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_555                                                        |    29|
|79    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_36                                                                  |    39|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_554                                                        |    29|
|81    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_37                                                                  |    40|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_553                                                        |    29|
|83    |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_38                                                                  |   645|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_552                                                        |   636|
|85    |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_39                                                                  |   606|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_551                                                        |   597|
|87    |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_40                                                                  |   602|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_550                                                        |   591|
|89    |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_41                                                                  |   585|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_549                                                        |   576|
|91    |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_42                                                                  |   575|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_548                                                        |   566|
|93    |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w8_d2_S_43                                                                  |   585|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_547                                                        |   576|
|95    |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w8_d2_S_44                                                                  |   601|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_546                                                        |   590|
|97    |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w8_d2_S_45                                                                  |   540|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_545                                                        |   531|
|99    |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w8_d2_S_46                                                                  |   532|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_544                                                        |   523|
|101   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w8_d2_S_47                                                                  |   555|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_543                                                        |   546|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_48                                                                  |   630|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_542                                                        |   619|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                  |   625|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_541                                                        |   616|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                  |   601|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_540                                                        |   592|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                  |   627|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_539                                                        |   615|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                  |   690|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_538                                                        |   681|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                  |   633|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_537                                                        |   624|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                  |   590|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_536                                                        |   581|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                  |   594|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_535                                                        |   584|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                  |   636|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_534                                                        |   627|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_57                                                                  |   611|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   602|
|123   |  sparse_arr_hash_reduce_out_10_U                                     |hls_dummy_fifo_w4_d2_S                                                                     |   313|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_533                                                        |   302|
|125   |  sparse_arr_hash_reduce_out_11_U                                     |hls_dummy_fifo_w4_d2_S_58                                                                  |   263|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_532                                                        |   254|
|127   |  sparse_arr_hash_reduce_out_12_U                                     |hls_dummy_fifo_w4_d2_S_59                                                                  |   408|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_531                                                        |   398|
|129   |  sparse_arr_hash_reduce_out_13_U                                     |hls_dummy_fifo_w4_d2_S_60                                                                  |   224|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_530                                                        |   215|
|131   |  sparse_arr_hash_reduce_out_14_U                                     |hls_dummy_fifo_w4_d2_S_61                                                                  |   332|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_529                                                        |   323|
|133   |  sparse_arr_hash_reduce_out_15_U                                     |hls_dummy_fifo_w4_d2_S_62                                                                  |   168|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_528                                                        |   159|
|135   |  sparse_arr_hash_reduce_out_16_U                                     |hls_dummy_fifo_w4_d2_S_63                                                                  |   273|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_527                                                        |   263|
|137   |  sparse_arr_hash_reduce_out_17_U                                     |hls_dummy_fifo_w4_d2_S_64                                                                  |   228|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_526                                                        |   219|
|139   |  sparse_arr_hash_reduce_out_18_U                                     |hls_dummy_fifo_w4_d2_S_65                                                                  |   354|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_525                                                        |   345|
|141   |  sparse_arr_hash_reduce_out_19_U                                     |hls_dummy_fifo_w4_d2_S_66                                                                  |   250|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_524                                                        |   241|
|143   |  sparse_arr_hash_reduce_out_1_U                                      |hls_dummy_fifo_w4_d2_S_67                                                                  |   291|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_523                                                        |   281|
|145   |  sparse_arr_hash_reduce_out_20_U                                     |hls_dummy_fifo_w4_d2_S_68                                                                  |   341|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_522                                                        |   330|
|147   |  sparse_arr_hash_reduce_out_21_U                                     |hls_dummy_fifo_w4_d2_S_69                                                                  |   261|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_521                                                        |   252|
|149   |  sparse_arr_hash_reduce_out_22_U                                     |hls_dummy_fifo_w4_d2_S_70                                                                  |   351|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_520                                                        |   342|
|151   |  sparse_arr_hash_reduce_out_23_U                                     |hls_dummy_fifo_w4_d2_S_71                                                                  |   179|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_519                                                        |   170|
|153   |  sparse_arr_hash_reduce_out_24_U                                     |hls_dummy_fifo_w4_d2_S_72                                                                  |   304|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_518                                                        |   294|
|155   |  sparse_arr_hash_reduce_out_25_U                                     |hls_dummy_fifo_w4_d2_S_73                                                                  |   175|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_517                                                        |   166|
|157   |  sparse_arr_hash_reduce_out_26_U                                     |hls_dummy_fifo_w4_d2_S_74                                                                  |   303|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_516                                                        |   294|
|159   |  sparse_arr_hash_reduce_out_27_U                                     |hls_dummy_fifo_w4_d2_S_75                                                                  |   160|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_515                                                        |   150|
|161   |  sparse_arr_hash_reduce_out_28_U                                     |hls_dummy_fifo_w4_d2_S_76                                                                  |   344|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_514                                                        |   332|
|163   |  sparse_arr_hash_reduce_out_29_U                                     |hls_dummy_fifo_w4_d2_S_77                                                                  |   185|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_513                                                        |   176|
|165   |  sparse_arr_hash_reduce_out_2_U                                      |hls_dummy_fifo_w4_d2_S_78                                                                  |   303|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_512                                                        |   292|
|167   |  sparse_arr_hash_reduce_out_30_U                                     |hls_dummy_fifo_w4_d2_S_79                                                                  |   298|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_511                                                        |   289|
|169   |  sparse_arr_hash_reduce_out_31_U                                     |hls_dummy_fifo_w4_d2_S_80                                                                  |   278|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_510                                                        |   269|
|171   |  sparse_arr_hash_reduce_out_32_U                                     |hls_dummy_fifo_w4_d2_S_81                                                                  |   322|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_509                                                        |   311|
|173   |  sparse_arr_hash_reduce_out_33_U                                     |hls_dummy_fifo_w4_d2_S_82                                                                  |   180|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_508                                                        |   171|
|175   |  sparse_arr_hash_reduce_out_34_U                                     |hls_dummy_fifo_w4_d2_S_83                                                                  |   350|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_507                                                        |   340|
|177   |  sparse_arr_hash_reduce_out_35_U                                     |hls_dummy_fifo_w4_d2_S_84                                                                  |   240|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_506                                                        |   231|
|179   |  sparse_arr_hash_reduce_out_36_U                                     |hls_dummy_fifo_w4_d2_S_85                                                                  |   258|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_505                                                        |   249|
|181   |  sparse_arr_hash_reduce_out_37_U                                     |hls_dummy_fifo_w4_d2_S_86                                                                  |   189|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_504                                                        |   175|
|183   |  sparse_arr_hash_reduce_out_38_U                                     |hls_dummy_fifo_w4_d2_S_87                                                                  |   323|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_503                                                        |   314|
|185   |  sparse_arr_hash_reduce_out_39_U                                     |hls_dummy_fifo_w4_d2_S_88                                                                  |   191|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_502                                                        |   182|
|187   |  sparse_arr_hash_reduce_out_3_U                                      |hls_dummy_fifo_w4_d2_S_89                                                                  |   223|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_501                                                        |   214|
|189   |  sparse_arr_hash_reduce_out_4_U                                      |hls_dummy_fifo_w4_d2_S_90                                                                  |   282|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_500                                                        |   272|
|191   |  sparse_arr_hash_reduce_out_5_U                                      |hls_dummy_fifo_w4_d2_S_91                                                                  |   227|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_499                                                        |   218|
|193   |  sparse_arr_hash_reduce_out_6_U                                      |hls_dummy_fifo_w4_d2_S_92                                                                  |   315|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_498                                                        |   305|
|195   |  sparse_arr_hash_reduce_out_7_U                                      |hls_dummy_fifo_w4_d2_S_93                                                                  |   230|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_497                                                        |   220|
|197   |  sparse_arr_hash_reduce_out_8_U                                      |hls_dummy_fifo_w4_d2_S_94                                                                  |   353|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_496                                                        |   344|
|199   |  sparse_arr_hash_reduce_out_9_U                                      |hls_dummy_fifo_w4_d2_S_95                                                                  |   232|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_495                                                        |   223|
|201   |  sparse_arr_hash_reduce_out_U                                        |hls_dummy_fifo_w4_d2_S_96                                                                  |   299|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |   289|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s               | 32125|
|204   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |    10|
|205   |    mul_8s_7ns_14_1_1_U115                                            |hls_dummy_mul_8s_7ns_14_1_1_97                                                             |    10|
|206   |    mul_8s_7ns_14_1_1_U136                                            |hls_dummy_mul_8s_7ns_14_1_1_98                                                             |    10|
|207   |    mul_8s_7ns_14_1_1_U157                                            |hls_dummy_mul_8s_7ns_14_1_1_99                                                             |    10|
|208   |    mul_8s_7ns_14_1_1_U178                                            |hls_dummy_mul_8s_7ns_14_1_1_100                                                            |    10|
|209   |    mul_8s_7ns_14_1_1_U199                                            |hls_dummy_mul_8s_7ns_14_1_1_101                                                            |    10|
|210   |    mul_8s_7ns_14_1_1_U220                                            |hls_dummy_mul_8s_7ns_14_1_1_102                                                            |    10|
|211   |    mul_8s_7ns_14_1_1_U241                                            |hls_dummy_mul_8s_7ns_14_1_1_103                                                            |    10|
|212   |    mul_8s_7ns_14_1_1_U262                                            |hls_dummy_mul_8s_7ns_14_1_1_104                                                            |    10|
|213   |    mul_8s_7ns_14_1_1_U283                                            |hls_dummy_mul_8s_7ns_14_1_1_105                                                            |    10|
|214   |    mul_8s_7ns_14_1_1_U304                                            |hls_dummy_mul_8s_7ns_14_1_1_106                                                            |    10|
|215   |    mul_8s_7ns_14_1_1_U31                                             |hls_dummy_mul_8s_7ns_14_1_1_107                                                            |    10|
|216   |    mul_8s_7ns_14_1_1_U325                                            |hls_dummy_mul_8s_7ns_14_1_1_108                                                            |    10|
|217   |    mul_8s_7ns_14_1_1_U346                                            |hls_dummy_mul_8s_7ns_14_1_1_109                                                            |    10|
|218   |    mul_8s_7ns_14_1_1_U367                                            |hls_dummy_mul_8s_7ns_14_1_1_110                                                            |    10|
|219   |    mul_8s_7ns_14_1_1_U388                                            |hls_dummy_mul_8s_7ns_14_1_1_111                                                            |    10|
|220   |    mul_8s_7ns_14_1_1_U409                                            |hls_dummy_mul_8s_7ns_14_1_1_112                                                            |    10|
|221   |    mul_8s_7ns_14_1_1_U52                                             |hls_dummy_mul_8s_7ns_14_1_1_113                                                            |    10|
|222   |    mul_8s_7ns_14_1_1_U73                                             |hls_dummy_mul_8s_7ns_14_1_1_114                                                            |    10|
|223   |    mul_8s_7ns_14_1_1_U94                                             |hls_dummy_mul_8s_7ns_14_1_1_115                                                            |     8|
|224   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    16|
|225   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_116                                                             |    21|
|226   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_117                                                             |    29|
|227   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_118                                                             |    17|
|228   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_119                                                             |    34|
|229   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_120                                                             |    17|
|230   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_121                                                             |    16|
|231   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_122                                                             |    16|
|232   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_123                                                             |    16|
|233   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_124                                                             |    33|
|234   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_125                                                             |    26|
|235   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_126                                                             |    28|
|236   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_127                                                             |    18|
|237   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_128                                                             |    22|
|238   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_129                                                             |    17|
|239   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_130                                                             |    29|
|240   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_131                                                             |    16|
|241   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_132                                                             |    18|
|242   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_133                                                             |    21|
|243   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_134                                                             |    16|
|244   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_135                                                             |    16|
|245   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_136                                                             |    16|
|246   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_137                                                             |    22|
|247   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_138                                                             |    29|
|248   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_139                                                             |    17|
|249   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_140                                                             |    35|
|250   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_141                                                             |    16|
|251   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_142                                                             |    17|
|252   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_143                                                             |    16|
|253   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_144                                                             |    16|
|254   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_145                                                             |    28|
|255   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_146                                                             |    16|
|256   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_147                                                             |    28|
|257   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_148                                                             |    18|
|258   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_149                                                             |    22|
|259   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_150                                                             |    17|
|260   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_151                                                             |    29|
|261   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_152                                                             |    17|
|262   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_153                                                             |    17|
|263   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_154                                                             |    16|
|264   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_155                                                             |    16|
|265   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_156                                                             |    17|
|266   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_157                                                             |    17|
|267   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_158                                                             |    16|
|268   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_159                                                             |    33|
|269   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_160                                                             |    17|
|270   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_161                                                             |    30|
|271   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_162                                                             |    17|
|272   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_163                                                             |    21|
|273   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_164                                                             |    16|
|274   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_165                                                             |    16|
|275   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_166                                                             |    33|
|276   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_167                                                             |    34|
|277   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_168                                                             |    27|
|278   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_169                                                             |    18|
|279   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_170                                                             |    17|
|280   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_171                                                             |    17|
|281   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_172                                                             |    35|
|282   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_173                                                             |    17|
|283   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_174                                                             |    18|
|284   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_175                                                             |    22|
|285   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_176                                                             |    16|
|286   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_177                                                             |    16|
|287   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_178                                                             |    16|
|288   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_179                                                             |    16|
|289   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_180                                                             |    33|
|290   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_181                                                             |    17|
|291   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_182                                                             |    34|
|292   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_183                                                             |    16|
|293   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_184                                                             |    17|
|294   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_185                                                             |    16|
|295   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_186                                                             |    16|
|296   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_187                                                             |    28|
|297   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    18|
|298   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    28|
|299   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    18|
|300   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_191                                                             |    22|
|301   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    17|
|302   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    29|
|303   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    17|
|304   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    25|
|305   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    19|
|306   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    16|
|307   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    23|
|308   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    17|
|309   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    22|
|310   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    29|
|311   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    20|
|312   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    35|
|313   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    16|
|314   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_205                                                             |    16|
|315   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    16|
|316   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    16|
|317   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    28|
|318   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    16|
|319   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    28|
|320   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    20|
|321   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    23|
|322   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    17|
|323   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    30|
|324   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    17|
|325   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    27|
|326   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    17|
|327   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    17|
|328   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    16|
|329   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    16|
|330   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    21|
|331   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    29|
|332   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    17|
|333   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    35|
|334   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    16|
|335   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    16|
|336   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    16|
|337   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    16|
|338   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    24|
|339   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    21|
|340   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    28|
|341   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    18|
|342   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    22|
|343   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    17|
|344   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    29|
|345   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    17|
|346   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    18|
|347   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    22|
|348   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    17|
|349   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    17|
|350   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    29|
|351   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    22|
|352   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    28|
|353   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    17|
|354   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    34|
|355   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    16|
|356   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |    16|
|357   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    16|
|358   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    16|
|359   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    29|
|360   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    17|
|361   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_252                                                             |    28|
|362   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_253                                                             |    18|
|363   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |    22|
|364   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |    17|
|365   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |    29|
|366   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |    17|
|367   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |    18|
|368   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_259                                                             |    22|
|369   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_260                                                             |    17|
|370   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_261                                                             |    17|
|371   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_262                                                             |    34|
|372   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_263                                                             |    17|
|373   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |    33|
|374   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_265                                                             |    17|
|375   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_266                                                             |    28|
|376   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_267                                                             |    17|
|377   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_268                                                             |    22|
|378   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_269                                                             |    16|
|379   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_270                                                             |    16|
|380   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_271                                                             |    29|
|381   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_272                                                             |    17|
|382   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_273                                                             |    28|
|383   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_274                                                             |    18|
|384   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_275                                                             |    22|
|385   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_276                                                             |    17|
|386   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_277                                                             |    29|
|387   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_278                                                             |    17|
|388   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_279                                                             |    18|
|389   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_280                                                             |    22|
|390   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_281                                                             |    17|
|391   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_282                                                             |    17|
|392   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_283                                                             |    17|
|393   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_284                                                             |    22|
|394   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |    29|
|395   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |    18|
|396   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_287                                                             |    35|
|397   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_288                                                             |    16|
|398   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_289                                                             |    16|
|399   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_290                                                             |    16|
|400   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_291                                                             |    16|
|401   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_292                                                             |    28|
|402   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_293                                                             |    16|
|403   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_294                                                             |    28|
|404   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_295                                                             |    18|
|405   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |    22|
|406   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |    17|
|407   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |    29|
|408   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |    17|
|409   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |    18|
|410   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_301                                                             |    22|
|411   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |    17|
|412   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |    17|
|413   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_304                                                             |    16|
|414   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_305                                                             |    22|
|415   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_306                                                             |    29|
|416   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |    18|
|417   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |    28|
|418   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |    17|
|419   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |    22|
|420   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |    16|
|421   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_312                                                             |    16|
|422   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |    28|
|423   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_314                                                             |    28|
|424   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_315                                                             |    28|
|425   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_316                                                             |    18|
|426   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |    22|
|427   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |    17|
|428   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |    29|
|429   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |    17|
|430   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |    18|
|431   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_322                                                             |    22|
|432   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |    17|
|433   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |    17|
|434   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_325                                                             |    28|
|435   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_326                                                             |    17|
|436   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_327                                                             |    35|
|437   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |    18|
|438   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |    29|
|439   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |    17|
|440   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |    21|
|441   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |    16|
|442   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |    17|
|443   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |    28|
|444   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |    28|
|445   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |    18|
|446   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |    22|
|447   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |    17|
|448   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |    29|
|449   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |    17|
|450   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |    18|
|451   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |    22|
|452   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |    17|
|453   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |    17|
|454   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_345                                                             |    16|
|455   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |    22|
|456   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |    29|
|457   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_348                                                             |    18|
|458   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_349                                                             |    29|
|459   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |    18|
|460   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |    23|
|461   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |    16|
|462   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |    16|
|463   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_354                                                             |    28|
|464   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_355                                                             |    16|
|465   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |    29|
|466   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_357                                                             |    20|
|467   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |    23|
|468   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_359                                                             |    17|
|469   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_360                                                             |    30|
|470   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |    17|
|471   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |    20|
|472   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |    23|
|473   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |    17|
|474   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_365                                                             |    17|
|475   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_366                                                             |    16|
|476   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |    22|
|477   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_368                                                             |    29|
|478   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_369                                                             |    18|
|479   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_370                                                             |    30|
|480   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |    18|
|481   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |    22|
|482   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |    16|
|483   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |    16|
|484   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |    29|
|485   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_376                                                             |    34|
|486   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |    28|
|487   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |    18|
|488   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |    22|
|489   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_380                                                             |    17|
|490   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |    29|
|491   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |    17|
|492   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |    18|
|493   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |    22|
|494   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |    17|
|495   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |    17|
|496   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_387                                                             |    16|
|497   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |    22|
|498   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |    29|
|499   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |    18|
|500   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |    29|
|501   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |    18|
|502   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |    22|
|503   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |    17|
|504   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    16|
|505   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    28|
|506   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    17|
|507   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    28|
|508   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    18|
|509   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    17|
|510   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    17|
|511   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    35|
|512   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    17|
|513   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    18|
|514   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    22|
|515   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    17|
|516   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    17|
|517   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    23|
|518   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    17|
|519   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    35|
|520   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    18|
|521   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    27|
|522   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    25|
|523   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    17|
|524   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    17|
|525   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    17|
|526   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    28|
|527   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    16|
|528   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |    28|
|529   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |    18|
|530   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |    22|
|531   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |    17|
|532   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |    29|
|533   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |    17|
|534   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |    23|
|535   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |    30|
|536   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |    17|
|537   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |    19|
|538   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_429                                                             |    16|
|539   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |    17|
|540   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |    35|
|541   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |    18|
|542   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |    28|
|543   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |    17|
|544   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |    25|
|545   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |    19|
|546   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |    17|
|547   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |    17|
|548   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_439                                                             |    22|
|549   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_440                                                             |    29|
|550   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_441                                                             |    17|
|551   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_442                                                             |    28|
|552   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_443                                                             |    17|
|553   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_444                                                             |    21|
|554   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_445                                                             |    16|
|555   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_446                                                             |    16|
|556   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_447                                                             |    28|
|557   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_448                                                             |    28|
|558   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_449                                                             |    18|
|559   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_450                                                             |    21|
|560   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_451                                                             |    16|
|561   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_452                                                             |    28|
|562   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_453                                                             |    17|
|563   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_454                                                             |    17|
|564   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_455                                                             |    21|
|565   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_456                                                             |    17|
|566   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_457                                                             |    16|
|567   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_458                                                             |    16|
|568   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_459                                                             |    33|
|569   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_460                                                             |    17|
|570   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_461                                                             |    28|
|571   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_462                                                             |    17|
|572   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_463                                                             |    21|
|573   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_464                                                             |    17|
|574   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_465                                                             |    16|
|575   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_466                                                             |    28|
|576   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_467                                                             |    28|
|577   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_468                                                             |    17|
|578   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_469                                                             |    17|
|579   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_470                                                             |    16|
|580   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_471                                                             |    35|
|581   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_472                                                             |    16|
|582   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_473                                                             |    17|
|583   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_474                                                             |    21|
|584   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_475                                                             |    16|
|585   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_476                                                             |    16|
|586   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_477                                                             |    16|
|587   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_478                                                             |    33|
|588   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_479                                                             |    17|
|589   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_480                                                             |    29|
|590   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_481                                                             |    17|
|591   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_482                                                             |    22|
|592   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_483                                                             |    16|
|593   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_484                                                             |    16|
|594   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_485                                                             |    29|
|595   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_486                                                             |    29|
|596   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_487                                                             |    18|
|597   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_488                                                             |    22|
|598   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_489                                                             |    17|
|599   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_490                                                             |    30|
|600   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_491                                                             |    16|
|601   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_492                                                             |    17|
|602   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_493                                                             |    16|
|603   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_494                                                             |    16|
|604   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_3_s_w2_ROM_AUTbkb | 18885|
|605   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_20_4                   |  4012|
|606   |  sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_U0           |hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_20_1_s                         |   141|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:59 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 696685 ; free virtual = 937390
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:02:03 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 712826 ; free virtual = 953531
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:03 . Memory (MB): peak = 4215.234 ; gain = 1782.375 ; free physical = 712830 ; free virtual = 953521
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4215.234 ; gain = 0.000 ; free physical = 712798 ; free virtual = 953489
INFO: [Netlist 29-17] Analyzing 3638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4392.742 ; gain = 0.000 ; free physical = 710124 ; free virtual = 950815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 3fc85ef3
INFO: [Common 17-83] Releasing license: Synthesis
319 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:19 . Memory (MB): peak = 4392.742 ; gain = 1983.742 ; free physical = 709823 ; free virtual = 950514
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17639.229; main = 3675.990; forked = 14310.010
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22671.145; main = 4392.746; forked = 18459.828
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4456.773 ; gain = 64.031 ; free physical = 709705 ; free virtual = 950396

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c5ebbc72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4533.164 ; gain = 76.391 ; free physical = 712654 ; free virtual = 953345

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 20 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fed9aa4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712505 ; free virtual = 953196
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a889781c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712464 ; free virtual = 953155
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13a0d7b72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712474 ; free virtual = 953166
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: d679e602

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712594 ; free virtual = 953285
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: c8fa3d20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712594 ; free virtual = 953285
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fc74df1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712598 ; free virtual = 953289

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fc74df1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712584 ; free virtual = 953275

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fc74df1a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712584 ; free virtual = 953275

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712582 ; free virtual = 953273
Ending Netlist Obfuscation Task | Checksum: fc74df1a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.977 ; gain = 0.000 ; free physical = 712581 ; free virtual = 953272
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4706.977 ; gain = 314.234 ; free physical = 712577 ; free virtual = 953268
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 17:09:56 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h2m43s *****
INFO: [HLS 200-112] Total CPU user time: 263.32 seconds. Total CPU system time: 21.06 seconds. Total elapsed time: 320.54 seconds; peak allocated memory: 2.051 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul 23 17:09:58 2025...
