

================================================================
== Vivado HLS Report for 'readmemA'
================================================================
* Date:           Sun Dec 13 16:00:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       pipeline_inside
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 2.616 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14| 0.187 us | 0.187 us |   14|   14|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- A       |       12|       12|         4|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       45|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       99|    -|
|Register             |        -|      -|       78|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       78|      144|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_102_p2                       |     +    |      0|  0|   6|           4|           1|
    |icmp_ln39_fu_96_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_113_p2               |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  45|          46|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_0_reg_85               |   9|          2|    4|          8|
    |in_strm_V_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |req_strm_V_blk_n         |   9|          2|    1|          2|
    |req_strm_V_din           |  15|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   43|        120|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |i_0_reg_85                 |   4|   0|    4|          0|
    |icmp_ln44_reg_138          |   1|   0|    1|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_reg_128                |  32|   0|   32|          0|
    |tmp_reg_128_pp0_iter2_reg  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  78|   0|   78|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   readmemA   | return value |
|start_out          | out |    1| ap_ctrl_hs |   readmemA   | return value |
|start_write        | out |    1| ap_ctrl_hs |   readmemA   | return value |
|in_strm_V_dout     |  in |   32|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_empty_n  |  in |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_read     | out |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|req_strm_V_din     | out |   32|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_full_n  |  in |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_write   | out |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|tb_address0        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce0             | out |    1|  ap_memory |      tb      |     array    |
|tb_q0              |  in |   32|  ap_memory |      tb      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

