Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Baumann, R. 2002. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. In Proceedings of the International Digest of Electron Devices Meeting. 329--332.
Bossen, D. C. and Hsiao, M. Y. 1980. A system solution to the memory soft error problem. IBM Journal of Research and Development 24, 3, 390--397.
Brad Calder , Chandra Krintz , Simmi John , Todd Austin, Cache-conscious data placement, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.139-149, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291036]
Cardarilli, G. C., Leandri, A., Marinucci, P., Ottavi, M., Pontarelli, S., Re, M., and Salsano, A. 2003. Design of fault tolerant solid state mass memory. IEEE Transactions on Reliability 52, 4, 476--491.
Chen, C. L. and Hsiao, M. Y. 1984. Error-correcting codes for semiconductor memory applications: A state-of-the-art review. IBM Journal of Research and Development 28, 2, 124--134.
G. Chen , M. Kandemir , M. J. Irwin , G. Memik, Compiler-directed selective data protection against soft errors, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121000]
Constantinides, K., Plaza, S., Blome, J., Zhang, B., Bertacco, V., Mahlke, S., Austin, T., and Orshansky, M. 2005. Assessing SEU vulnerability via circuit-level timing analysis. In Proceedings of the 1st Workshop on Architectural Reliability (WAR-1).
N. Derhacobian, Embedded Memory Reliability: The SER Challenge, Proceedings of the Records of the 2004 International Workshop on Memory Technology, Design and Testing, p.104-110, August 09-10, 2004
Eric Dupont , Michael Nicolaidis , Peter Rohr, Embedded Robustness IPs for Transient-Error-Free ICs, IEEE Design & Test, v.19 n.3, p.56-70, May 2002
Shalini Ghosh , Nur A. Touba , Sugato Basu, Reducing Power Consumption in Memory ECC Checkers, Proceedings of the International Test Conference on International Test Conference, p.1322-1331, October 26-28, 2004
Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, Proceedings of the 32nd annual international symposium on Computer Architecture, p.172-183, June 04-08, 2005[doi>10.1109/ISCA.2005.38]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Iwamoto, T. 2006. Methods and apparatus for segmented stack management in a processor system. US Patent 20060195824.
Seongwoo Kim , Arun K. Somani, Area efficient architectures for information integrity in cache memories, Proceedings of the 26th annual international symposium on Computer architecture, p.246-255, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.301000]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Mitigating soft error failures for multimedia applications by selective data protection, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176810]
Xuanhua Li , Donald Yeung, Application-Level Correctness and its Impact on Fault Tolerance, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.181-192, February 10-14, 2007[doi>10.1109/HPCA.2007.346196]
Mojtaba Mehrara , Todd Austin, Reliability-aware data placement for partial memory protection in embedded processors, Proceedings of the 2006 workshop on Memory system performance and correctness, October 22-22, 2006, San Jose, California[doi>10.1145/1178597.1178600]
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Angshuman Parashar , Sudhanva Gurumurthi , Anand Sivasubramaniam, A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy, ACM SIGARCH Computer Architecture News, v.32 n.2, p.376, March 2004[doi>http://doi.acm.org/10.1145/1028176.1006732]
Angshuman Parashar , Anand Sivasubramaniam , Sudhanva Gurumurthi, SlicK: slice-based locality exploitation for efficient redundant multithreading, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168870]
Vimal Reddy , Eric Rotenberg, Inherent Time Redundancy (ITR): Using Program Repetition for Low-Overhead Fault Tolerance, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.307-316, June 25-28, 2007[doi>10.1109/DSN.2007.59]
Vimal K. Reddy , Eric Rotenberg , Sailashri Parthasarathy, Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168869]
Giacinto P. Saggese , Nicholas J. Wang , Zbigniew T. Kalbarczyk , Sanjay J. Patel , Ravishankar K. Iyer, An Experimental Study of Soft Errors in Microprocessors, IEEE Micro, v.25 n.6, p.30-39, November 2005[doi>10.1109/MM.2005.104]
Saleh, A. M., Serrano, J. J., and Patel, J. H. 1990. Design of fault tolerant solid state mass memory. IEEE Transactions on Reliability 39, 1, 114--122.
Seidl, M. L. and Zorn, B. G. 1997. Predicting references to dynamically allocated object. (Tech. Rep. CU-CS-826-97, Department of Computer Science, University of Colorado, Boulder, Co. January 1997).
Matthew L. Seidl , Benjamin G. Zorn, Segregating heap objects by reference behavior and lifetime, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.12-23, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291012]
Vargas, F. and Nicolaidis, M. 1994. SEU-tolerant SRAM design based on current monitoring. In Proceedings of 24th International Symposium on Fault-Tolerant Computing.
Kristen R. Walcott , Greg Humphreys , Sudhanva Gurumurthi, Dynamic prediction of architectural vulnerability from microarchitectural state, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250726]
ReStore: Symptom Based Soft Error Detection in Microprocessors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.30-39, June 28-July 01, 2005[doi>10.1109/DSN.2005.82]
Jun Yan , Wei Zhang, Compiler-guided register reliability improvement against soft errors, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA[doi>10.1145/1086228.1086266]
Wei Zhang, Replication Cache: A Small Fully Associative Cache to Improve Data Cache Reliability, IEEE Transactions on Computers, v.54 n.12, p.1547-1555, December 2005[doi>10.1109/TC.2005.202]
Zhang, W., Gurumurthi, S., Kandemir, M., and Sivasubramaniam, A. 2003. ICR: In-Cache Replication for Enhancing Data Cache Reliability. In Proceedings of the 2003 International Conference on Dependable Systems and Networks. 291--300.
