

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Mon Sep 18 11:32:03 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.431 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   787644|   787644| 2.623 ms | 2.623 ms |  787644|  787644|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |            Instance            |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |dataflow_in_loop_l_pack_seq_U0  |dataflow_in_loop_l_pack_seq  |    24639|    24639| 82.048 us | 82.048 us |  24613|  24613| dataflow |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_pack_seq  |   787643|   787643|     24641|          -|          -|    32|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      473|   416|   169027|   134384|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      473|   416|   169039|   134421|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       35|    13|       19|       30|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       11|     4|        6|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+
    |dataflow_in_loop_l_pack_seq_U0  |dataflow_in_loop_l_pack_seq  |      473|  416|  169027|  134384|    0|
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+
    |Total                           |                             |      473|  416|  169027|  134384|    0|
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|   6|           6|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|   6|           6|           1|
    |bound_minus_1               |     -    |   0|  0|   7|           7|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  19|          19|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    6|         12|
    |loop_dataflow_output_count  |   9|          2|    6|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   12|         24|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  6|   0|    6|          0|
    |loop_dataflow_output_count  |  6|   0|    6|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 12|   0|   12|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------+-----+-----+------------+---------------------------+--------------+
|inp_V_address0   | out |   15|  ap_memory |           inp_V           |     array    |
|inp_V_ce0        | out |    1|  ap_memory |           inp_V           |     array    |
|inp_V_d0         | out |  512|  ap_memory |           inp_V           |     array    |
|inp_V_q0         |  in |  512|  ap_memory |           inp_V           |     array    |
|inp_V_we0        | out |    1|  ap_memory |           inp_V           |     array    |
|inp_V_address1   | out |   15|  ap_memory |           inp_V           |     array    |
|inp_V_ce1        | out |    1|  ap_memory |           inp_V           |     array    |
|inp_V_d1         | out |  512|  ap_memory |           inp_V           |     array    |
|inp_V_q1         |  in |  512|  ap_memory |           inp_V           |     array    |
|inp_V_we1        | out |    1|  ap_memory |           inp_V           |     array    |
|outp_V_address0  | out |   15|  ap_memory |           outp_V          |     array    |
|outp_V_ce0       | out |    1|  ap_memory |           outp_V          |     array    |
|outp_V_d0        | out |  512|  ap_memory |           outp_V          |     array    |
|outp_V_q0        |  in |  512|  ap_memory |           outp_V          |     array    |
|outp_V_we0       | out |    1|  ap_memory |           outp_V          |     array    |
|outp_V_address1  | out |   15|  ap_memory |           outp_V          |     array    |
|outp_V_ce1       | out |    1|  ap_memory |           outp_V          |     array    |
|outp_V_d1        | out |  512|  ap_memory |           outp_V          |     array    |
|outp_V_q1        |  in |  512|  ap_memory |           outp_V          |     array    |
|outp_V_we1       | out |    1|  ap_memory |           outp_V          |     array    |
|ap_clk           |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_done          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
+-----------------+-----+-----+------------+---------------------------+--------------+

