Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:30:39 MDT 2014
| Date         : Fri Nov 14 14:31:43 2014
| Host         : bunker running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file EdXel_v1_1_control_sets_placed.rpt
| Design       : EdXel_v1_1
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     7 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------+------------------------------------------------+------------------+----------------+
|       Clock Signal      |             Enable Signal            |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------+------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | EdXel_v1_1_S00_AXI_inst/slv_reg_rden | EdXel_v1_1_S00_AXI_inst/n_0_axi_araddr[15]_i_1 |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG |                                      |                                                |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG | EdXel_v1_1_S00_AXI_inst/axi_arready0 | EdXel_v1_1_S00_AXI_inst/n_0_axi_araddr[15]_i_1 |                7 |             16 |
+-------------------------+--------------------------------------+------------------------------------------------+------------------+----------------+


