r1_reg_clr_cls
decoder
ext
ext_ctl_reg_clr_cls
pc
pc_gen
pc_gen_ctl_reg_clr_cls
pipelinedregs
mips_core
ctl_FSM
r32_reg_clr_cls
mips_dvc
decode_pipe
rf_stage
mips_sys
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/stmt_1
mips_dvc/always_6/stmt_1
mips_core/wire_zz_pc_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/input_irq
rf_stage/input_irq_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_10
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_22
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1
ctl_FSM/always_5/block_1/case_1/block_3
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_11
ctl_FSM/input_id_cmd
decode_pipe/inst_idecoder
decode_pipe/wire_fsm_dly
rf_stage/input_id_cmd
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
pc_gen/input_ctl
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
mips_core/wire_BUS197
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/always_4/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/reg_NextState
ctl_FSM/always_4/if_1/if_1
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_25
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1
pipelinedregs/wire_pc_gen_ctl_o
pipelinedregs/inst_U8
mips_core/wire_BUS271
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
rf_stage/input_pause
rf_stage/input_pc_gen_ctl
rf_stage/input_pc_i
rf_stage/inst_i_pc_gen
rf_stage/wire_pc_next
ctl_FSM/always_6/block_1/case_1/block_2/stmt_6
ctl_FSM/always_6/block_1/case_1/block_2
mips_core/input_irq_i
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
decoder/always_1/block_1/case_1/block_1/case_1/block_2
mips_sys/input_pause
mips_core/input_pause
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
rf_stage/input_ins_i
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
rf_stage/wire_BUS1013
rf_stage/inst_MAIN_FSM
pc_gen/input_pc_prectl
pc_gen_ctl_reg_clr_cls/always_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_24
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_4
pc/wire_pc_o
mips_core/inst_iRF_stage
ext/assign_1_instr25_0
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
ctl_FSM/always_3
r32_reg_clr_cls/always_1/if_1
pc_gen/always_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
decoder/reg_pc_gen_ctl
decode_pipe/inst_pipereg
mips_dvc/always_5
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
pipelinedregs/input_ext_ctl_i
r32_reg_clr_cls/always_1/if_1/if_1
mips_sys/wire_zz_pc_o
r1_reg_clr_cls/always_1
ctl_FSM/always_3/if_1
pc_gen/always_1/if_1/block_1/if_1/block_2
decoder/assign_2_inst_func
ctl_FSM/always_6/block_1/case_1/block_8
mips_dvc/always_5/if_1
mips_dvc/reg_cmd
r1_reg_clr_cls/always_1/if_1
pc/assign_1_pc_cls
decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_4
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
decode_pipe/wire_ext_ctl_o
ext/input_ctl
ext_ctl_reg_clr_cls/input_clr
ctl_FSM/always_3/if_1/case_1
decoder/wire_inst_func
pc_gen/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_dvc/reg_irq_req_o
mips_dvc/always_5/if_1/block_2
decoder/always_1/block_1/case_1/block_1/case_1/block_2/stmt_4
r1_reg_clr_cls/always_1/if_1/if_1
decoder/input_ins_i
ctl_FSM/always_3/if_1/case_1/stmt_1
ext_ctl_reg_clr_cls/input_cls
pc/input_pause
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_4
ctl_FSM/reg_pc_prectl
ext_ctl_reg_clr_cls/input_ext_ctl_i
mips_dvc/always_5/if_1/block_2/if_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_2
decoder/always_1/block_1/case_1/block_1/case_1/block_2/stmt_5
ctl_FSM/always_3/if_1/case_1/stmt_2
rf_stage/inst_i_ext
ext/reg_res
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen/assign_1_br_addr
pc_gen/always_1/if_1/block_1/if_1
ctl_FSM/always_6
mips_dvc/always_6
ext/wire_instr25_0
decode_pipe/wire_BUS2072
ext_ctl_reg_clr_cls/reg_ext_ctl_o
decoder/always_1/block_1/case_1/block_2/case_1
r32_reg_clr_cls/input_cls
ext/always_1
decoder/always_1/block_1/case_1/block_25/stmt_4
ctl_FSM/always_6/block_1/case_1/block_3
pc/input_pc_i
pc_gen/always_1/if_1/block_1/if_1/block_1
decode_pipe/wire_pc_gen_ctl_o
ext/always_1/case_1
mips_core/wire_BUS117
pc_gen/input_imm
decoder/always_1/block_1/case_1/block_2/case_1/block_2
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_4
decoder/always_1/block_1/case_1/block_1/case_1/block_16
pc_gen_ctl_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1
pc/inst_pause_latch
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
r32_reg_clr_cls/input_r32_i
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
ctl_FSM/input_pause
pipelinedregs/input_pc_gen_ctl_i
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
decoder/always_1/block_1/case_1/block_2/case_1/block_2/stmt_1
pc_gen/input_pause
ctl_FSM/always_6/block_1/case_1
r1_reg_clr_cls/input_r1_i
decoder/reg_ext_ctl
ext_ctl_reg_clr_cls/always_1
pipelinedregs/inst_U4
r32_reg_clr_cls/reg_r32_o
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
pc/inst_pc_latch
mips_sys/inst_i_mips_core
r32_reg_clr_cls/always_1
decoder/always_1/block_1/case_1/block_10/stmt_4
rf_stage/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
pc/wire_pc_cls
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
rf_stage/wire_ext_o
pc_gen/reg_pc_next
ctl_FSM/reg_delay_counter
decoder/assign_1_inst_op
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen/wire_br_addr
ext/input_ins_i
mips_core/inst_new_pc
pc_gen/always_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
pc_gen/input_pc
decoder/reg_fsm_dly
ext/always_1/case_1/stmt_4
ext_ctl_reg_clr_cls/always_1/if_1
decode_pipe/wire_BUS2102
mips_core/inst_decoder_pipe
pipelinedregs/wire_ext_ctl
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_4
r1_reg_clr_cls/reg_r1_o
mips_core/wire_BUS27031
decoder/always_1/block_1/case_1/block_1/case_1/block_20
pc/wire_lpause
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
mips_dvc/always_6/stmt_1/expr_1
pipelinedregs/inst_U8/expr_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
pc_gen/always_1/if_1/cond
ctl_FSM/always_3/if_1/case_1/cond
ext/always_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
ctl_FSM/always_3/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
