TimeQuest Timing Analyzer report for FreqDivider_Demo
Tue Mar 13 11:32:50 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; FreqDivider_Demo                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 253.42 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.946 ; -68.185         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.386 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.946 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.433      ;
; -2.893 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.810      ;
; -2.867 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.786      ;
; -2.845 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.332      ;
; -2.834 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.320      ;
; -2.754 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.673      ;
; -2.751 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.238      ;
; -2.748 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.235      ;
; -2.745 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.232      ;
; -2.739 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.226      ;
; -2.727 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 3.630      ;
; -2.727 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.646      ;
; -2.724 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 4.057      ;
; -2.713 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.632      ;
; -2.711 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.199      ;
; -2.702 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.188      ;
; -2.700 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.617      ;
; -2.696 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.612      ;
; -2.687 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.173      ;
; -2.684 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.601      ;
; -2.684 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.600      ;
; -2.682 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.599      ;
; -2.680 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.597      ;
; -2.676 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.593      ;
; -2.675 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.592      ;
; -2.669 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.156      ;
; -2.668 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.586      ;
; -2.666 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.583      ;
; -2.665 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.581      ;
; -2.658 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.577      ;
; -2.656 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.575      ;
; -2.654 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.573      ;
; -2.650 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.137      ;
; -2.649 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.568      ;
; -2.647 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.134      ;
; -2.644 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.131      ;
; -2.634 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.967      ;
; -2.633 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.551      ;
; -2.623 ; FreqDivider:fd_d|s_counter[24] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.108      ;
; -2.621 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.540      ;
; -2.619 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.615 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.534      ;
; -2.615 ; FreqDivider:fd_d|s_counter[22] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.100      ;
; -2.610 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.098      ;
; -2.608 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.526      ;
; -2.601 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 3.504      ;
; -2.598 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.931      ;
; -2.597 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.514      ;
; -2.595 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.515      ;
; -2.594 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.510      ;
; -2.591 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.924      ;
; -2.576 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.493      ;
; -2.570 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.056      ;
; -2.569 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.486      ;
; -2.565 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.481      ;
; -2.564 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.052      ;
; -2.564 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.480      ;
; -2.561 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.479      ;
; -2.555 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.041      ;
; -2.554 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.042      ;
; -2.552 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.468      ;
; -2.551 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.467      ;
; -2.546 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.034      ;
; -2.545 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.464      ;
; -2.543 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.462      ;
; -2.543 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.460      ;
; -2.541 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.460      ;
; -2.536 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.455      ;
; -2.533 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.450      ;
; -2.533 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.449      ;
; -2.532 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.448      ;
; -2.531 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.432      ;
; -2.531 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.450      ;
; -2.528 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 3.862      ;
; -2.525 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.426      ;
; -2.518 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.437      ;
; -2.516 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.435      ;
; -2.514 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.433      ;
; -2.510 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.427      ;
; -2.509 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.428      ;
; -2.508 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.841      ;
; -2.504 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.423      ;
; -2.503 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.836      ;
; -2.502 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.421      ;
; -2.500 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.419      ;
; -2.495 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.414      ;
; -2.488 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.405      ;
; -2.485 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.405      ;
; -2.480 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.398      ;
; -2.478 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.809      ;
; -2.473 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.804      ;
; -2.473 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.391      ;
; -2.472 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.389      ;
; -2.471 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.389      ;
; -2.470 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.388      ;
; -2.470 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.388      ;
; -2.469 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.386      ;
; -2.468 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.384      ;
; -2.467 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.385      ;
; -2.465 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.798      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; FreqDivider:fd_d|clkOut        ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.654 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:fd_d|s_counter[17] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.682 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.696 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.394      ;
; 0.768 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.466      ;
; 0.973 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.986 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.987 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.991 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 1.011 ; FreqDivider:fd_d|s_counter[16] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.709      ;
; 1.048 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.746      ;
; 1.094 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.359      ;
; 1.095 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.099 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.365      ;
; 1.099 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.365      ;
; 1.101 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
; 1.112 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.378      ;
; 1.113 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.379      ;
; 1.113 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.379      ;
; 1.115 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.117 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.383      ;
; 1.118 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.384      ;
; 1.120 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.386      ;
; 1.144 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.410      ;
; 1.148 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.414      ;
; 1.152 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.850      ;
; 1.153 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.419      ;
; 1.215 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.913      ;
; 1.215 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.913      ;
; 1.220 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.486      ;
; 1.220 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.486      ;
; 1.220 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.486      ;
; 1.222 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.489      ;
; 1.223 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.489      ;
; 1.225 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.491      ;
; 1.225 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.491      ;
; 1.228 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.494      ;
; 1.228 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.494      ;
; 1.238 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.504      ;
; 1.239 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.505      ;
; 1.239 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.505      ;
; 1.240 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.506      ;
; 1.241 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.244 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.510      ;
; 1.244 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.510      ;
; 1.263 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.961      ;
; 1.272 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.536      ;
; 1.273 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.538      ;
; 1.274 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.972      ;
; 1.274 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.972      ;
; 1.274 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.540      ;
; 1.279 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.545      ;
; 1.320 ; FreqDivider:fd_d|s_counter[17] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 2.020      ;
; 1.320 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 2.018      ;
; 1.325 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.591      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 280.66 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.563 ; -58.261        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.339 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.563 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.488      ;
; -2.546 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.079      ;
; -2.530 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.459      ;
; -2.505 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.038      ;
; -2.464 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.996      ;
; -2.429 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.358      ;
; -2.415 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.344      ;
; -2.396 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.325      ;
; -2.376 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.909      ;
; -2.373 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.906      ;
; -2.372 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.297      ;
; -2.370 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.295      ;
; -2.370 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.903      ;
; -2.368 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.293      ;
; -2.365 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.280      ;
; -2.364 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.897      ;
; -2.362 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.287      ;
; -2.348 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.880      ;
; -2.344 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.651      ;
; -2.339 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.268      ;
; -2.337 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.266      ;
; -2.335 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 2.871      ;
; -2.335 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.264      ;
; -2.332 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.257      ;
; -2.331 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.864      ;
; -2.329 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.258      ;
; -2.322 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.251      ;
; -2.319 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.851      ;
; -2.310 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.239      ;
; -2.310 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.235      ;
; -2.299 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.227      ;
; -2.295 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.220      ;
; -2.291 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.215      ;
; -2.290 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.218      ;
; -2.286 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.819      ;
; -2.284 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.817      ;
; -2.282 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.815      ;
; -2.272 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.196      ;
; -2.265 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.572      ;
; -2.264 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.189      ;
; -2.257 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.189      ;
; -2.256 ; FreqDivider:fd_d|s_counter[24] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.786      ;
; -2.252 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.167      ;
; -2.251 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.179      ;
; -2.249 ; FreqDivider:fd_d|s_counter[22] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.779      ;
; -2.243 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 2.779      ;
; -2.243 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.167      ;
; -2.238 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.166      ;
; -2.238 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.167      ;
; -2.236 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 2.772      ;
; -2.236 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.165      ;
; -2.234 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.163      ;
; -2.234 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.163      ;
; -2.232 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.764      ;
; -2.231 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.156      ;
; -2.231 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.538      ;
; -2.228 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.157      ;
; -2.225 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.532      ;
; -2.224 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.153      ;
; -2.222 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.151      ;
; -2.220 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.149      ;
; -2.217 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.142      ;
; -2.215 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.143      ;
; -2.214 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.143      ;
; -2.207 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 2.743      ;
; -2.205 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.134      ;
; -2.203 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.735      ;
; -2.203 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.132      ;
; -2.201 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.130      ;
; -2.199 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 2.735      ;
; -2.195 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.124      ;
; -2.193 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.118      ;
; -2.193 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.117      ;
; -2.191 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.116      ;
; -2.184 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 3.487      ;
; -2.179 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 3.482      ;
; -2.176 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.100      ;
; -2.175 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.099      ;
; -2.174 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 3.484      ;
; -2.167 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.078      ;
; -2.161 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.072      ;
; -2.160 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.092      ;
; -2.159 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.087      ;
; -2.156 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.080      ;
; -2.153 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.077      ;
; -2.152 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.080      ;
; -2.152 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.459      ;
; -2.151 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.458      ;
; -2.150 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.075      ;
; -2.149 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.456      ;
; -2.146 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.453      ;
; -2.146 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.078      ;
; -2.145 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.070      ;
; -2.140 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.068      ;
; -2.136 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.064      ;
; -2.131 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.060      ;
; -2.129 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.058      ;
; -2.127 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.056      ;
; -2.127 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.051      ;
; -2.126 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.058      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; FreqDivider:fd_d|clkOut        ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.597 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.600 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:fd_d|s_counter[17] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.622 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.259      ;
; 0.623 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.707 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.345      ;
; 0.884 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.886 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.901 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.144      ;
; 0.902 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.905 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.912 ; FreqDivider:fd_d|s_counter[16] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.549      ;
; 0.965 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.603      ;
; 0.983 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.985 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.225      ;
; 0.986 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.990 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.232      ;
; 0.994 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.237      ;
; 0.997 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.239      ;
; 0.999 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.001 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.004 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.246      ;
; 1.004 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.246      ;
; 1.011 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.254      ;
; 1.012 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.255      ;
; 1.015 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.257      ;
; 1.028 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.270      ;
; 1.043 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.285      ;
; 1.048 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.686      ;
; 1.061 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.303      ;
; 1.093 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.093 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.096 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.339      ;
; 1.096 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.338      ;
; 1.100 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.342      ;
; 1.100 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.342      ;
; 1.104 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.347      ;
; 1.104 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.347      ;
; 1.110 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.111 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.353      ;
; 1.111 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.353      ;
; 1.111 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.111 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.114 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.356      ;
; 1.121 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.759      ;
; 1.122 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.760      ;
; 1.122 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.122 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.137 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.378      ;
; 1.142 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.380      ;
; 1.153 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.395      ;
; 1.171 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.413      ;
; 1.172 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.810      ;
; 1.175 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.813      ;
; 1.176 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.814      ;
; 1.193 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.435      ;
; 1.203 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.446      ;
; 1.206 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.449      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.977 ; -17.650        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.174 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -38.177                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.977 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.721      ;
; -0.930 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.674      ;
; -0.901 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.849      ;
; -0.898 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.843      ;
; -0.871 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.013      ;
; -0.867 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.611      ;
; -0.867 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.808      ;
; -0.864 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.608      ;
; -0.861 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.605      ;
; -0.854 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.598      ;
; -0.853 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.595      ;
; -0.851 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.798      ;
; -0.847 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.790      ;
; -0.844 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.590      ;
; -0.843 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.786      ;
; -0.840 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.787      ;
; -0.839 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.581      ;
; -0.835 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.782      ;
; -0.834 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.779      ;
; -0.833 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.776      ;
; -0.832 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.780      ;
; -0.828 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.776      ;
; -0.823 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.965      ;
; -0.820 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.564      ;
; -0.820 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.765      ;
; -0.817 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.561      ;
; -0.814 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.558      ;
; -0.813 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.761      ;
; -0.808 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.950      ;
; -0.807 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.551      ;
; -0.806 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.751      ;
; -0.804 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.745      ;
; -0.800 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.942      ;
; -0.797 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.543      ;
; -0.795 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.791 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.739      ;
; -0.789 ; FreqDivider:fd_d|s_counter[24] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.530      ;
; -0.788 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.736      ;
; -0.788 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.733      ;
; -0.788 ; FreqDivider:fd_d|s_counter[22] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.529      ;
; -0.787 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.735      ;
; -0.785 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.527      ;
; -0.785 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.733      ;
; -0.785 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.730      ;
; -0.783 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.157      ; 1.927      ;
; -0.782 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.720      ;
; -0.782 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.779 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.722      ;
; -0.778 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.726      ;
; -0.776 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.714      ;
; -0.776 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.719      ;
; -0.775 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.718      ;
; -0.775 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.720      ;
; -0.772 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.715      ;
; -0.771 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.513      ;
; -0.770 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.718      ;
; -0.768 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.718      ;
; -0.766 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.709      ;
; -0.765 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.712      ;
; -0.765 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.708      ;
; -0.763 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.708      ;
; -0.760 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.902      ;
; -0.759 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.704      ;
; -0.758 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.703      ;
; -0.756 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.502      ;
; -0.756 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.898      ;
; -0.755 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.700      ;
; -0.753 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.698      ;
; -0.750 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.697      ;
; -0.749 ; FreqDivider:fd_d|s_counter[20] ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.495      ;
; -0.748 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.693      ;
; -0.746 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.693      ;
; -0.746 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.492      ;
; -0.741 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.688      ;
; -0.740 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.688      ;
; -0.738 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.685      ;
; -0.737 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.879      ;
; -0.735 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.680      ;
; -0.735 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.682      ;
; -0.735 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.673      ;
; -0.732 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.874      ;
; -0.730 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.677      ;
; -0.729 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.667      ;
; -0.728 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.671      ;
; -0.728 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.675      ;
; -0.727 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.674      ;
; -0.727 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.670      ;
; -0.725 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.672      ;
; -0.724 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.671      ;
; -0.722 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.670      ;
; -0.722 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.669      ;
; -0.720 ; FreqDivider:fd_d|s_counter[13] ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.157      ; 1.864      ;
; -0.720 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.157      ; 1.864      ;
; -0.719 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.666      ;
; -0.718 ; FreqDivider:fd_d|s_counter[11] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.665      ;
; -0.718 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.667      ;
; -0.718 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.666      ;
; -0.717 ; FreqDivider:fd_d|s_counter[12] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.459      ;
; -0.717 ; FreqDivider:fd_d|s_counter[18] ; FreqDivider:fd_d|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.664      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; FreqDivider:fd_d|clkOut        ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.298 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; FreqDivider:fd_d|s_counter[31] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:fd_d|s_counter[17] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.311 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.335 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.663      ;
; 0.349 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.678      ;
; 0.448 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.777      ;
; 0.449 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; FreqDivider:fd_d|s_counter[9]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.458 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; FreqDivider:fd_d|s_counter[30] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; FreqDivider:fd_d|s_counter[8]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.464 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.482 ; FreqDivider:fd_d|s_counter[16] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.810      ;
; 0.504 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.833      ;
; 0.511 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:fd_d|s_counter[29] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; FreqDivider:fd_d|s_counter[15] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.635      ;
; 0.513 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; FreqDivider:fd_d|s_counter[7]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.524 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.651      ;
; 0.527 ; FreqDivider:fd_d|s_counter[28] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.528 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.530 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.655      ;
; 0.540 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.869      ;
; 0.541 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.870      ;
; 0.553 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.882      ;
; 0.575 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.904      ;
; 0.576 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.905      ;
; 0.577 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.577 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.577 ; FreqDivider:fd_d|s_counter[1]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.578 ; FreqDivider:fd_d|s_counter[27] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; FreqDivider:fd_d|s_counter[5]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.580 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; FreqDivider:fd_d|s_counter[17] ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.913      ;
; 0.582 ; FreqDivider:fd_d|s_counter[23] ; FreqDivider:fd_d|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.582 ; FreqDivider:fd_d|s_counter[25] ; FreqDivider:fd_d|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.585 ; FreqDivider:fd_d|s_counter[3]  ; FreqDivider:fd_d|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.914      ;
; 0.588 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.713      ;
; 0.590 ; FreqDivider:fd_d|s_counter[0]  ; FreqDivider:fd_d|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.715      ;
; 0.591 ; FreqDivider:fd_d|s_counter[19] ; FreqDivider:fd_d|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.715      ;
; 0.591 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.591 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; FreqDivider:fd_d|s_counter[10] ; FreqDivider:fd_d|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.717      ;
; 0.593 ; FreqDivider:fd_d|s_counter[6]  ; FreqDivider:fd_d|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.717      ;
; 0.593 ; FreqDivider:fd_d|s_counter[26] ; FreqDivider:fd_d|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.718      ;
; 0.594 ; FreqDivider:fd_d|s_counter[4]  ; FreqDivider:fd_d|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; FreqDivider:fd_d|s_counter[2]  ; FreqDivider:fd_d|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.595 ; FreqDivider:fd_d|s_counter[14] ; FreqDivider:fd_d|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; FreqDivider:fd_d|s_counter[21] ; FreqDivider:fd_d|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.719      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.946  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -2.946  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -68.185 ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  CLOCK_50        ; -68.185 ; 0.000 ; N/A      ; N/A     ; -45.405             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 977      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 977      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 13 11:32:48 2018
Info: Command: quartus_sta FreqDivider_Demo -c FreqDivider_Demo
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FreqDivider_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.946             -68.185 CLOCK_50 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.563             -58.261 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.977
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.977             -17.650 CLOCK_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.177 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 740 megabytes
    Info: Processing ended: Tue Mar 13 11:32:50 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


