# JTAG_Proj
This project was created in Xilinx ISE 14.7 by Verilog language.
