{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526004090473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526004090476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 05:01:30 2018 " "Processing started: Fri May 11 05:01:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526004090476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004090476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004090476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526004090670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526004090670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_WE " "Found entity 1: Reg_WE" {  } { { "Reg_WE.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Reg_WE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Simple " "Found entity 1: Reg_Simple" {  } { { "Reg_Simple.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Reg_Simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Shift " "Found entity 1: Reg_Shift" {  } { { "Reg_Shift.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Reg_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "Mux16to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Mux16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4to16 " "Found entity 1: Decoder4to16" {  } { { "Decoder4to16.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526004097799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526004097817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:inst " "Elaborating entity \"processor\" for hierarchy \"processor:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 160 288 632 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:inst\|controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"processor:inst\|controller:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/processor.bdf" { { 176 936 1168 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(34) " "Verilog HDL assignment warning at controller.v(34): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526004097822 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526004097822 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr controller.v(46) " "Verilog HDL Always Construct warning at controller.v(46): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526004097822 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr controller.v(47) " "Verilog HDL Always Construct warning at controller.v(47): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526004097822 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr controller.v(92) " "Verilog HDL Always Construct warning at controller.v(92): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddrSrc controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"AddrSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRWrite controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"IRWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCWrite controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"PCWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097823 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sh controller.v(26) " "Verilog HDL Always Construct warning at controller.v(26): inferring latch(es) for variable \"sh\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097824 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(167) " "Verilog HDL Case Statement warning at controller.v(167): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1526004097824 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch controller.v(144) " "Verilog HDL Always Construct warning at controller.v(144): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097824 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LRWrite controller.v(144) " "Verilog HDL Always Construct warning at controller.v(144): inferring latch(es) for variable \"LRWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097824 "|toplevel|processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc controller.v(144) " "Verilog HDL Always Construct warning at controller.v(144): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526004097825 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[0\] controller.v(193) " "Inferred latch for \"PCSrc\[0\]\" at controller.v(193)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097825 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[1\] controller.v(193) " "Inferred latch for \"PCSrc\[1\]\" at controller.v(193)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097825 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRWrite controller.v(193) " "Inferred latch for \"LRWrite\" at controller.v(193)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097825 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh\[0\] controller.v(26) " "Inferred latch for \"sh\[0\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097825 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh\[1\] controller.v(26) " "Inferred latch for \"sh\[1\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097825 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh\[2\] controller.v(26) " "Inferred latch for \"sh\[2\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp controller.v(26) " "Inferred latch for \"ALUOp\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controller.v(26) " "Inferred latch for \"RegWrite\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCWrite controller.v(26) " "Inferred latch for \"PCWrite\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] controller.v(26) " "Inferred latch for \"ResultSrc\[0\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] controller.v(26) " "Inferred latch for \"ResultSrc\[1\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] controller.v(26) " "Inferred latch for \"ALUSrcB\[0\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] controller.v(26) " "Inferred latch for \"ALUSrcB\[1\]\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA controller.v(26) " "Inferred latch for \"ALUSrcA\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRWrite controller.v(26) " "Inferred latch for \"IRWrite\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrSrc controller.v(26) " "Inferred latch for \"AddrSrc\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controller.v(26) " "Inferred latch for \"MemWrite\" at controller.v(26)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004097826 "|toplevel|processor:inst|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_WE processor:inst\|controller:inst1\|Reg_WE:flagreg1 " "Elaborating entity \"Reg_WE\" for hierarchy \"processor:inst\|controller:inst1\|Reg_WE:flagreg1\"" {  } { { "controller.v" "flagreg1" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:inst\|datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"processor:inst\|datapath:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/processor.bdf" { { 168 312 672 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097857 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Instr\[15..0\] " "Pin \"Instr\[15..0\]\" is missing source" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { -288 1208 1224 -96 "Instr\[15..0\]" "" } { 112 1216 1472 128 "Instr\[7..5\]" "" } { 424 1216 2424 440 "Instr\[7..0\]" "" } { 480 952 1216 496 "Instr\[7..0\]" "" } { -96 1200 1216 133 "Instr\[15..0\]" "" } { 344 1216 1376 360 "Instr\[10..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526004097863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 processor:inst\|datapath:inst\|Mux2to1:Addrsrc_mux " "Elaborating entity \"Mux2to1\" for hierarchy \"processor:inst\|datapath:inst\|Mux2to1:Addrsrc_mux\"" {  } { { "datapath.bdf" "Addrsrc_mux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 152 536 720 264 "Addrsrc_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_WE processor:inst\|datapath:inst\|Reg_WE:PC " "Elaborating entity \"Reg_WE\" for hierarchy \"processor:inst\|datapath:inst\|Reg_WE:PC\"" {  } { { "datapath.bdf" "PC" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 152 208 400 264 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 processor:inst\|datapath:inst\|Mux4to1:PCSrc_mux " "Elaborating entity \"Mux4to1\" for hierarchy \"processor:inst\|datapath:inst\|Mux4to1:PCSrc_mux\"" {  } { { "datapath.bdf" "PCSrc_mux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 200 -104 80 344 "PCSrc_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Simple processor:inst\|datapath:inst\|Reg_Simple:result " "Elaborating entity \"Reg_Simple\" for hierarchy \"processor:inst\|datapath:inst\|Reg_Simple:result\"" {  } { { "datapath.bdf" "result" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 88 3248 3440 200 "result" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:inst\|datapath:inst\|ALU:inst14 " "Elaborating entity \"ALU\" for hierarchy \"processor:inst\|datapath:inst\|ALU:inst14\"" {  } { { "datapath.bdf" "inst14" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 120 2880 3096 264 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:inst\|datapath:inst\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"processor:inst\|datapath:inst\|regfile:RF\"" {  } { { "datapath.bdf" "RF" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 96 1824 1992 272 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 processor:inst\|datapath:inst\|Mux2to1:Regsrc1 " "Elaborating entity \"Mux2to1\" for hierarchy \"processor:inst\|datapath:inst\|Mux2to1:Regsrc1\"" {  } { { "datapath.bdf" "Regsrc1" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 96 1472 1656 208 "Regsrc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_WE processor:inst\|datapath:inst\|Reg_WE:IR " "Elaborating entity \"Reg_WE\" for hierarchy \"processor:inst\|datapath:inst\|Reg_WE:IR\"" {  } { { "datapath.bdf" "IR" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 96 928 1120 208 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator processor:inst\|datapath:inst\|constantValueGenerator:const1 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"processor:inst\|datapath:inst\|constantValueGenerator:const1\"" {  } { { "datapath.bdf" "const1" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 456 2208 2376 536 "const1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constantValueGenerator.v(6) " "Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8)" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/constantValueGenerator.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526004097969 "|toplevel|processor:inst|datapath:inst|constantValueGenerator:const1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter processor:inst\|datapath:inst\|shifter:inst19 " "Elaborating entity \"shifter\" for hierarchy \"processor:inst\|datapath:inst\|shifter:inst19\"" {  } { { "datapath.bdf" "inst19" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/datapath.bdf" { { 384 2968 3128 464 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 176 936 1096 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004097989 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 63 dmem.v(8) " "Verilog HDL warning at dmem.v(8): number of words (16) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "dmem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/dmem.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1526004097989 "|toplevel|dmem:inst1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst1\|RAM " "RAM logic \"dmem:inst1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/dmem.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1526004098245 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1526004098245 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/db/lab4.ram0_dmem_351e6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/db/lab4.ram0_dmem_351e6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1526004098247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:inst\|controller:inst1\|ALUSrcA " "Latch processor:inst\|controller:inst1\|ALUSrcA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:inst\|controller:inst1\|state.EXECR " "Ports D and ENA on the latch are fed by the same signal processor:inst\|controller:inst1\|state.EXECR" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526004098394 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526004098394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:inst\|controller:inst1\|ALUOp " "Latch processor:inst\|controller:inst1\|ALUOp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:inst\|controller:inst1\|state.EXECR " "Ports D and ENA on the latch are fed by the same signal processor:inst\|controller:inst1\|state.EXECR" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526004098394 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526004098394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:inst\|controller:inst1\|PCWrite " "Latch processor:inst\|controller:inst1\|PCWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:inst\|controller:inst1\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal processor:inst\|controller:inst1\|state.DECODE" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526004098394 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/controller.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526004098394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[7\] GND " "Pin \"LR\[7\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[6\] GND " "Pin \"LR\[6\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[5\] GND " "Pin \"LR\[5\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[4\] GND " "Pin \"LR\[4\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[3\] GND " "Pin \"LR\[3\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[2\] GND " "Pin \"LR\[2\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[1\] GND " "Pin \"LR\[1\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LR\[0\] GND " "Pin \"LR\[0\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab4/lab4/toplevel.bdf" { { 120 328 504 136 "LR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526004098406 "|toplevel|LR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526004098406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526004098455 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526004098684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526004098873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526004098873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526004099003 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526004099003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526004099003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526004099003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "912 " "Peak virtual memory: 912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526004099035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 11 05:01:39 2018 " "Processing ended: Fri May 11 05:01:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526004099035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526004099035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526004099035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526004099035 ""}
