INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/cor_walsh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cor_walsh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in1_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:92]
INFO: [VRFC 10-2458] undeclared symbol clk_out1_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:161]
INFO: [VRFC 10-2458] undeclared symbol clk_out2_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:163]
INFO: [VRFC 10-2458] undeclared symbol clk_out3_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:165]
INFO: [VRFC 10-2458] undeclared symbol clk_out4_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:167]
INFO: [VRFC 10-2458] undeclared symbol clk_out5_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:169]
INFO: [VRFC 10-2458] undeclared symbol clk_out6_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:170]
INFO: [VRFC 10-2458] undeclared symbol clk_out7_clk_wiz_1, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/get_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/sync_head_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_head_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/send_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/cor_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cor_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/recv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.srcs/sim_1/imports/new/test_recv_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_recv_new
INFO: [VRFC 10-2458] undeclared symbol recv_synci_en, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sim_1/imports/new/test_recv_new.v:131]
INFO: [VRFC 10-2458] undeclared symbol recv_syncq_en, assumed default net type wire [E:/sync_project/project_1/project_1.srcs/sim_1/imports/new/test_recv_new.v:132]
WARNING: [VRFC 10-756] identifier dds_freq_recv is used before its declaration [E:/sync_project/project_1/project_1.srcs/sim_1/imports/new/test_recv_new.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sync_project/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/mult_32x32/sim/mult_32x32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32x32
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/walshtable/sim/walshtable.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity walshtable
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/syncprotect_lutrom/sim/syncprotect_lutrom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity syncprotect_lutrom
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/ram_sum/sim/ram_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_sum
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sync_project/project_1/project_1.srcs/sources_1/ip/ram_2port_0/sim/ram_2port_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_2port_0
