Analysis & Synthesis report for chipInterface
Tue Mar 28 23:25:15 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |chipInterface|interface_fsm:control|state
  9. State Machine - |chipInterface|task2:R|fsm:control|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: task2:R|ShiftRegister_SIPO:reg1
 15. Parameter Settings for User Entity Instance: task2:R|Counter:counter1
 16. Parameter Settings for User Entity Instance: task2:R|Counter:counter2
 17. Parameter Settings for User Entity Instance: task2:R|Counter:counter3
 18. Parameter Settings for User Entity Instance: task2:R|Counter:counter4
 19. Parameter Settings for User Entity Instance: task2:R|Counter:counter5
 20. Parameter Settings for User Entity Instance: task2:R|Comparator:comp1
 21. Parameter Settings for User Entity Instance: task2:R|Comparator:comp2
 22. Parameter Settings for User Entity Instance: task2:R|Comparator:comp3
 23. Parameter Settings for User Entity Instance: task2:R|Comparator:comp4
 24. Parameter Settings for User Entity Instance: task2:R|Mux2to1:m1
 25. Parameter Settings for User Entity Instance: Counter_8:dut1
 26. Port Connectivity Checks: "Counter_8:dut1"
 27. Port Connectivity Checks: "task2:R|Mux2to1:m1"
 28. Port Connectivity Checks: "task2:R|Comparator:comp4"
 29. Port Connectivity Checks: "task2:R|Comparator:comp3"
 30. Port Connectivity Checks: "task2:R|Comparator:comp2"
 31. Port Connectivity Checks: "task2:R|Comparator:comp1"
 32. Port Connectivity Checks: "task2:R|Counter:counter5"
 33. Port Connectivity Checks: "task2:R|Counter:counter4"
 34. Port Connectivity Checks: "task2:R|Counter:counter3"
 35. Port Connectivity Checks: "task2:R|Counter:counter2"
 36. Port Connectivity Checks: "task2:R|Counter:counter1"
 37. Port Connectivity Checks: "task2:R|SECDEDdecoder:dec1"
 38. Port Connectivity Checks: "task2:R|ShiftRegister_SIPO:reg1"
 39. Port Connectivity Checks: "task2:R|fsm:control"
 40. Port Connectivity Checks: "task2:R"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 28 23:25:15 2023           ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                      ; chipInterface                                   ;
; Top-level Entity Name              ; chipInterface                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2                                               ;
;     Total combinational functions  ; 2                                               ;
;     Dedicated logic registers      ; 2                                               ;
; Total registers                    ; 2                                               ;
; Total pins                         ; 20                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; chipInterface      ; chipInterface      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; 02.sv                            ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv            ;         ;
; 00_SECDED.sv                     ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv     ;         ;
; 00_library.sv                    ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv    ;         ;
; chipInterface.sv                 ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 2                                ;
;                                             ;                                  ;
; Total combinational functions               ; 2                                ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 0                                ;
;     -- 3 input functions                    ; 2                                ;
;     -- <=2 input functions                  ; 0                                ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 2                                ;
;     -- arithmetic mode                      ; 0                                ;
;                                             ;                                  ;
; Total registers                             ; 2                                ;
;     -- Dedicated logic registers            ; 2                                ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 20                               ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; interface_fsm:control|state.view ;
; Maximum fan-out                             ; 7                                ;
; Total fan-out                               ; 37                               ;
; Average fan-out                             ; 0.84                             ;
+---------------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                  ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------+---------------+--------------+
; |chipInterface             ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 20   ; 0            ; |chipInterface                       ; chipInterface ; work         ;
;    |interface_fsm:control| ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|interface_fsm:control ; interface_fsm ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |chipInterface|interface_fsm:control|state ;
+--------------+-------------+--------------+----------------+
; Name         ; state.start ; state.next_8 ; state.view     ;
+--------------+-------------+--------------+----------------+
; state.start  ; 0           ; 0            ; 0              ;
; state.view   ; 1           ; 0            ; 1              ;
; state.next_8 ; 1           ; 1            ; 0              ;
+--------------+-------------+--------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |chipInterface|task2:R|fsm:control|state                                                             ;
+-----------------+-------------+-----------------+-------------+-------------+--------------+------------+------------+
; Name            ; state.ERROR ; state.COMPLETED ; state.WAIT1 ; state.WAIT0 ; state.SAMPLE ; state.SYNC ; state.IDLE ;
+-----------------+-------------+-----------------+-------------+-------------+--------------+------------+------------+
; state.IDLE      ; 0           ; 0               ; 0           ; 0           ; 0            ; 0          ; 0          ;
; state.SYNC      ; 0           ; 0               ; 0           ; 0           ; 0            ; 1          ; 1          ;
; state.SAMPLE    ; 0           ; 0               ; 0           ; 0           ; 1            ; 0          ; 1          ;
; state.WAIT0     ; 0           ; 0               ; 0           ; 1           ; 0            ; 0          ; 1          ;
; state.WAIT1     ; 0           ; 0               ; 1           ; 0           ; 0            ; 0          ; 1          ;
; state.COMPLETED ; 0           ; 1               ; 0           ; 0           ; 0            ; 0          ; 1          ;
; state.ERROR     ; 1           ; 0               ; 0           ; 0           ; 0            ; 0          ; 1          ;
+-----------------+-------------+-----------------+-------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                                         ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Counter_8:dut1|Q[1..7]                                                                                                                                                                                                                                                                ; Merged with Counter_8:dut1|Q[0]        ;
; Counter_8:dut1|Q[0]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; task2:R|LeftShift8Register:reg2|Q[7,15,23,31,39,47,55,63,71,79,87,95,103,111,119,127,135,143,151,159,167,175,183,191,199,207,215,223,231,239,247,255,263,271,279,287,295,303,311,319,327,335,343,351,359,367,375,383,391,399,407,415,423,431,439,447,455,463,471,479,487,495,503,511] ; Lost fanout                            ;
; interface_fsm:control|state.next_8                                                                                                                                                                                                                                                    ; Lost fanout                            ;
; task2:R|fsm:control|state~4                                                                                                                                                                                                                                                           ; Lost fanout                            ;
; task2:R|fsm:control|state~5                                                                                                                                                                                                                                                           ; Lost fanout                            ;
; task2:R|fsm:control|state~6                                                                                                                                                                                                                                                           ; Lost fanout                            ;
; task2:R|Counter:counter2|Q[0..31]                                                                                                                                                                                                                                                     ; Lost fanout                            ;
; task2:R|ShiftRegister_SIPO:reg1|Q[0..12]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; task2:R|Counter:counter4|Q[0..31]                                                                                                                                                                                                                                                     ; Lost fanout                            ;
; task2:R|Counter:counter3|Q[0..31]                                                                                                                                                                                                                                                     ; Lost fanout                            ;
; task2:R|Counter:counter1|Q[0..31]                                                                                                                                                                                                                                                     ; Lost fanout                            ;
; task2:R|fsm:control|state.IDLE                                                                                                                                                                                                                                                        ; Lost fanout                            ;
; task2:R|fsm:control|state.SYNC                                                                                                                                                                                                                                                        ; Lost fanout                            ;
; task2:R|fsm:control|state.SAMPLE                                                                                                                                                                                                                                                      ; Lost fanout                            ;
; task2:R|fsm:control|state.WAIT0                                                                                                                                                                                                                                                       ; Lost fanout                            ;
; task2:R|fsm:control|state.WAIT1                                                                                                                                                                                                                                                       ; Lost fanout                            ;
; task2:R|fsm:control|state.COMPLETED                                                                                                                                                                                                                                                   ; Lost fanout                            ;
; task2:R|fsm:control|state.ERROR                                                                                                                                                                                                                                                       ; Lost fanout                            ;
; Total Number of Removed Registers = 224                                                                                                                                                                                                                                               ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+----------------------------------------+--------------------+---------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal ; Registers Removed due to This Register                                          ;
+----------------------------------------+--------------------+---------------------------------------------------------------------------------+
; task2:R|LeftShift8Register:reg2|Q[511] ; Lost Fanouts       ; task2:R|LeftShift8Register:reg2|Q[503], task2:R|LeftShift8Register:reg2|Q[495], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[487], task2:R|LeftShift8Register:reg2|Q[479], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[471], task2:R|LeftShift8Register:reg2|Q[463], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[455], task2:R|LeftShift8Register:reg2|Q[447], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[439], task2:R|LeftShift8Register:reg2|Q[431], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[423], task2:R|LeftShift8Register:reg2|Q[415], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[407], task2:R|LeftShift8Register:reg2|Q[399], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[391], task2:R|LeftShift8Register:reg2|Q[383], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[375], task2:R|LeftShift8Register:reg2|Q[367], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[359], task2:R|LeftShift8Register:reg2|Q[351], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[343], task2:R|LeftShift8Register:reg2|Q[335], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[327], task2:R|LeftShift8Register:reg2|Q[319], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[311], task2:R|LeftShift8Register:reg2|Q[303], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[295], task2:R|LeftShift8Register:reg2|Q[287], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[279], task2:R|LeftShift8Register:reg2|Q[271], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[263], task2:R|LeftShift8Register:reg2|Q[255], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[247], task2:R|LeftShift8Register:reg2|Q[239], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[231], task2:R|LeftShift8Register:reg2|Q[223], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[215], task2:R|LeftShift8Register:reg2|Q[207], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[199], task2:R|LeftShift8Register:reg2|Q[191], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[183], task2:R|LeftShift8Register:reg2|Q[175], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[167], task2:R|LeftShift8Register:reg2|Q[159], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[151], task2:R|LeftShift8Register:reg2|Q[143], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[135], task2:R|LeftShift8Register:reg2|Q[127], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[119], task2:R|LeftShift8Register:reg2|Q[111], ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[103], task2:R|LeftShift8Register:reg2|Q[95],  ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[87], task2:R|LeftShift8Register:reg2|Q[79],   ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[71], task2:R|LeftShift8Register:reg2|Q[63],   ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[55], task2:R|LeftShift8Register:reg2|Q[47],   ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[39], task2:R|LeftShift8Register:reg2|Q[31],   ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[23], task2:R|LeftShift8Register:reg2|Q[15],   ;
;                                        ;                    ; task2:R|LeftShift8Register:reg2|Q[7], task2:R|Counter:counter2|Q[0],            ;
;                                        ;                    ; task2:R|Counter:counter2|Q[1], task2:R|Counter:counter2|Q[2],                   ;
;                                        ;                    ; task2:R|ShiftRegister_SIPO:reg1|Q[11], task2:R|ShiftRegister_SIPO:reg1|Q[10],   ;
;                                        ;                    ; task2:R|ShiftRegister_SIPO:reg1|Q[12], task2:R|Counter:counter4|Q[0],           ;
;                                        ;                    ; task2:R|Counter:counter4|Q[1], task2:R|Counter:counter4|Q[2],                   ;
;                                        ;                    ; task2:R|Counter:counter4|Q[3], task2:R|Counter:counter4|Q[4],                   ;
;                                        ;                    ; task2:R|Counter:counter4|Q[5]                                                   ;
; task2:R|fsm:control|state~4            ; Lost Fanouts       ; task2:R|Counter:counter3|Q[0], task2:R|Counter:counter3|Q[1],                   ;
;                                        ;                    ; task2:R|Counter:counter1|Q[0], task2:R|Counter:counter1|Q[1],                   ;
;                                        ;                    ; task2:R|Counter:counter1|Q[2], task2:R|fsm:control|state.SYNC,                  ;
;                                        ;                    ; task2:R|fsm:control|state.SAMPLE, task2:R|fsm:control|state.WAIT0,              ;
;                                        ;                    ; task2:R|fsm:control|state.COMPLETED                                             ;
; task2:R|fsm:control|state~5            ; Lost Fanouts       ; task2:R|fsm:control|state.IDLE                                                  ;
; task2:R|fsm:control|state~6            ; Lost Fanouts       ; task2:R|fsm:control|state.WAIT1                                                 ;
; task2:R|ShiftRegister_SIPO:reg1|Q[1]   ; Lost Fanouts       ; task2:R|ShiftRegister_SIPO:reg1|Q[0]                                            ;
; task2:R|ShiftRegister_SIPO:reg1|Q[3]   ; Lost Fanouts       ; task2:R|ShiftRegister_SIPO:reg1|Q[2]                                            ;
; task2:R|ShiftRegister_SIPO:reg1|Q[5]   ; Lost Fanouts       ; task2:R|ShiftRegister_SIPO:reg1|Q[4]                                            ;
; task2:R|ShiftRegister_SIPO:reg1|Q[7]   ; Lost Fanouts       ; task2:R|ShiftRegister_SIPO:reg1|Q[6]                                            ;
; task2:R|ShiftRegister_SIPO:reg1|Q[9]   ; Lost Fanouts       ; task2:R|ShiftRegister_SIPO:reg1|Q[8]                                            ;
+----------------------------------------+--------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |chipInterface|task2:R|Counter:counter1|Q[30] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|ShiftRegister_SIPO:reg1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Counter:counter1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Counter:counter2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Counter:counter3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Counter:counter4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Counter:counter5 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Comparator:comp1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Comparator:comp2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Comparator:comp3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Comparator:comp4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2:R|Mux2to1:m1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_8:dut1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter_8:dut1"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; D      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; load   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "task2:R|Mux2to1:m1" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; I1[7..5] ; Input ; Info     ; Stuck at GND     ;
; I1[4]    ; Input ; Info     ; Stuck at VCC     ;
; I1[3]    ; Input ; Info     ; Stuck at GND     ;
; I1[2]    ; Input ; Info     ; Stuck at VCC     ;
; I1[1]    ; Input ; Info     ; Stuck at GND     ;
; I1[0]    ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Comparator:comp4" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; B[11..7]  ; Input ; Info     ; Stuck at VCC          ;
; B[2..0]   ; Input ; Info     ; Stuck at VCC          ;
; B[31..12] ; Input ; Info     ; Stuck at GND          ;
; B[6..3]   ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Comparator:comp3" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; B[10..6]  ; Input ; Info     ; Stuck at VCC          ;
; B[31..11] ; Input ; Info     ; Stuck at GND          ;
; B[5..3]   ; Input ; Info     ; Stuck at GND          ;
; B[1..0]   ; Input ; Info     ; Stuck at GND          ;
; B[2]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Comparator:comp2" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; B[8..7]   ; Input ; Info     ; Stuck at VCC          ;
; B[5..4]   ; Input ; Info     ; Stuck at VCC          ;
; B[31..12] ; Input ; Info     ; Stuck at GND          ;
; B[10..9]  ; Input ; Info     ; Stuck at GND          ;
; B[1..0]   ; Input ; Info     ; Stuck at GND          ;
; B[11]     ; Input ; Info     ; Stuck at VCC          ;
; B[6]      ; Input ; Info     ; Stuck at GND          ;
; B[3]      ; Input ; Info     ; Stuck at GND          ;
; B[2]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Comparator:comp1" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; B[3..2]  ; Input ; Info     ; Stuck at VCC           ;
; B[31..4] ; Input ; Info     ; Stuck at GND           ;
; B[1]     ; Input ; Info     ; Stuck at GND           ;
; B[0]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Counter:counter5"                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; D      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; load   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Counter:counter4"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; D      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; load   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Counter:counter3"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; D      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; load   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Counter:counter2"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; D      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; load   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|Counter:counter1"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; D      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; load   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|SECDEDdecoder:dec1"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outCode[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; outCode[8]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; outCode[4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; syndrome      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is1BitErr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|ShiftRegister_SIPO:reg1"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R|fsm:control"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; fe_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "task2:R"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; isNew ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 2                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 4                           ;
;     normal            ; 4                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Tue Mar 28 23:25:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file 02.sv
    Info (12023): Found entity 1: task2 File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 3
    Info (12023): Found entity 2: fsm File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 102
Info (12021): Found 6 design units, including 6 entities, in source file 00_SECDED.sv
    Info (12023): Found entity 1: SECDEDdecoder File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 1
    Info (12023): Found entity 2: makeSyndrome File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 18
    Info (12023): Found entity 3: makeCorrect File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 27
    Info (12023): Found entity 4: makeGlobalParity File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 37
    Info (12023): Found entity 5: makeIs1BitErr File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 45
    Info (12023): Found entity 6: makeIs2BitErr File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 57
Info (12021): Found 13 design units, including 13 entities, in source file 00_library.sv
    Info (12023): Found entity 1: LeftShift8Register File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 5
    Info (12023): Found entity 2: Comparator File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 16
    Info (12023): Found entity 3: MagComp File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 32
    Info (12023): Found entity 4: Multiplexer File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 44
    Info (12023): Found entity 5: Mux2to1 File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 55
    Info (12023): Found entity 6: Decoder File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 66
    Info (12023): Found entity 7: DFlipFlop File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 82
    Info (12023): Found entity 8: Register File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 101
    Info (12023): Found entity 9: Counter File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 117
    Info (12023): Found entity 10: Synchronizer File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 137
    Info (12023): Found entity 11: ShiftRegister_PIPO File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 161
    Info (12023): Found entity 12: ShiftRegister_SIPO File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 180
    Info (12023): Found entity 13: BarrelShiftRegister File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv Line: 196
Warning (10229): Verilog HDL Expression warning at chipInterface.sv(242): truncated literal to match 3 bits File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 242
Warning (10229): Verilog HDL Expression warning at chipInterface.sv(244): truncated literal to match 3 bits File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 244
Info (12021): Found 3 design units, including 3 entities, in source file chipInterface.sv
    Info (12023): Found entity 1: chipInterface File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 2
    Info (12023): Found entity 2: interface_fsm File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 33
    Info (12023): Found entity 3: Counter_8 File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 229
Info (12127): Elaborating entity "chipInterface" for the top level hierarchy
Info (12128): Elaborating entity "task2" for hierarchy "task2:R" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 23
Warning (10034): Output port "isNew" at 02.sv(6) has no driver File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 6
Info (12128): Elaborating entity "fsm" for hierarchy "task2:R|fsm:control" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 48
Info (12128): Elaborating entity "ShiftRegister_SIPO" for hierarchy "task2:R|ShiftRegister_SIPO:reg1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 52
Info (12128): Elaborating entity "SECDEDdecoder" for hierarchy "task2:R|SECDEDdecoder:dec1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 55
Info (12128): Elaborating entity "makeSyndrome" for hierarchy "task2:R|SECDEDdecoder:dec1|makeSyndrome:m1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 8
Info (12128): Elaborating entity "makeIs1BitErr" for hierarchy "task2:R|SECDEDdecoder:dec1|makeIs1BitErr:m2" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 10
Warning (10230): Verilog HDL assignment warning at 00_SECDED.sv(53): truncated value with size 32 to match size of target (1) File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 53
Info (12128): Elaborating entity "makeGlobalParity" for hierarchy "task2:R|SECDEDdecoder:dec1|makeIs1BitErr:m2|makeGlobalParity:m" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 51
Info (12128): Elaborating entity "makeIs2BitErr" for hierarchy "task2:R|SECDEDdecoder:dec1|makeIs2BitErr:m4" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 12
Info (12128): Elaborating entity "makeCorrect" for hierarchy "task2:R|SECDEDdecoder:dec1|makeCorrect:m3" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv Line: 14
Info (12128): Elaborating entity "Counter" for hierarchy "task2:R|Counter:counter1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 59
Info (12128): Elaborating entity "Comparator" for hierarchy "task2:R|Comparator:comp1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 81
Info (12128): Elaborating entity "Mux2to1" for hierarchy "task2:R|Mux2to1:m1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 94
Info (12128): Elaborating entity "LeftShift8Register" for hierarchy "task2:R|LeftShift8Register:reg2" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv Line: 98
Info (12128): Elaborating entity "interface_fsm" for hierarchy "interface_fsm:control" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 26
Info (12128): Elaborating entity "Counter_8" for hierarchy "Counter_8:dut1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 29
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 6
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 6
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 7
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 7
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 7
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 7
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 216 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 5
    Warning (15610): No output dependent on input pin "UART_RXD" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv Line: 4
Info (21057): Implemented 22 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 2 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 1169 megabytes
    Info: Processing ended: Tue Mar 28 23:25:15 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:15


