Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr  8 00:59:02 2021
| Host         : CAD.local running 64-bit Fedora release 24 (Twenty Four)
| Command      : report_control_sets -verbose -file accelerator_control_sets_placed.rpt
| Design       : accelerator
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |              69 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------+--------------------+------------------+----------------+
|                Clock Signal               |            Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------+--------------------+------------------+----------------+
|  clk_i_IBUF_BUFG                          | x[7]_i_1_n_0                       | rst_i_IBUF         |                1 |              1 |
|  FSM_sequential_state_next_reg[3]_i_2_n_0 |                                    |                    |                1 |              4 |
|  clk_i_IBUF_BUFG                          |                                    |                    |                3 |              5 |
|  clk_i_IBUF_BUFG                          |                                    | rst_i_IBUF         |                2 |              5 |
|  clk_i_IBUF_BUFG                          | mult_1/FSM_sequential_state_reg[0] | mult_1/rst_i       |                3 |              7 |
|  clk_i_IBUF_BUFG                          | rst_i_IBUF                         |                    |                4 |              8 |
|  clk_i_IBUF_BUFG                          | x[7]_i_1_n_0                       |                    |                2 |              8 |
|  clk_i_IBUF_BUFG                          | b[7]_i_2_n_0                       | b[7]_i_1_n_0       |                2 |              8 |
|  clk_i_IBUF_BUFG                          | mult_1/y_bo[7]_i_1_n_0             | mult_reset_reg_n_0 |                3 |              8 |
|  clk_i_IBUF_BUFG                          | mult_1/FSM_sequential_state_reg[0] |                    |                2 |              8 |
|  clk_i_IBUF_BUFG                          | s                                  | rst_i_IBUF         |                3 |              9 |
|  clk_i_IBUF_BUFG                          | mult_1/state                       | mult_reset_reg_n_0 |                4 |             11 |
|  clk_i_IBUF_BUFG                          | sub_i2[7]_i_1_n_0                  |                    |                2 |             13 |
|  clk_i_IBUF_BUFG                          | mult_reset_reg_n_0                 |                    |                5 |             16 |
|  clk_i_IBUF_BUFG                          | r[7]_i_1_n_0                       | rst_i_IBUF         |                5 |             16 |
|  clk_i_IBUF_BUFG                          | mult_1/FSM_sequential_state_reg[2] |                    |                5 |             16 |
+-------------------------------------------+------------------------------------+--------------------+------------------+----------------+


