module sequence_generator(
    input clk,
    input reset_n,
    input enable,
    output reg [7:0] data
);

    reg [2:0] state;
    reg [7:0] sequence [0:7];

    initial begin
        sequence[0] = 8'hAF;
        sequence[1] = 8'hBC;
        sequence[2] = 8'hE2;
        sequence[3] = 8'h78;
        sequence[4] = 8'hFF;
        sequence[5] = 8'hE2;
        sequence[6] = 8'h0B;
        sequence[7] = 8'h8D;
        state = 3'b000;
        data = 8'h00;
    end

    always @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            state <= 3'b000;
            data <= 8'h00;
        end else if (enable) begin
            data <= sequence[state];
            state <= (state + 1) % 8;
        end
    end

endmodule
