
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
ö
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-347
ä
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
42default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
s

Phase %s%s
101*constraints2
1.1 2default:default2-
Build Netlist & NodeGraph2default:defaultZ18-101
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[14]2default:default2-
kernel_arg_u_a_0_rfir[14]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[14]2default:default24
 kernel_arg_o_a_0_time_period[14]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[18]2default:default2-
kernel_arg_u_a_0_rfir[18]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[18]2default:default24
 kernel_arg_o_a_0_time_period[18]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[28]2default:default2-
kernel_arg_u_a_0_rfir[28]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[28]2default:default24
 kernel_arg_o_a_0_time_period[28]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_o_a_0_strike_price[12]2default:default25
!kernel_arg_o_a_0_strike_price[12]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_o_a_0_strike_price[16]2default:default25
!kernel_arg_o_a_0_strike_price[16]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[19]2default:default2-
kernel_arg_u_a_0_rfir[19]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[19]2default:default24
 kernel_arg_o_a_0_time_period[19]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[22]2default:default2-
kernel_arg_u_a_0_rfir[22]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[22]2default:default24
 kernel_arg_o_a_0_time_period[22]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_u_a_0_rfir[1]2default:default2,
kernel_arg_u_a_0_rfir[1]2default:defaultZ35-198
Ç
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route23
kernel_arg_o_a_0_time_period[1]2default:default23
kernel_arg_o_a_0_time_period[1]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_u_a_0_rfir[3]2default:default2,
kernel_arg_u_a_0_rfir[3]2default:defaultZ35-198
Ç
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route23
kernel_arg_o_a_0_time_period[3]2default:default23
kernel_arg_o_a_0_time_period[3]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[26]2default:default2-
kernel_arg_u_a_0_rfir[26]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[26]2default:default24
 kernel_arg_o_a_0_time_period[26]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[27]2default:default2-
kernel_arg_u_a_0_rfir[27]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[27]2default:default24
 kernel_arg_o_a_0_time_period[27]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[15]2default:default2-
kernel_arg_u_a_0_rfir[15]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[15]2default:default24
 kernel_arg_o_a_0_time_period[15]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[25]2default:default2-
kernel_arg_u_a_0_rfir[25]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[25]2default:default24
 kernel_arg_o_a_0_time_period[25]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_u_a_0_rfir[4]2default:default2,
kernel_arg_u_a_0_rfir[4]2default:defaultZ35-198
Ç
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route23
kernel_arg_o_a_0_time_period[4]2default:default23
kernel_arg_o_a_0_time_period[4]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[30]2default:default2-
kernel_arg_u_a_0_rfir[30]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[30]2default:default24
 kernel_arg_o_a_0_time_period[30]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_u_a_0_rfir[31]2default:default2-
kernel_arg_u_a_0_rfir[31]2default:defaultZ35-198
Ñ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route24
 kernel_arg_o_a_0_time_period[31]2default:default24
 kernel_arg_o_a_0_time_period[31]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[30]2default:default26
"kernel_arg_u_a_0_current_price[30]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[27]2default:default26
"kernel_arg_u_a_0_current_price[27]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[23]2default:default26
"kernel_arg_u_a_0_current_price[23]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[25]2default:default26
"kernel_arg_u_a_0_current_price[25]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[26]2default:default26
"kernel_arg_u_a_0_current_price[26]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[24]2default:default26
"kernel_arg_u_a_0_current_price[24]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[31]2default:default26
"kernel_arg_u_a_0_current_price[31]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[19]2default:default26
"kernel_arg_u_a_0_current_price[19]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[28]2default:default26
"kernel_arg_u_a_0_current_price[28]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[29]2default:default26
"kernel_arg_u_a_0_current_price[29]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[18]2default:default26
"kernel_arg_u_a_0_current_price[18]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[7]2default:default2,
kernel_arg_o_a_0_call[7]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[8]2default:default2,
kernel_arg_o_a_0_call[8]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[20]2default:default2-
kernel_arg_o_a_0_call[20]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[24]2default:default2-
kernel_arg_o_a_0_call[24]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[10]2default:default26
"kernel_arg_u_a_0_current_price[10]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[14]2default:default26
"kernel_arg_u_a_0_current_price[14]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[15]2default:default26
"kernel_arg_u_a_0_current_price[15]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[17]2default:default26
"kernel_arg_u_a_0_current_price[17]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[4]2default:default2,
kernel_arg_o_a_0_call[4]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[5]2default:default2,
kernel_arg_o_a_0_call[5]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[6]2default:default2,
kernel_arg_o_a_0_call[6]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[9]2default:default2,
kernel_arg_o_a_0_call[9]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[15]2default:default2-
kernel_arg_o_a_0_call[15]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[16]2default:default2-
kernel_arg_o_a_0_call[16]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[19]2default:default2-
kernel_arg_o_a_0_call[19]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[22]2default:default2-
kernel_arg_o_a_0_call[22]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[25]2default:default2-
kernel_arg_o_a_0_call[25]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[26]2default:default2-
kernel_arg_o_a_0_call[26]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[27]2default:default2-
kernel_arg_o_a_0_call[27]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[30]2default:default2-
kernel_arg_o_a_0_call[30]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[1]2default:default25
!kernel_arg_u_a_0_current_price[1]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[3]2default:default25
!kernel_arg_u_a_0_current_price[3]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[4]2default:default25
!kernel_arg_u_a_0_current_price[4]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[13]2default:default26
"kernel_arg_u_a_0_current_price[13]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[22]2default:default26
"kernel_arg_u_a_0_current_price[22]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[5]2default:default25
!kernel_arg_u_a_0_current_price[5]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[7]2default:default25
!kernel_arg_u_a_0_current_price[7]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[0]2default:default25
!kernel_arg_u_a_0_current_price[0]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[11]2default:default26
"kernel_arg_u_a_0_current_price[11]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[12]2default:default26
"kernel_arg_u_a_0_current_price[12]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[6]2default:default25
!kernel_arg_u_a_0_current_price[6]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[16]2default:default26
"kernel_arg_u_a_0_current_price[16]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[20]2default:default26
"kernel_arg_u_a_0_current_price[20]2default:defaultZ35-198
à
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route26
"kernel_arg_u_a_0_current_price[21]2default:default26
"kernel_arg_u_a_0_current_price[21]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[8]2default:default25
!kernel_arg_u_a_0_current_price[8]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[17]2default:default2-
kernel_arg_o_a_0_call[17]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[18]2default:default2-
kernel_arg_o_a_0_call[18]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[29]2default:default2-
kernel_arg_o_a_0_call[29]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[2]2default:default25
!kernel_arg_u_a_0_current_price[2]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_u_a_0_current_price[9]2default:default25
!kernel_arg_u_a_0_current_price[9]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
result_sqrd_0_full_n2default:default2(
result_sqrd_0_full_n2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[0]2default:default2,
kernel_arg_o_a_0_call[0]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[10]2default:default2-
kernel_arg_o_a_0_call[10]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[11]2default:default2-
kernel_arg_o_a_0_call[11]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[12]2default:default2-
kernel_arg_o_a_0_call[12]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[13]2default:default2-
kernel_arg_o_a_0_call[13]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[1]2default:default2,
kernel_arg_o_a_0_call[1]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[2]2default:default2,
kernel_arg_o_a_0_call[2]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
kernel_arg_o_a_0_call[3]2default:default2,
kernel_arg_o_a_0_call[3]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[14]2default:default2-
kernel_arg_o_a_0_call[14]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[21]2default:default2-
kernel_arg_o_a_0_call[21]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[23]2default:default2-
kernel_arg_o_a_0_call[23]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[28]2default:default2-
kernel_arg_o_a_0_call[28]2default:defaultZ35-198
ˆ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2-
kernel_arg_o_a_0_call[31]2default:default2-
kernel_arg_o_a_0_call[31]2default:defaultZ35-198
‚
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2#
result_0_full_n2default:default2#
result_0_full_n2default:defaultZ35-198
–
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_rst2default:default2
ap_rst2default:defaultZ35-198
‘
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_start2default:default2
ap_start2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_o_a_0_strike_price[29]2default:default25
!kernel_arg_o_a_0_strike_price[29]2default:defaultZ35-198
Ü
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route25
!kernel_arg_o_a_0_strike_price[24]2default:default25
!kernel_arg_o_a_0_strike_price[24]2default:defaultZ35-198
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Route 35-1982default:default2
1002default:defaultZ17-14
F
:Phase 1.1 Build Netlist & NodeGraph | Checksum: 1a25d6550
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1630.641 ; gain = 126.5392default:default
:
.Phase 1 Build RT Design | Checksum: 19647213c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.641 ; gain = 126.5392default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
9
-Phase 2.1 Create Timer | Checksum: 19647213c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.645 ; gain = 126.5432default:default
i

Phase %s%s
101*constraints2
2.2 2default:default2#
Restore Routing2default:defaultZ18-101
<
0Phase 2.2 Restore Routing | Checksum: 19647213c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1644.695 ; gain = 140.5942default:default
m

Phase %s%s
101*constraints2
2.3 2default:default2'
Special Net Routing2default:defaultZ18-101
?
3Phase 2.3 Special Net Routing | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1647.070 ; gain = 142.9692default:default
q

Phase %s%s
101*constraints2
2.4 2default:default2+
Local Clock Net Routing2default:defaultZ18-101
C
7Phase 2.4 Local Clock Net Routing | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1647.070 ; gain = 142.9692default:default
g

Phase %s%s
101*constraints2
2.5 2default:default2!
Update Timing2default:defaultZ18-101
w

Phase %s%s
101*constraints2
2.5.1 2default:default2/
Update timing with NCN CRPR2default:defaultZ18-101
l

Phase %s%s
101*constraints2
2.5.1.1 2default:default2"
Hold Budgeting2default:defaultZ18-101
>
2Phase 2.5.1.1 Hold Budgeting | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.070 ; gain = 142.9692default:default
I
=Phase 2.5.1 Update timing with NCN CRPR | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.070 ; gain = 142.9692default:default
9
-Phase 2.5 Update Timing | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.070 ; gain = 142.9692default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.62   | TNS=0      | WHS=-0.192 | THS=-45.4  |
2default:defaultZ35-57
c

Phase %s%s
101*constraints2
2.6 2default:default2
	Budgeting2default:defaultZ18-101
5
)Phase 2.6 Budgeting | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1648.805 ; gain = 144.7032default:default
?
3Phase 2 Router Initialization | Checksum: 6b8d2f1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1648.805 ; gain = 144.7032default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
9
-Phase 3 Initial Routing | Checksum: 6eccd067
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.1.1 Remove Overlaps | Checksum: 1003f2ec7
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
i

Phase %s%s
101*constraints2
4.1.2 2default:default2!
Update Timing2default:defaultZ18-101
<
0Phase 4.1.2 Update Timing | Checksum: 1003f2ec7
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.13   | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.1.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
C
7Phase 4.1.3 collectNewHoldAndFix | Checksum: 1bb79267f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
?
3Phase 4.1 Global Iteration 0 | Checksum: 1bb79267f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
l

Phase %s%s
101*constraints2
4.2 2default:default2&
Global Iteration 12default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.2.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
=
1Phase 4.2.1 Remove Overlaps | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
i

Phase %s%s
101*constraints2
4.2.2 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 4.2.2 Update Timing | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.13   | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.2.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
B
6Phase 4.2.3 collectNewHoldAndFix | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
>
2Phase 4.2 Global Iteration 1 | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
<
0Phase 4 Rip-up And Reroute | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
9
-Phase 5.1 Update Timing | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.15   | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
7
+Phase 5 Delay CleanUp | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
e

Phase %s%s
101*constraints2
6 2default:default2!
Post Hold Fix2default:defaultZ18-101
l

Phase %s%s
101*constraints2
6.1 2default:default2&
Full Hold Analysis2default:defaultZ18-101
i

Phase %s%s
101*constraints2
6.1.1 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 6.1.1 Update Timing | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.15   | TNS=0      | WHS=0.054  | THS=0      |
2default:defaultZ35-57
>
2Phase 6.1 Full Hold Analysis | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
7
+Phase 6 Post Hold Fix | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1656.805 ; gain = 152.7032default:default
m

Phase %s%s
101*constraints2
7 2default:default2)
Verifying routed nets2default:defaultZ18-101
?
3Phase 7 Verifying routed nets | Checksum: d77d025f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1658.805 ; gain = 154.7032default:default
i

Phase %s%s
101*constraints2
8 2default:default2%
Depositing Routes2default:defaultZ18-101
<
0Phase 8 Depositing Routes | Checksum: 1a47e91e4
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 1658.805 ; gain = 154.7032default:default
j

Phase %s%s
101*constraints2
9 2default:default2&
Post Router Timing2default:defaultZ18-101
Å
Post Routing Timing Summary %s
20*route2J
6| WNS=1.150  | TNS=0.000  | WHS=0.054  | THS=0.000  |
2default:defaultZ35-20
=
'The design met the timing requirement.
61*routeZ35-61
=
1Phase 9 Post Router Timing | Checksum: 1a47e91e4
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1658.805 ; gain = 154.7032default:default
4
Router Completed Successfully
16*routeZ35-16
4
(Ending Route Task | Checksum: 1a47e91e4
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1658.805 ; gain = 154.7032default:default
à

%s
*constraints2q
]Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1658.805 ; gain = 154.7032default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
472default:default2
1072default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:00:522default:default2
00:00:302default:default2
1658.8052default:default2
158.6992default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
≈
#The results of DRC are in file %s.
168*coretcl2Ñ
µ/home/ee/g/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread_drc_routed.rptµ/home/ee/g/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread_drc_routed.rpt2default:default8Z2-168
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
00:00:202default:default2
00:00:092default:default2
1666.8122default:default2
8.0082default:defaultZ17-268
Ä
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
82default:defaultZ38-191
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
à
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:00.792default:default2
00:00:00.792default:default2
1666.8162default:default2
0.0002default:defaultZ17-268


End Record