
<html><head><title>Introduction to Virtuoso Electrically Aware Design Flow</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="urajput" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600585501" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how Cadence tools are used to work with the electrically aware design on analog signal circuits in Virtuoso Analog Design Environment XL/GXL and Virtuoso Layout EAD." />
<meta name="DocTitle" content="Virtuoso Electrically Aware Design Flow Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introduction to Virtuoso Electrically Aware Design Flow" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vead" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600585501" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Cadence Shared Tools" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Virtuoso Schematic Editor,Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Shared Tools" />
<meta name="ProductFamily" content="Virtuoso Shared Tools" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Electrically Aware Design Flow Guide -- Introduction to Virtuoso Electrically Aware Design Flow" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="veadICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="veadTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vead.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Running Simulations and Saving Electrical Data">Running Simulations and Saving ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Electrically Aware Design Flow Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1034311"></a></h1>
<h1>
<a id="pgfId-1057633"></a><hr />
<a id="53702"></a>Introduction to Virtuoso Electrically Aware Design Flow<hr />
</h1>

<p>
<a id="pgfId-1057634"></a>The reducing sizes of advanced integrated circuits means that wire widths are becoming smaller and the lengths of connecting wires longer. In addition, there is an exponential increase in the density of the current flowing through the wires. As a result, integrated circuits become more vulnerable to electromigration (EM), which is the gradual dislocation of metal atoms in a conductor.</p>
<p>
<a id="pgfId-1055617"></a>To produce a reliable and sustainable integrated circuit, it is therefore essential that you perform comprehensive electromigration checks and ensure that the physical design of every design component is electrically correct by construction and optimized to meet the design intent.</p>
<p>
<a id="pgfId-1055758"></a>The Virtuoso Electrically Aware Design (EAD) flow lets you capture the current data from design simulations, extract and visualize RC parasitics as you edit the layout, perform EM checks and fix violations. You can further extract parasitics from a partial or a complete layout and rerun simulations to check if the output specifications are met. This flow guide describes the Virtuoso EAD flow in detail and explains how to use the various tools to perform EM analysis for your design.</p>
<p>
<a id="pgfId-1055759"></a>This chapter describes the following:</p>
<ul><li>
<a id="pgfId-1055771"></a><a href="chap1.html#34106">What is Electromigration?</a></li><li>
<a id="pgfId-1057436"></a><a href="chap1.html#80501">A Snapshot of The Electrically Aware Design Flow</a></li></ul>


<h2>
<a id="pgfId-1057596"></a><a id="34106"></a>What is Electromigration? </h2>

<p>
<a id="pgfId-1057597"></a>Electromigration (EM) is the term used to describe the movement of atoms in a solid conductor resulting from collisions between the flow of electrons and metal atoms in connecting wires.</p>
<p>
<a id="pgfId-1057718"></a>This movement of atoms is caused by high current stress in metal wires generated by the movement of electrons. As the electrons move through a metal wire, they collide with the atoms in the wire, causing the wires to become heated. If enough electrons collide with a metal atom over a period of time, the metal atom can move in the direction of the electron flow, potentially causing</p>
<ul><li>
<a id="pgfId-1057598"></a>An open circuit if enough atoms move and cause the wire to break</li><li>
<a id="pgfId-1057599"></a>A short to an adjacent metal wire if enough atoms move to the same location</li></ul>

<p>
<a id="pgfId-1057600"></a>EM can damage the interconnect wires and vias, thereby causing degradation in the performance of an integrated circuit. Therefore, it is important to observe the electrical impact of the physical design of every component.</p>
<p>
<a id="pgfId-1058484"></a>The EAD flow in Virtuoso involves various steps to perform comprehensive EM checks for your design and make it electrically correct. The following section provides a brief description of this flow.</p>

<h2>
<a id="pgfId-1057462"></a><a id="80501"></a>A Snapshot of The Electrically Aware Design Flow</h2>

<p>
<a id="pgfId-1058458"></a>The following diagram provides a snapshot of the EAD flow.</p>

<p>
<a id="pgfId-1057399"></a></p>
<div class="webflare-div-image">
<img src="images/eadFlow1.gif" /></div>

<p>
<a id="pgfId-1057495"></a>You begin by creating a schematic, running simulations, and modifying your design so that it meets the desired specifications. When the specifications are met, you then configure the testbench to <h-hot><a actuate="user" class="URL" href="../vead/chap2.html#eadSetupADE" show="replace" xml:link="simple">save the current data (average, RMS, and peak)</a></h-hot> that will be used for EM checking in Layout EAD.</p>
<p>
<a id="pgfId-1058526"></a>EM depends on various factors, such as the local current density (current per unit area), the homogeneity of the current flow through a region, and the EM length. All these factors are captured for different conductor layers and vias as rules in technology files for each process technology specification.</p>
<p>
<a id="pgfId-1058135"></a>Before performing the EM checking, launch the EAD Browser in Layout EAD if you are using IC6.1.8 or Layout EXL if you are using ICADVM20.1. Next, <h-hot><a actuate="user" class="URL" href="../vead/chap3.html#layoutEADSetup" show="replace" xml:link="simple">configure the EAD setup</a></h-hot> to load the required process settings from technology files. These settings are used during parasitic extraction and EM checking.</p>
<p>
<a id="pgfId-1058137"></a>As you create or modify the layout of your design, an extraction engine in Layout EAD lets you <h-hot><a actuate="user" class="URL" href="../vead/chap3.html#firstpage" show="replace" xml:link="simple">extract and visualize resistance and capacitance parasitics</a></h-hot> on nets. An integrated high precision solver also lets you perform critical net analysis by extracting capacitance and resistance on critical nets with a high degree of accuracy.</p>
<p>
<a id="pgfId-1057097"></a>You can now <h-hot><a actuate="user" class="URL" href="../vead/chap4.html#firstpage" show="replace" xml:link="simple">run EM checks</a></h-hot> to compare the current data with the standard EM limits specified in the technology files. The <h-hot><a actuate="user" class="URL" href="../vead/chap3.html#eadBrowser" show="replace" xml:link="simple">EAD Browser</a></h-hot> in Layout EAD shows detailed reports to indicate the pass or fail status of the EM checks for each net in the layout. </p>
<div class="webflare-indent1 webflare-information-macro webflare-macro-note">
<a id="pgfId-1057082"></a>You can also configure layout to dynamically extract parasitics and run EM checks as you are creating or modifying the layout.</div>
<p>
<a id="pgfId-1057173"></a>You can then <h-hot><a actuate="user" class="URL" href="../vead/chap4.html#fixViolations" show="replace" xml:link="simple">fix the reported EM violations</a></h-hot> by modifying the placement and routing of components in the layout or by changing the geometric properties of the nets, and then rerun the EM checks to verify the results.</p>
<div class="webflare-indent1 webflare-information-macro webflare-macro-note">
<a id="pgfId-1057160"></a>One of the main benefits of EAD is that it can be used to analyze parasitic information for both partially and fully completed layouts. Not all devices and nets need to be routed in order to benefit from EAD and you can place and route devices while the application is running.</div>
<p>
<a id="pgfId-1057301"></a>At any point in the flow, you can take the parasitics from your partially complete or completed layout and <h-hot><a actuate="user" class="URL" href="../vead/chap5.html#firstpage" show="replace" xml:link="simple">resimulate your design</a></h-hot> in ADE XL or Assembler to check if the output specifications are still met. You can compare the results of an ideal simulation with those of a parasitic resimulation and, based on those results, further optimize your design and verify the performance and reliability of every physical design component to ensure that the layout is electrically correct by construction.</p>
<p>
<a id="pgfId-1057303"></a>The following chapters in this flow guide describe the Virtuoso EAD flow in detail and explain how to use the various Virtuoso tools to perform EM analysis and parasitic resimulation for your design.</p>

<h4><em>
<a id="pgfId-1059986"></a>Related Videos</em></h4>

<ul><li>
<a id="pgfId-1060037"></a><a actuate="user" class="URL" href="https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000008sJpCUAU&amp;pageName=ArticleContent" show="replace" xml:link="simple">Electrically Aware Design Flow in Virtuoso</a></li><li>
<a id="pgfId-1060006"></a><a actuate="user" class="URL" href="https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000006AgYJUA0&amp;pageName=ArticleContent" show="replace" xml:link="simple">Advanced Node Electromigration</a></li></ul>


<h4><em>
<a id="pgfId-1060004"></a>Related Blog</em></h4>

<p>
<a id="pgfId-1060070"></a><h-hot><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-moved-to-in-design-electromigration-analysis-yet" show="replace" xml:link="simple">Virtuosity: In-design Electromigration Analysis - An efficient way to make layouts electrically correct</a></h-hot></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="Running Simulations and Saving Electrical Data">Running Simulations and Saving ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>