v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43900 46200 1 0 0 vdc-1.sym
{
T 44600 47050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 44600 47250 5 10 0 0 0 0 1
footprint=none
T 44600 46850 5 10 1 1 0 0 1
refdes=Vin
T 44600 46650 5 10 1 1 0 0 1
value=DC 12V
}
N 44200 47400 44200 49200 4
N 44200 49200 48900 49200 4
N 48900 49200 48900 48200 4
N 48100 48200 48100 49200 4
N 47300 45800 44200 45800 4
N 44200 45800 44200 46200 4
C 44200 45500 1 0 0 gnd-1.sym
{
T 44200 45500 5 10 1 1 0 0 1
netname=Gnd
}
N 49600 47300 49600 47600 4
N 46200 47600 49600 47600 4
C 46900 47600 1 90 0 resistor-1.sym
{
T 46500 47900 5 10 0 0 90 0 1
device=RESISTOR
T 46600 47800 5 10 1 1 90 0 1
refdes=R1
T 46900 47600 5 10 1 1 0 0 1
value=5.1K
}
C 46900 46700 1 90 0 resistor-1.sym
{
T 46500 47000 5 10 0 0 90 0 1
device=RESISTOR
T 46600 46900 5 10 1 1 90 0 1
refdes=R2
T 46900 46700 5 10 1 1 0 0 1
value=6.8K
}
N 46800 48500 46800 49200 4
N 46200 46700 47300 46700 4
N 47300 46700 47300 46900 4
C 47000 45800 1 90 0 capacitor-1.sym
{
T 46300 46000 5 10 0 0 90 0 1
device=CAPACITOR
T 46100 46000 5 10 0 0 90 0 1
symversion=0.1
T 46500 46000 5 10 1 1 90 0 1
refdes=C1
T 47000 45800 5 10 1 1 0 0 1
value=680p
}
C 44000 49200 1 0 0 vcc-1.sym
C 42100 46000 1 0 0 spice-include-1.sym
{
T 42200 46300 5 10 0 1 0 0 1
device=include
T 42200 46400 5 10 1 1 0 0 1
refdes=A2
T 42600 46100 5 10 1 1 0 0 1
file=./Simulation-Core.cmd
}
C 50600 45600 1 90 0 capacitor-1.sym
{
T 49900 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 45800 5 10 0 0 90 0 1
symversion=0.1
T 50100 45800 5 10 1 1 90 0 1
refdes=C2
T 50400 46200 5 10 1 1 0 0 1
value=0.1n
}
N 49600 46500 50400 46500 4
N 50400 45600 50400 45100 4
N 45000 45100 50400 45100 4
N 45000 45100 45000 45800 4
C 47300 45400 1 0 0 lm555-1.sym
{
T 49600 47800 5 10 0 0 0 0 1
device=LM555
T 49100 45400 5 10 1 1 0 0 1
refdes=X1
T 47300 45400 5 10 1 1 0 0 1
model-name=UA555
}
N 49600 46900 47300 46900 4
C 41900 48500 1 0 0 spice-model-1.sym
{
T 42000 49200 5 10 0 1 0 0 1
device=model
T 42000 49100 5 10 1 1 0 0 1
refdes=A3
T 43200 48800 5 10 1 1 0 0 1
model-name=UA555
T 42400 48600 5 10 1 1 0 0 1
file=./models/UA555.mod
}
C 41700 44800 1 0 0 spice-model-1.sym
{
T 41800 45500 5 10 0 1 0 0 1
device=model
T 41800 45400 5 10 1 1 0 0 1
refdes=A4
T 43000 45100 5 10 1 1 0 0 1
model-name=IRFP250
T 42200 44900 5 10 1 1 0 0 1
file=./models/irfp250n.spi
}
C 41700 43900 1 0 0 spice-model-1.sym
{
T 41800 44600 5 10 0 1 0 0 1
device=model
T 41800 44500 5 10 1 1 0 0 1
refdes=A5
T 43000 44200 5 10 1 1 0 0 1
model-name=BD139
T 42200 44000 5 10 1 1 0 0 1
file=./models/BD139.SP3
}
C 41700 42900 1 0 0 spice-model-1.sym
{
T 41800 43600 5 10 0 1 0 0 1
device=model
T 41800 43500 5 10 1 1 0 0 1
refdes=A6
T 43000 43200 5 10 1 1 0 0 1
model-name=BD140
T 42200 43000 5 10 1 1 0 0 1
file=./models/BD140.SP3
}
C 51000 45700 1 0 0 resistor-1.sym
{
T 51300 46100 5 10 0 0 0 0 1
device=RESISTOR
T 51200 46000 5 10 1 1 0 0 1
refdes=R3
T 51000 45700 5 10 1 1 0 0 1
value=68
}
N 51000 45800 49600 45800 4
{
T 49500 45500 5 10 1 1 0 0 1
netname=Vout1
}
C 46000 47600 1 270 0 diode-1.sym
{
T 46600 47200 5 10 0 0 270 0 1
device=DIODE
T 45900 47000 5 10 1 1 90 0 1
refdes=D1
T 46000 47600 5 10 1 1 0 0 1
model-name=1N4148
}
C 41700 40900 1 0 0 spice-model-1.sym
{
T 41800 41600 5 10 0 1 0 0 1
device=model
T 41800 41500 5 10 1 1 0 0 1
refdes=A7
T 43000 41200 5 10 1 1 0 0 1
model-name=1N4148
T 42200 41000 5 10 1 1 0 0 1
file=./models/1N4148.prm
}
