Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov  4 20:54:45 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
LUTAR-1    Warning           LUT drives async reset alert                               20          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  256         
TIMING-16  Warning           Large setup violation                                      227         
TIMING-20  Warning           Non-clocked latch                                          625         
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6875)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1155)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6875)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1155)
---------------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.391    -1185.338                    390                24492       -0.205       -1.429                     19                24492        1.100        0.000                       0                 11497  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.029        0.000                      0                   14        0.214        0.000                      0                   14        4.232        0.000                       0                   283  
  clkout2          34.878        0.000                      0                  298        0.136        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          45.641        0.000                      0                23501       -0.205       -1.429                     19                23501       49.232        0.000                       0                 11048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.481     -412.196                    356                  614        0.070        0.000                      0                  614  
clkout3       clkout0            -6.391    -1090.230                    214                  214        1.216        0.000                      0                  214  
clkout0       clkout2             5.697        0.000                      0                   12        0.198        0.000                      0                   12  
clkout3       clkout2            16.652        0.000                      0                  135        0.128        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 97.225        0.000                      0                   32        0.065        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout                    
(none)        clkout0                     
(none)        clkout2                     
(none)                      clkout0       
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.205ns (31.232%)  route 2.653ns (68.768%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 8.185 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.683 f  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.589    -1.094    vga/U12/number0[6]
    SLICE_X76Y188        LUT6 (Prop_lut6_I1_O)        0.043    -1.051 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000    -1.051    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.943 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.835    -0.108    vga/U12/number__0[3]
    SLICE_X75Y173        LUT3 (Prop_lut3_I2_O)        0.135     0.027 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.362     0.389    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X75Y173        LUT4 (Prop_lut4_I3_O)        0.137     0.526 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.321     0.847    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X75Y170        LUT5 (Prop_lut5_I2_O)        0.043     0.890 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.546     1.436    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X82Y166        LUT4 (Prop_lut4_I0_O)        0.043     1.479 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.479    vga/U12_n_56
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     8.185    vga/CLK_OUT1
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.676     7.510    
                         clock uncertainty           -0.066     7.444    
    SLICE_X82Y166        FDRE (Setup_fdre_C_D)        0.064     7.508    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.304ns (34.110%)  route 2.519ns (65.890%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.683 f  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.589    -1.094    vga/U12/number0[6]
    SLICE_X76Y188        LUT6 (Prop_lut6_I1_O)        0.043    -1.051 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000    -1.051    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.943 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.835    -0.108    vga/U12/number__0[3]
    SLICE_X75Y173        LUT3 (Prop_lut3_I2_O)        0.135     0.027 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.362     0.389    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X75Y173        LUT5 (Prop_lut5_I4_O)        0.143     0.532 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.192     0.724    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X75Y171        LUT5 (Prop_lut5_I2_O)        0.136     0.860 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.541     1.401    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X89Y164        LUT4 (Prop_lut4_I0_O)        0.043     1.444 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.444    vga/U12_n_55
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097     8.191    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.676     7.516    
                         clock uncertainty           -0.066     7.450    
    SLICE_X89Y164        FDRE (Setup_fdre_C_D)        0.033     7.483    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.205ns (32.350%)  route 2.520ns (67.650%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.683 f  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.589    -1.094    vga/U12/number0[6]
    SLICE_X76Y188        LUT6 (Prop_lut6_I1_O)        0.043    -1.051 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000    -1.051    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.943 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.835    -0.108    vga/U12/number__0[3]
    SLICE_X75Y173        LUT3 (Prop_lut3_I2_O)        0.135     0.027 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.355     0.382    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X74Y170        LUT2 (Prop_lut2_I0_O)        0.137     0.519 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.187     0.706    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X75Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.749 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.554     1.303    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X87Y165        LUT4 (Prop_lut4_I0_O)        0.043     1.346 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.346    vga/U12_n_53
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.094     8.188    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.676     7.513    
                         clock uncertainty           -0.066     7.447    
    SLICE_X87Y165        FDRE (Setup_fdre_C_D)        0.034     7.481    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.162ns (31.496%)  route 2.527ns (68.504%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 8.187 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.683 r  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.589    -1.094    vga/U12/number0[6]
    SLICE_X76Y188        LUT6 (Prop_lut6_I1_O)        0.043    -1.051 r  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000    -1.051    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.943 r  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.835    -0.108    vga/U12/number__0[3]
    SLICE_X75Y173        LUT3 (Prop_lut3_I2_O)        0.135     0.027 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.554     0.581    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X74Y170        LUT6 (Prop_lut6_I1_O)        0.137     0.718 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.549     1.267    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X84Y166        LUT5 (Prop_lut5_I0_O)        0.043     1.310 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.310    vga/U12_n_51
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.093     8.187    vga/CLK_OUT1
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.676     7.512    
                         clock uncertainty           -0.066     7.446    
    SLICE_X84Y166        FDRE (Setup_fdre_C_D)        0.034     7.480    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.205ns (32.653%)  route 2.485ns (67.347%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.683 f  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.589    -1.094    vga/U12/number0[6]
    SLICE_X76Y188        LUT6 (Prop_lut6_I1_O)        0.043    -1.051 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000    -1.051    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.943 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.835    -0.108    vga/U12/number__0[3]
    SLICE_X75Y173        LUT3 (Prop_lut3_I2_O)        0.135     0.027 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.355     0.382    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X74Y170        LUT2 (Prop_lut2_I0_O)        0.137     0.519 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.185     0.704    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X75Y169        LUT6 (Prop_lut6_I2_O)        0.043     0.747 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.521     1.268    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X88Y164        LUT4 (Prop_lut4_I0_O)        0.043     1.311 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.311    vga/U12_n_52
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097     8.191    vga/CLK_OUT1
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.676     7.516    
                         clock uncertainty           -0.066     7.450    
    SLICE_X88Y164        FDRE (Setup_fdre_C_D)        0.034     7.484    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.162ns (31.924%)  route 2.478ns (68.076%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 8.189 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.683 f  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.589    -1.094    vga/U12/number0[6]
    SLICE_X76Y188        LUT6 (Prop_lut6_I1_O)        0.043    -1.051 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000    -1.051    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.943 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.835    -0.108    vga/U12/number__0[3]
    SLICE_X75Y173        LUT3 (Prop_lut3_I2_O)        0.135     0.027 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.558     0.585    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X74Y170        LUT6 (Prop_lut6_I0_O)        0.137     0.722 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.496     1.218    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X84Y164        LUT5 (Prop_lut5_I0_O)        0.043     1.261 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.261    vga/U12_n_57
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.095     8.189    vga/CLK_OUT1
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.676     7.514    
                         clock uncertainty           -0.066     7.448    
    SLICE_X84Y164        FDRE (Setup_fdre_C_D)        0.034     7.482    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.173ns (34.928%)  route 2.185ns (65.072%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.215    -2.379    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y188        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.670 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.556    -1.115    vga/data_buf_reg_0_3_18_23_n_1
    SLICE_X76Y188        LUT6 (Prop_lut6_I3_O)        0.134    -0.981 f  vga/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.981    vga/U12/ascii_code[6]_i_17_0
    SLICE_X76Y188        MUXF7 (Prop_muxf7_I1_O)      0.122    -0.859 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.758    -0.101    vga/U12/number__0[2]
    SLICE_X75Y173        LUT4 (Prop_lut4_I2_O)        0.122     0.021 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.327     0.349    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X74Y171        LUT5 (Prop_lut5_I2_O)        0.043     0.392 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.545     0.936    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X89Y164        LUT4 (Prop_lut4_I0_O)        0.043     0.979 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.979    vga/U12_n_54
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097     8.191    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.676     7.516    
                         clock uncertainty           -0.066     7.450    
    SLICE_X89Y164        FDRE (Setup_fdre_C_D)        0.034     7.484    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.223ns (21.485%)  route 0.815ns (78.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 8.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.224    -2.370    vga/CLK_OUT1
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y164        FDRE (Prop_fdre_C_Q)         0.223    -2.147 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.815    -1.332    vga/FONT_8X16/ADDR[7]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.132     8.226    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.623    
                         clock uncertainty           -0.066     7.557    
    RAMB18_X3Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     7.141    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.141    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.259ns (25.775%)  route 0.746ns (74.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 8.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/CLK_OUT1
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y166        FDRE (Prop_fdre_C_Q)         0.259    -2.115 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.746    -1.369    vga/FONT_8X16/ADDR[8]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.132     8.226    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.623    
                         clock uncertainty           -0.066     7.557    
    RAMB18_X3Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.141    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.141    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.223ns (23.168%)  route 0.740ns (76.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 8.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.223    -2.371    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y165        FDRE (Prop_fdre_C_Q)         0.223    -2.148 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.740    -1.409    vga/FONT_8X16/ADDR[11]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.132     8.226    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.623    
                         clock uncertainty           -0.066     7.557    
    RAMB18_X3Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.141    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.141    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  8.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.642%)  route 0.362ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.543    -0.650    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.362    -0.187    vga/FONT_8X16/ADDR[10]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.100ns (21.518%)  route 0.365ns (78.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.543    -0.650    vga/CLK_OUT1
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.365    -0.185    vga/FONT_8X16/ADDR[12]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.100ns (20.134%)  route 0.397ns (79.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.543    -0.650    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.397    -0.153    vga/FONT_8X16/ADDR[9]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.882%)  route 0.403ns (80.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.553 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.403    -0.150    vga/FONT_8X16/ADDR[13]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.741%)  route 0.407ns (80.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.541    -0.652    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.552 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.407    -0.145    vga/FONT_8X16/ADDR[11]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.118ns (22.398%)  route 0.409ns (77.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.538    -0.655    vga/CLK_OUT1
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.537 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.409    -0.128    vga/FONT_8X16/ADDR[8]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.100ns (18.385%)  route 0.444ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.541    -0.652    vga/CLK_OUT1
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.552 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.444    -0.108    vga/FONT_8X16/ADDR[7]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.584    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.401    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 vga/strdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.267ns (33.748%)  route 0.524ns (66.252%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.533    -0.660    vga/CLK_OUT1
    SLICE_X73Y168        FDRE                                         r  vga/strdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.100    -0.560 f  vga/strdata_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.457    vga/U12/strdata[0]
    SLICE_X74Y168        LUT6 (Prop_lut6_I5_O)        0.028    -0.429 f  vga/U12/ascii_code[0]_inv_i_15/O
                         net (fo=1, routed)           0.000    -0.429    vga/U12/ascii_code[0]_inv_i_15_n_0
    SLICE_X74Y168        MUXF7 (Prop_muxf7_I0_O)      0.043    -0.386 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.160    -0.226    vga/U12/ascii_code0[0]
    SLICE_X74Y170        LUT6 (Prop_lut6_I4_O)        0.068    -0.158 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.262     0.104    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X84Y164        LUT5 (Prop_lut5_I0_O)        0.028     0.132 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.132    vga/U12_n_57
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.258    -0.462    
    SLICE_X84Y164        FDRE (Hold_fdre_C_D)         0.060    -0.402    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 vga/strdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.274ns (31.118%)  route 0.607ns (68.882%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.535    -0.658    vga/CLK_OUT1
    SLICE_X75Y164        FDRE                                         r  vga/strdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.558 r  vga/strdata_reg[52]/Q
                         net (fo=1, routed)           0.094    -0.464    vga/U12/strdata[46]
    SLICE_X75Y165        LUT6 (Prop_lut6_I0_O)        0.028    -0.436 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.436    vga/U12/ascii_code[4]_i_9_n_0
    SLICE_X75Y165        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.386 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.230    -0.156    vga/U12/ascii_code0[4]
    SLICE_X75Y169        LUT6 (Prop_lut6_I1_O)        0.068    -0.088 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.283     0.195    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X87Y165        LUT4 (Prop_lut4_I0_O)        0.028     0.223 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.223    vga/U12_n_53
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.738    -0.720    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.258    -0.463    
    SLICE_X87Y165        FDRE (Hold_fdre_C_D)         0.060    -0.403    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 vga/strdata_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.274ns (29.286%)  route 0.662ns (70.714%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X72Y167        FDSE                                         r  vga/strdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y167        FDSE (Prop_fdse_C_Q)         0.100    -0.559 r  vga/strdata_reg[38]/Q
                         net (fo=1, routed)           0.106    -0.452    vga/U12/strdata[34]
    SLICE_X73Y167        LUT6 (Prop_lut6_I3_O)        0.028    -0.424 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000    -0.424    vga/U12/ascii_code[6]_i_38_n_0
    SLICE_X73Y167        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.374 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.272    -0.102    vga/U12/ascii_code0[6]
    SLICE_X74Y170        LUT6 (Prop_lut6_I4_O)        0.068    -0.034 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.283     0.249    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X84Y166        LUT5 (Prop_lut5_I0_O)        0.028     0.277 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.277    vga/U12_n_51
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    -0.721    vga/CLK_OUT1
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.258    -0.464    
    SLICE_X84Y166        FDRE (Hold_fdre_C_D)         0.060    -0.404    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.681    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y66     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X78Y202    vga/code_exe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X93Y193    vga/code_exe_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y196    vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X93Y208    vga/code_exe_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X87Y205    vga/code_exe_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y196    vga/code_exe_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X84Y206    vga/code_exe_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y190    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.878ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.733ns (15.239%)  route 4.077ns (84.761%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT2 (Prop_lut2_I1_O)        0.137     0.056 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.405     0.461    vga/U12/R[3]_i_17_n_0
    SLICE_X82Y164        LUT6 (Prop_lut6_I0_O)        0.043     0.504 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     0.826    vga/U12/p_33_in
    SLICE_X81Y164        LUT6 (Prop_lut6_I5_O)        0.043     0.869 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     1.298    vga/U12/R[3]_i_3_n_0
    SLICE_X81Y163        LUT6 (Prop_lut6_I1_O)        0.043     1.341 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.461     1.802    vga/U12/dout1
    SLICE_X76Y158        LUT5 (Prop_lut5_I4_O)        0.054     1.856 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.587     2.443    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.676    37.507    
                         clock uncertainty           -0.081    37.425    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)       -0.104    37.321    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.321    
                         arrival time                          -2.443    
  -------------------------------------------------------------------
                         slack                                 34.878    

Slack (MET) :             34.886ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.733ns (15.239%)  route 4.077ns (84.761%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT2 (Prop_lut2_I1_O)        0.137     0.056 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.405     0.461    vga/U12/R[3]_i_17_n_0
    SLICE_X82Y164        LUT6 (Prop_lut6_I0_O)        0.043     0.504 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     0.826    vga/U12/p_33_in
    SLICE_X81Y164        LUT6 (Prop_lut6_I5_O)        0.043     0.869 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     1.298    vga/U12/R[3]_i_3_n_0
    SLICE_X81Y163        LUT6 (Prop_lut6_I1_O)        0.043     1.341 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.461     1.802    vga/U12/dout1
    SLICE_X76Y158        LUT5 (Prop_lut5_I4_O)        0.054     1.856 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.587     2.443    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.676    37.507    
                         clock uncertainty           -0.081    37.425    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)       -0.096    37.329    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.329    
                         arrival time                          -2.443    
  -------------------------------------------------------------------
                         slack                                 34.886    

Slack (MET) :             35.003ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.722ns (15.151%)  route 4.043ns (84.849%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT2 (Prop_lut2_I1_O)        0.137     0.056 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.405     0.461    vga/U12/R[3]_i_17_n_0
    SLICE_X82Y164        LUT6 (Prop_lut6_I0_O)        0.043     0.504 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     0.826    vga/U12/p_33_in
    SLICE_X81Y164        LUT6 (Prop_lut6_I5_O)        0.043     0.869 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     1.298    vga/U12/R[3]_i_3_n_0
    SLICE_X81Y163        LUT6 (Prop_lut6_I1_O)        0.043     1.341 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.461     1.802    vga/U12/dout1
    SLICE_X76Y158        LUT5 (Prop_lut5_I4_O)        0.043     1.845 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.553     2.398    vga/U12/B[2]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.676    37.505    
                         clock uncertainty           -0.081    37.423    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.022    37.401    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.401    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                 35.003    

Slack (MET) :             35.020ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.730ns (15.669%)  route 3.929ns (84.331%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT2 (Prop_lut2_I1_O)        0.137     0.056 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.405     0.461    vga/U12/R[3]_i_17_n_0
    SLICE_X82Y164        LUT6 (Prop_lut6_I0_O)        0.043     0.504 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     0.826    vga/U12/p_33_in
    SLICE_X81Y164        LUT6 (Prop_lut6_I5_O)        0.043     0.869 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     1.298    vga/U12/R[3]_i_3_n_0
    SLICE_X81Y163        LUT6 (Prop_lut6_I1_O)        0.043     1.341 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.567     1.908    vga/U12/dout1
    SLICE_X76Y158        LUT2 (Prop_lut2_I0_O)        0.051     1.959 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332     2.292    vga/U12/R[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.676    37.505    
                         clock uncertainty           -0.081    37.423    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.112    37.311    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 35.020    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.730ns (16.055%)  route 3.817ns (83.945%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT2 (Prop_lut2_I1_O)        0.137     0.056 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.405     0.461    vga/U12/R[3]_i_17_n_0
    SLICE_X82Y164        LUT6 (Prop_lut6_I0_O)        0.043     0.504 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     0.826    vga/U12/p_33_in
    SLICE_X81Y164        LUT6 (Prop_lut6_I5_O)        0.043     0.869 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     1.298    vga/U12/R[3]_i_3_n_0
    SLICE_X81Y163        LUT6 (Prop_lut6_I1_O)        0.043     1.341 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.567     1.908    vga/U12/dout1
    SLICE_X76Y158        LUT2 (Prop_lut2_I0_O)        0.051     1.959 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220     2.180    vga/U12/R[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.676    37.505    
                         clock uncertainty           -0.081    37.423    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.112    37.311    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.186ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.707ns (15.718%)  route 3.791ns (84.282%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         1.285     1.352    vga/U12/v_count_reg[6]_0
    SLICE_X76Y158        LUT4 (Prop_lut4_I3_O)        0.146     1.498 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.633     2.131    vga/U12/G[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.676    37.507    
                         clock uncertainty           -0.081    37.425    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.108    37.317    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.317    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 35.186    

Slack (MET) :             35.266ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.698ns (15.527%)  route 3.797ns (84.473%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         1.286     1.353    vga/U12/v_count_reg[6]_0
    SLICE_X76Y158        LUT4 (Prop_lut4_I2_O)        0.137     1.490 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.638     2.128    vga/U12/B[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.676    37.507    
                         clock uncertainty           -0.081    37.425    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.031    37.394    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                 35.266    

Slack (MET) :             35.297ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.707ns (16.113%)  route 3.681ns (83.887%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         1.285     1.352    vga/U12/v_count_reg[6]_0
    SLICE_X76Y158        LUT4 (Prop_lut4_I3_O)        0.146     1.498 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.523     2.021    vga/U12/G[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.676    37.507    
                         clock uncertainty           -0.081    37.425    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.108    37.317    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.317    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 35.297    

Slack (MET) :             35.386ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.698ns (15.918%)  route 3.687ns (84.082%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         1.286     1.353    vga/U12/v_count_reg[6]_0
    SLICE_X76Y158        LUT4 (Prop_lut4_I2_O)        0.137     1.490 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.528     2.018    vga/U12/B[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.676    37.507    
                         clock uncertainty           -0.081    37.425    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.022    37.403    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.403    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 35.386    

Slack (MET) :             35.442ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.698ns (16.168%)  route 3.619ns (83.832%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         1.285     1.352    vga/U12/v_count_reg[6]_0
    SLICE_X76Y158        LUT4 (Prop_lut4_I3_O)        0.137     1.489 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461     1.950    vga/U12/B[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.676    37.505    
                         clock uncertainty           -0.081    37.423    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.031    37.392    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.392    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 35.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X76Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  DISPLAY/P2S_LED/buff_reg[0]/Q
                         net (fo=1, routed)           0.079    -0.375    DISPLAY/P2S_LED/buff[0]
    SLICE_X77Y86         LUT5 (Prop_lut5_I0_O)        0.028    -0.347 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.038    -0.543    
    SLICE_X77Y86         FDRE (Hold_fdre_C_D)         0.060    -0.483    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.988%)  route 0.150ns (60.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y84         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDSE (Prop_fdse_C_Q)         0.100    -0.453 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.150    -0.302    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.542    
    SLICE_X70Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.440    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.370    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X72Y83         LUT4 (Prop_lut4_I3_O)        0.028    -0.342 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X72Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.039    -0.543    
    SLICE_X72Y83         FDSE (Hold_fdse_C_D)         0.060    -0.483    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.638    -0.555    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.455 r  DISPLAY/P2S_SEG/buff_reg[53]/Q
                         net (fo=1, routed)           0.084    -0.371    DISPLAY/P2S_SEG/buff__0[53]
    SLICE_X72Y82         LUT4 (Prop_lut4_I3_O)        0.028    -0.343 r  DISPLAY/P2S_SEG/buff[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    DISPLAY/P2S_SEG/buff[54]_i_1_n_0
    SLICE_X72Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.582    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism              0.039    -0.544    
    SLICE_X72Y82         FDSE (Hold_fdse_C_D)         0.060    -0.484    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.094    -0.359    DISPLAY/P2S_LED/buff[15]
    SLICE_X74Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X74Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.040    -0.540    
    SLICE_X74Y87         FDRE (Hold_fdre_C_D)         0.037    -0.503    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.130ns (56.854%)  route 0.099ns (43.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X73Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.354    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[1]
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.030    -0.324 r  DISPLAY/P2S_LED/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DISPLAY/P2S_LED/FSM_onehot_state[2]_i_1_n_0
    SLICE_X72Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X72Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.038    -0.542    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.070    -0.472    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.977%)  route 0.137ns (60.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y84         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDSE (Prop_fdse_C_Q)         0.091    -0.462 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.137    -0.325    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X70Y84         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y84         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.541    
    SLICE_X70Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.478    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.977%)  route 0.137ns (60.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDSE (Prop_fdse_C_Q)         0.091    -0.463 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.137    -0.326    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.542    
    SLICE_X70Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.479    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.451%)  route 0.134ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDSE (Prop_fdse_C_Q)         0.091    -0.463 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.134    -0.329    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.542    
    SLICE_X70Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.484    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.693%)  route 0.196ns (68.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.638    -0.555    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDSE (Prop_fdse_C_Q)         0.091    -0.464 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.196    -0.267    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.542    
    SLICE_X70Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.426    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X74Y86     DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X74Y86     DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y86     DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X72Y83     DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X72Y84     DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y84     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y83     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       45.641ns,  Total Violation        0.000ns
Hold  :           19  Failing Endpoints,  Worst Slack       -0.205ns,  Total Violation       -1.429ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.641ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/RegWrite_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][11]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.302ns (7.470%)  route 3.741ns (92.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 50.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X90Y201        FDRE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDRE (Prop_fdre_C_Q)         0.259     0.131 r  core/reg_MEM_WB/RegWrite_WB_reg/Q
                         net (fo=32, routed)          1.828     1.959    core/reg_MEM_WB/RegWrite_WB
    SLICE_X77Y186        LUT6 (Prop_lut6_I0_O)        0.043     2.002 r  core/reg_MEM_WB/register[29][31]_i_1/O
                         net (fo=32, routed)          1.913     3.915    core/register/register_reg[29][31]_0[0]
    SLICE_X86Y201        FDRE                                         r  core/register/register_reg[29][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.084    50.148    core/register/debug_clk
    SLICE_X86Y201        FDRE                                         r  core/register/register_reg[29][11]/C  (IS_INVERTED)
                         clock pessimism             -0.323    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X86Y201        FDRE (Setup_fdre_C_CE)      -0.175    49.555    core/register/register_reg[29][11]
  -------------------------------------------------------------------
                         required time                         49.555    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 45.641    

Slack (MET) :             45.641ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/RegWrite_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][21]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.302ns (7.470%)  route 3.741ns (92.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 50.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X90Y201        FDRE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDRE (Prop_fdre_C_Q)         0.259     0.131 r  core/reg_MEM_WB/RegWrite_WB_reg/Q
                         net (fo=32, routed)          1.828     1.959    core/reg_MEM_WB/RegWrite_WB
    SLICE_X77Y186        LUT6 (Prop_lut6_I0_O)        0.043     2.002 r  core/reg_MEM_WB/register[29][31]_i_1/O
                         net (fo=32, routed)          1.913     3.915    core/register/register_reg[29][31]_0[0]
    SLICE_X86Y201        FDRE                                         r  core/register/register_reg[29][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.084    50.148    core/register/debug_clk
    SLICE_X86Y201        FDRE                                         r  core/register/register_reg[29][21]/C  (IS_INVERTED)
                         clock pessimism             -0.323    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X86Y201        FDRE (Setup_fdre_C_CE)      -0.175    49.555    core/register/register_reg[29][21]
  -------------------------------------------------------------------
                         required time                         49.555    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 45.641    

Slack (MET) :             45.641ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/RegWrite_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][31]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.302ns (7.470%)  route 3.741ns (92.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 50.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X90Y201        FDRE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDRE (Prop_fdre_C_Q)         0.259     0.131 r  core/reg_MEM_WB/RegWrite_WB_reg/Q
                         net (fo=32, routed)          1.828     1.959    core/reg_MEM_WB/RegWrite_WB
    SLICE_X77Y186        LUT6 (Prop_lut6_I0_O)        0.043     2.002 r  core/reg_MEM_WB/register[29][31]_i_1/O
                         net (fo=32, routed)          1.913     3.915    core/register/register_reg[29][31]_0[0]
    SLICE_X86Y201        FDRE                                         r  core/register/register_reg[29][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.084    50.148    core/register/debug_clk
    SLICE_X86Y201        FDRE                                         r  core/register/register_reg[29][31]/C  (IS_INVERTED)
                         clock pessimism             -0.323    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X86Y201        FDRE (Setup_fdre_C_CE)      -0.175    49.555    core/register/register_reg[29][31]
  -------------------------------------------------------------------
                         required time                         49.555    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 45.641    

Slack (MET) :             45.799ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.302ns (7.976%)  route 3.485ns (92.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.228    -0.124    core/reg_MEM_WB/debug_clk
    SLICE_X98Y200        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y200        FDRE (Prop_fdre_C_Q)         0.259     0.135 f  core/reg_MEM_WB/IR_WB_reg[10]/Q
                         net (fo=33, routed)          1.801     1.936    core/reg_MEM_WB/inst_WB[7]
    SLICE_X75Y186        LUT6 (Prop_lut6_I2_O)        0.043     1.979 r  core/reg_MEM_WB/register[3][31]_i_1/O
                         net (fo=32, routed)          1.683     3.663    core/register/register_reg[3][31]_0[0]
    SLICE_X97Y198        FDRE                                         r  core/register/register_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.105    50.169    core/register/debug_clk
    SLICE_X97Y198        FDRE                                         r  core/register/register_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.753    
                         clock uncertainty           -0.095    49.658    
    SLICE_X97Y198        FDRE (Setup_fdre_C_CE)      -0.197    49.461    core/register/register_reg[3][7]
  -------------------------------------------------------------------
                         required time                         49.461    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 45.799    

Slack (MET) :             45.872ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][29]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.266ns (7.157%)  route 3.451ns (92.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X89Y201        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_fdre_C_Q)         0.223     0.095 f  core/reg_MEM_WB/IR_WB_reg[7]/Q
                         net (fo=33, routed)          1.666     1.761    core/reg_MEM_WB/inst_WB[4]
    SLICE_X77Y185        LUT6 (Prop_lut6_I3_O)        0.043     1.804 r  core/reg_MEM_WB/register[2][31]_i_1/O
                         net (fo=32, routed)          1.785     3.589    core/register/register_reg[2][31]_0[0]
    SLICE_X97Y199        FDRE                                         r  core/register/register_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.105    50.169    core/register/debug_clk
    SLICE_X97Y199        FDRE                                         r  core/register/register_reg[2][29]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.753    
                         clock uncertainty           -0.095    49.658    
    SLICE_X97Y199        FDRE (Setup_fdre_C_CE)      -0.197    49.461    core/register/register_reg[2][29]
  -------------------------------------------------------------------
                         required time                         49.461    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                 45.872    

Slack (MET) :             45.880ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][26]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.302ns (8.150%)  route 3.403ns (91.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.228    -0.124    core/reg_MEM_WB/debug_clk
    SLICE_X98Y200        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y200        FDRE (Prop_fdre_C_Q)         0.259     0.135 f  core/reg_MEM_WB/IR_WB_reg[10]/Q
                         net (fo=33, routed)          1.801     1.936    core/reg_MEM_WB/inst_WB[7]
    SLICE_X75Y186        LUT6 (Prop_lut6_I2_O)        0.043     1.979 r  core/reg_MEM_WB/register[3][31]_i_1/O
                         net (fo=32, routed)          1.602     3.581    core/register/register_reg[3][31]_0[0]
    SLICE_X103Y191       FDRE                                         r  core/register/register_reg[3][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.105    50.169    core/register/debug_clk
    SLICE_X103Y191       FDRE                                         r  core/register/register_reg[3][26]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.753    
                         clock uncertainty           -0.095    49.658    
    SLICE_X103Y191       FDRE (Setup_fdre_C_CE)      -0.197    49.461    core/register/register_reg[3][26]
  -------------------------------------------------------------------
                         required time                         49.461    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 45.880    

Slack (MET) :             45.881ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][13]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.266ns (7.175%)  route 3.441ns (92.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.168ns = ( 50.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X89Y201        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_fdre_C_Q)         0.223     0.095 f  core/reg_MEM_WB/IR_WB_reg[7]/Q
                         net (fo=33, routed)          1.666     1.761    core/reg_MEM_WB/inst_WB[4]
    SLICE_X77Y185        LUT6 (Prop_lut6_I3_O)        0.043     1.804 r  core/reg_MEM_WB/register[2][31]_i_1/O
                         net (fo=32, routed)          1.775     3.579    core/register/register_reg[2][31]_0[0]
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.104    50.168    core/register/debug_clk
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][13]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.752    
                         clock uncertainty           -0.095    49.657    
    SLICE_X92Y198        FDRE (Setup_fdre_C_CE)      -0.197    49.460    core/register/register_reg[2][13]
  -------------------------------------------------------------------
                         required time                         49.460    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 45.881    

Slack (MET) :             45.881ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][20]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.266ns (7.175%)  route 3.441ns (92.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.168ns = ( 50.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X89Y201        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_fdre_C_Q)         0.223     0.095 f  core/reg_MEM_WB/IR_WB_reg[7]/Q
                         net (fo=33, routed)          1.666     1.761    core/reg_MEM_WB/inst_WB[4]
    SLICE_X77Y185        LUT6 (Prop_lut6_I3_O)        0.043     1.804 r  core/reg_MEM_WB/register[2][31]_i_1/O
                         net (fo=32, routed)          1.775     3.579    core/register/register_reg[2][31]_0[0]
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.104    50.168    core/register/debug_clk
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][20]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.752    
                         clock uncertainty           -0.095    49.657    
    SLICE_X92Y198        FDRE (Setup_fdre_C_CE)      -0.197    49.460    core/register/register_reg[2][20]
  -------------------------------------------------------------------
                         required time                         49.460    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 45.881    

Slack (MET) :             45.881ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][23]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.266ns (7.175%)  route 3.441ns (92.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.168ns = ( 50.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X89Y201        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_fdre_C_Q)         0.223     0.095 f  core/reg_MEM_WB/IR_WB_reg[7]/Q
                         net (fo=33, routed)          1.666     1.761    core/reg_MEM_WB/inst_WB[4]
    SLICE_X77Y185        LUT6 (Prop_lut6_I3_O)        0.043     1.804 r  core/reg_MEM_WB/register[2][31]_i_1/O
                         net (fo=32, routed)          1.775     3.579    core/register/register_reg[2][31]_0[0]
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.104    50.168    core/register/debug_clk
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][23]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.752    
                         clock uncertainty           -0.095    49.657    
    SLICE_X92Y198        FDRE (Setup_fdre_C_CE)      -0.197    49.460    core/register/register_reg[2][23]
  -------------------------------------------------------------------
                         required time                         49.460    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 45.881    

Slack (MET) :             45.881ns  (required time - arrival time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.266ns (7.175%)  route 3.441ns (92.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.168ns = ( 50.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.224    -0.128    core/reg_MEM_WB/debug_clk
    SLICE_X89Y201        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_fdre_C_Q)         0.223     0.095 f  core/reg_MEM_WB/IR_WB_reg[7]/Q
                         net (fo=33, routed)          1.666     1.761    core/reg_MEM_WB/inst_WB[4]
    SLICE_X77Y185        LUT6 (Prop_lut6_I3_O)        0.043     1.804 r  core/reg_MEM_WB/register[2][31]_i_1/O
                         net (fo=32, routed)          1.775     3.579    core/register/register_reg[2][31]_0[0]
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    48.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.521 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    48.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.064 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.104    50.168    core/register/debug_clk
    SLICE_X92Y198        FDRE                                         r  core/register/register_reg[2][7]/C  (IS_INVERTED)
                         clock pessimism             -0.416    49.752    
                         clock uncertainty           -0.095    49.657    
    SLICE_X92Y198        FDRE (Setup_fdre_C_CE)      -0.197    49.460    core/register/register_reg[2][7]
  -------------------------------------------------------------------
                         required time                         49.460    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 45.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.205ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.178ns (8.785%)  route 1.848ns (91.215%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.848     0.389    core/reg_ID_EX/rst_all
    SLICE_X87Y198        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.231    -0.121    core/reg_ID_EX/debug_clk
    SLICE_X87Y198        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[4]/C
                         clock pessimism              0.689     0.568    
    SLICE_X87Y198        FDRE (Hold_fdre_C_R)         0.026     0.594    core/reg_ID_EX/PCurrent_EX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.178ns (8.456%)  route 1.927ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.927     0.468    core/reg_EXE_MEM/rst_all
    SLICE_X86Y199        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.231    -0.121    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y199        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                         clock pessimism              0.689     0.568    
    SLICE_X86Y199        FDRE (Hold_fdre_C_R)         0.059     0.627    core/reg_EXE_MEM/PCurrent_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.178ns (8.456%)  route 1.927ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.927     0.468    core/reg_EXE_MEM/rst_all
    SLICE_X86Y199        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.231    -0.121    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y199        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                         clock pessimism              0.689     0.568    
    SLICE_X86Y199        FDRE (Hold_fdre_C_R)         0.059     0.627    core/reg_EXE_MEM/PCurrent_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.178ns (8.456%)  route 1.927ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.927     0.468    core/reg_ID_EX/rst_all
    SLICE_X86Y199        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.231    -0.121    core/reg_ID_EX/debug_clk
    SLICE_X86Y199        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[5]/C
                         clock pessimism              0.689     0.568    
    SLICE_X86Y199        FDRE (Hold_fdre_C_R)         0.059     0.627    core/reg_ID_EX/PCurrent_EX_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.178ns (8.456%)  route 1.927ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.927     0.468    core/reg_MEM_WB/rst_all
    SLICE_X86Y199        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.231    -0.121    core/reg_MEM_WB/debug_clk
    SLICE_X86Y199        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[1]/C
                         clock pessimism              0.689     0.568    
    SLICE_X86Y199        FDRE (Hold_fdre_C_R)         0.059     0.627    core/reg_MEM_WB/IR_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.178ns (8.456%)  route 1.927ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.927     0.468    core/reg_MEM_WB/rst_all
    SLICE_X86Y199        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.231    -0.121    core/reg_MEM_WB/debug_clk
    SLICE_X86Y199        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/C
                         clock pessimism              0.689     0.568    
    SLICE_X86Y199        FDRE (Hold_fdre_C_R)         0.059     0.627    core/reg_MEM_WB/PCurrent_WB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.178ns (8.309%)  route 1.964ns (91.691%))
  Logic Levels:           0  
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.964     0.505    core/reg_IF_ID/rst_all
    SLICE_X92Y199        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.235    -0.117    core/reg_IF_ID/debug_clk
    SLICE_X92Y199        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.689     0.572    
    SLICE_X92Y199        FDRE (Hold_fdre_C_R)         0.026     0.598    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.178ns (8.312%)  route 1.964ns (91.688%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.130ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.964     0.504    core/reg_EXE_MEM/rst_all
    SLICE_X87Y204        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.222    -0.130    core/reg_EXE_MEM/debug_clk
    SLICE_X87Y204        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
                         clock pessimism              0.689     0.559    
    SLICE_X87Y204        FDRE (Hold_fdre_C_R)         0.026     0.585    core/reg_EXE_MEM/PCurrent_MEM_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.178ns (8.312%)  route 1.964ns (91.688%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.130ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.964     0.504    core/reg_EXE_MEM/rst_all
    SLICE_X87Y204        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.222    -0.130    core/reg_EXE_MEM/debug_clk
    SLICE_X87Y204        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                         clock pessimism              0.689     0.559    
    SLICE_X87Y204        FDRE (Hold_fdre_C_R)         0.026     0.585    core/reg_EXE_MEM/PCurrent_MEM_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.178ns (8.312%)  route 1.964ns (91.688%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.130ns
    Source Clock Delay      (SCD):    -1.638ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.178    -1.460 r  rst_all_reg/Q
                         net (fo=1288, routed)        1.964     0.504    core/reg_MEM_WB/rst_all
    SLICE_X87Y204        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.222    -0.130    core/reg_MEM_WB/debug_clk
    SLICE_X87Y204        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/C
                         clock pessimism              0.689     0.559    
    SLICE_X87Y204        FDRE (Hold_fdre_C_R)         0.026     0.585    core/reg_MEM_WB/IR_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    inner_data_reg[150][31]_i_2/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X81Y105    rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X81Y105    rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X82Y105    rst_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X82Y106    rst_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X83Y230    core/CMU/CACHE/inner_data_reg[100][13]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X100Y248   core/CMU/CACHE/inner_data_reg[100][22]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X84Y231    core/CMU/CACHE/inner_data_reg[100][25]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y219    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y219    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y216    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y219    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y219    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          356  Failing Endpoints,  Worst Slack       -2.481ns,  Total Violation     -412.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.698ns (9.983%)  route 6.294ns (90.017%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.784     3.851    core/register/code_mem_reg[31]_0
    SLICE_X93Y206        LUT6 (Prop_lut6_I5_O)        0.137     3.988 r  core/register/code_if[29]_i_1/O
                         net (fo=5, routed)           0.636     4.625    vga/D[29]
    SLICE_X93Y208        FDRE                                         r  vga/code_exe_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X93Y208        FDRE                                         r  vga/code_exe_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.201     2.147    
    SLICE_X93Y208        FDRE (Setup_fdre_C_D)       -0.004     2.143    vga/code_exe_reg[29]
  -------------------------------------------------------------------
                         required time                          2.143    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.436ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.698ns (10.069%)  route 6.234ns (89.931%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.796     3.863    core/register/code_mem_reg[31]_0
    SLICE_X95Y207        LUT6 (Prop_lut6_I5_O)        0.137     4.000 r  core/register/code_if[23]_i_1/O
                         net (fo=5, routed)           0.565     4.565    vga/D[23]
    SLICE_X97Y210        FDRE                                         r  vga/code_exe_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X97Y210        FDRE                                         r  vga/code_exe_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.201     2.147    
    SLICE_X97Y210        FDRE (Setup_fdre_C_D)       -0.018     2.129    vga/code_exe_reg[23]
  -------------------------------------------------------------------
                         required time                          2.129    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 -2.436    

Slack (VIOLATED) :        -2.361ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 0.698ns (10.179%)  route 6.159ns (89.821%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 3.166 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.863     3.929    core/register/code_mem_reg[31]_0
    SLICE_X78Y202        LUT5 (Prop_lut5_I4_O)        0.137     4.066 r  core/register/code_if[16]_i_1/O
                         net (fo=5, routed)           0.424     4.490    vga/D[16]
    SLICE_X77Y204        FDRE                                         r  vga/code_wb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X77Y204        FDRE                                         r  vga/code_wb_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.335    
                         clock uncertainty           -0.201     2.133    
    SLICE_X77Y204        FDRE (Setup_fdre_C_D)       -0.004     2.129    vga/code_wb_reg[16]
  -------------------------------------------------------------------
                         required time                          2.129    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 -2.361    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.698ns (10.172%)  route 6.164ns (89.827%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 3.181 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.794     3.861    core/register/code_mem_reg[31]_0
    SLICE_X95Y207        LUT6 (Prop_lut6_I5_O)        0.137     3.998 r  core/register/code_if[26]_i_1/O
                         net (fo=5, routed)           0.496     4.494    vga/D[26]
    SLICE_X97Y209        FDRE                                         r  vga/code_wb_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.087     3.181    vga/CLK_OUT1
    SLICE_X97Y209        FDRE                                         r  vga/code_wb_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.350    
                         clock uncertainty           -0.201     2.148    
    SLICE_X97Y209        FDRE (Setup_fdre_C_D)       -0.004     2.144    vga/code_wb_reg[26]
  -------------------------------------------------------------------
                         required time                          2.144    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.340ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.698ns (10.212%)  route 6.137ns (89.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 3.164 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.863     3.929    core/register/code_mem_reg[31]_0
    SLICE_X78Y202        LUT5 (Prop_lut5_I4_O)        0.137     4.066 r  core/register/code_if[16]_i_1/O
                         net (fo=5, routed)           0.402     4.468    vga/D[16]
    SLICE_X79Y204        FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.070     3.164    vga/CLK_OUT1
    SLICE_X79Y204        FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.333    
                         clock uncertainty           -0.201     2.131    
    SLICE_X79Y204        FDRE (Setup_fdre_C_D)       -0.004     2.127    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                 -2.340    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 0.698ns (10.229%)  route 6.126ns (89.771%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 3.181 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.796     3.863    core/register/code_mem_reg[31]_0
    SLICE_X95Y207        LUT6 (Prop_lut6_I5_O)        0.137     4.000 r  core/register/code_if[23]_i_1/O
                         net (fo=5, routed)           0.456     4.457    vga/D[23]
    SLICE_X99Y209        FDRE                                         r  vga/code_if_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.087     3.181    vga/CLK_OUT1
    SLICE_X99Y209        FDRE                                         r  vga/code_if_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.350    
                         clock uncertainty           -0.201     2.148    
    SLICE_X99Y209        FDRE (Setup_fdre_C_D)       -0.018     2.130    vga/code_if_reg[23]
  -------------------------------------------------------------------
                         required time                          2.130    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.698ns (10.283%)  route 6.090ns (89.717%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 3.181 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.794     3.861    core/register/code_mem_reg[31]_0
    SLICE_X95Y207        LUT6 (Prop_lut6_I5_O)        0.137     3.998 r  core/register/code_if[26]_i_1/O
                         net (fo=5, routed)           0.422     4.421    vga/D[26]
    SLICE_X96Y208        FDRE                                         r  vga/code_exe_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.087     3.181    vga/CLK_OUT1
    SLICE_X96Y208        FDRE                                         r  vga/code_exe_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.350    
                         clock uncertainty           -0.201     2.148    
    SLICE_X96Y208        FDRE (Setup_fdre_C_D)       -0.015     2.133    vga/code_exe_reg[26]
  -------------------------------------------------------------------
                         required time                          2.133    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.698ns (10.283%)  route 6.090ns (89.717%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 3.181 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.794     3.861    core/register/code_mem_reg[31]_0
    SLICE_X95Y207        LUT6 (Prop_lut6_I5_O)        0.137     3.998 r  core/register/code_if[26]_i_1/O
                         net (fo=5, routed)           0.422     4.421    vga/D[26]
    SLICE_X97Y208        FDRE                                         r  vga/code_id_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.087     3.181    vga/CLK_OUT1
    SLICE_X97Y208        FDRE                                         r  vga/code_id_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.350    
                         clock uncertainty           -0.201     2.148    
    SLICE_X97Y208        FDRE (Setup_fdre_C_D)       -0.015     2.133    vga/code_id_reg[26]
  -------------------------------------------------------------------
                         required time                          2.133    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.263ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.698ns (10.322%)  route 6.065ns (89.678%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.796     3.863    core/register/code_mem_reg[31]_0
    SLICE_X95Y207        LUT6 (Prop_lut6_I5_O)        0.137     4.000 r  core/register/code_if[23]_i_1/O
                         net (fo=5, routed)           0.395     4.395    vga/D[23]
    SLICE_X95Y209        FDRE                                         r  vga/code_mem_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X95Y209        FDRE                                         r  vga/code_mem_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.201     2.147    
    SLICE_X95Y209        FDRE (Setup_fdre_C_D)       -0.015     2.132    vga/code_mem_reg[23]
  -------------------------------------------------------------------
                         required time                          2.132    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                 -2.263    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.698ns (10.312%)  route 6.071ns (89.688%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.227    -2.367    vga/U12/CLK_OUT3
    SLICE_X86Y161        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_fdre_C_Q)         0.236    -2.131 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.774    -1.358    vga/U12/PRow[3]
    SLICE_X87Y161        LUT6 (Prop_lut6_I5_O)        0.123    -1.235 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.434    -0.800    vga/U12/G[3]_i_8_n_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.054    -0.746 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.665    -0.081    vga/U12/G[3]_i_6_n_0
    SLICE_X84Y163        LUT4 (Prop_lut4_I3_O)        0.148     0.067 r  vga/U12/G[3]_i_2/O
                         net (fo=156, routed)         3.784     3.851    core/register/code_mem_reg[31]_0
    SLICE_X93Y206        LUT6 (Prop_lut6_I5_O)        0.137     3.988 r  core/register/code_if[29]_i_1/O
                         net (fo=5, routed)           0.413     4.401    vga/D[29]
    SLICE_X92Y208        FDRE                                         r  vga/code_mem_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X92Y208        FDRE                                         r  vga/code_mem_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.201     2.147    
    SLICE_X92Y208        FDRE (Setup_fdre_C_D)       -0.006     2.141    vga/code_mem_reg[29]
  -------------------------------------------------------------------
                         required time                          2.141    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                 -2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.091ns (11.304%)  route 0.714ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.714     0.148    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X78Y189        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    -0.722    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD_D1/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.201    -0.182    
    SLICE_X78Y189        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.261     0.079    vga/data_buf_reg_0_3_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.100ns (12.448%)  route 0.703ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.100    -0.557 r  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.703     0.147    vga/FONT_8X16/ADDR[0]
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.777    -0.682    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.343    
                         clock uncertainty            0.201    -0.142    
    RAMB18_X3Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.041    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.091ns (9.670%)  route 0.850ns (90.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X80Y168        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091    -0.566 r  vga/U12/h_count_reg[3]/Q
                         net (fo=647, routed)         0.850     0.284    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    -0.721    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.383    
                         clock uncertainty            0.201    -0.181    
    SLICE_X74Y188        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.261     0.080    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          214  Failing Endpoints,  Worst Slack       -6.391ns,  Total Violation    -1090.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.391ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 1.048ns (12.088%)  route 7.621ns (87.912%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.924     6.534    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X77Y209        LUT6 (Prop_lut6_I0_O)        0.043     6.577 r  core/CMU/CACHE/data_reg_0_255_27_27_i_2/O
                         net (fo=1, routed)           0.000     6.577    core/CMU/CACHE/data_reg_0_255_27_27_i_2_n_0
    SLICE_X77Y209        MUXF7 (Prop_muxf7_I0_O)      0.107     6.684 r  core/CMU/CACHE/data_reg_0_255_27_27_i_1/O
                         net (fo=38, routed)          0.669     7.353    core/U1_3/ram_din[23]
    SLICE_X80Y205        LUT5 (Prop_lut5_I0_O)        0.124     7.477 r  core/U1_3/code_if[27]_i_9/O
                         net (fo=1, routed)           0.330     7.806    core/U1_3/code_if[27]_i_9_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I1_O)        0.043     7.849 r  core/U1_3/code_if[27]_i_3/O
                         net (fo=1, routed)           0.316     8.166    core/register/code_mem_reg[27]_0
    SLICE_X85Y203        LUT6 (Prop_lut6_I1_O)        0.043     8.209 r  core/register/code_if[27]_i_1/O
                         net (fo=5, routed)           0.313     8.521    vga/D[27]
    SLICE_X89Y202        FDRE                                         r  vga/code_wb_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X89Y202        FDRE                                         r  vga/code_wb_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.215     2.134    
    SLICE_X89Y202        FDRE (Setup_fdre_C_D)       -0.004     2.130    vga/code_wb_reg[27]
  -------------------------------------------------------------------
                         required time                          2.130    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -6.391    

Slack (VIOLATED) :        -6.368ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 1.048ns (12.121%)  route 7.598ns (87.879%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.524     6.134    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X83Y210        LUT6 (Prop_lut6_I0_O)        0.043     6.177 r  core/CMU/CACHE/data_reg_0_255_29_29_i_2/O
                         net (fo=1, routed)           0.000     6.177    core/CMU/CACHE/data_reg_0_255_29_29_i_2_n_0
    SLICE_X83Y210        MUXF7 (Prop_muxf7_I0_O)      0.107     6.284 r  core/CMU/CACHE/data_reg_0_255_29_29_i_1/O
                         net (fo=38, routed)          0.920     7.204    core/U1_3/ram_din[25]
    SLICE_X93Y208        LUT5 (Prop_lut5_I0_O)        0.124     7.328 r  core/U1_3/code_if[29]_i_9/O
                         net (fo=1, routed)           0.267     7.595    core/U1_3/code_if[29]_i_9_n_0
    SLICE_X95Y206        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  core/U1_3/code_if[29]_i_3/O
                         net (fo=1, routed)           0.180     7.818    core/register/code_mem_reg[29]_0
    SLICE_X93Y206        LUT6 (Prop_lut6_I1_O)        0.043     7.861 r  core/register/code_if[29]_i_1/O
                         net (fo=5, routed)           0.636     8.498    vga/D[29]
    SLICE_X93Y208        FDRE                                         r  vga/code_exe_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X93Y208        FDRE                                         r  vga/code_exe_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.215     2.134    
    SLICE_X93Y208        FDRE (Setup_fdre_C_D)       -0.004     2.130    vga/code_exe_reg[29]
  -------------------------------------------------------------------
                         required time                          2.130    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                 -6.368    

Slack (VIOLATED) :        -6.332ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 1.048ns (12.190%)  route 7.549ns (87.810%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.924     6.534    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X77Y209        LUT6 (Prop_lut6_I0_O)        0.043     6.577 r  core/CMU/CACHE/data_reg_0_255_27_27_i_2/O
                         net (fo=1, routed)           0.000     6.577    core/CMU/CACHE/data_reg_0_255_27_27_i_2_n_0
    SLICE_X77Y209        MUXF7 (Prop_muxf7_I0_O)      0.107     6.684 r  core/CMU/CACHE/data_reg_0_255_27_27_i_1/O
                         net (fo=38, routed)          0.669     7.353    core/U1_3/ram_din[23]
    SLICE_X80Y205        LUT5 (Prop_lut5_I0_O)        0.124     7.477 r  core/U1_3/code_if[27]_i_9/O
                         net (fo=1, routed)           0.330     7.806    core/U1_3/code_if[27]_i_9_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I1_O)        0.043     7.849 r  core/U1_3/code_if[27]_i_3/O
                         net (fo=1, routed)           0.316     8.166    core/register/code_mem_reg[27]_0
    SLICE_X85Y203        LUT6 (Prop_lut6_I1_O)        0.043     8.209 r  core/register/code_if[27]_i_1/O
                         net (fo=5, routed)           0.240     8.449    vga/D[27]
    SLICE_X85Y203        FDRE                                         r  vga/code_exe_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X85Y203        FDRE                                         r  vga/code_exe_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X85Y203        FDRE (Setup_fdre_C_D)       -0.015     2.117    vga/code_exe_reg[27]
  -------------------------------------------------------------------
                         required time                          2.117    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 -6.332    

Slack (VIOLATED) :        -6.319ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 1.048ns (12.226%)  route 7.524ns (87.774%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.924     6.534    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X77Y209        LUT6 (Prop_lut6_I0_O)        0.043     6.577 r  core/CMU/CACHE/data_reg_0_255_27_27_i_2/O
                         net (fo=1, routed)           0.000     6.577    core/CMU/CACHE/data_reg_0_255_27_27_i_2_n_0
    SLICE_X77Y209        MUXF7 (Prop_muxf7_I0_O)      0.107     6.684 r  core/CMU/CACHE/data_reg_0_255_27_27_i_1/O
                         net (fo=38, routed)          0.669     7.353    core/U1_3/ram_din[23]
    SLICE_X80Y205        LUT5 (Prop_lut5_I0_O)        0.124     7.477 r  core/U1_3/code_if[27]_i_9/O
                         net (fo=1, routed)           0.330     7.806    core/U1_3/code_if[27]_i_9_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I1_O)        0.043     7.849 r  core/U1_3/code_if[27]_i_3/O
                         net (fo=1, routed)           0.316     8.166    core/register/code_mem_reg[27]_0
    SLICE_X85Y203        LUT6 (Prop_lut6_I1_O)        0.043     8.209 r  core/register/code_if[27]_i_1/O
                         net (fo=5, routed)           0.215     8.424    vga/D[27]
    SLICE_X87Y203        FDRE                                         r  vga/code_id_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X87Y203        FDRE                                         r  vga/code_id_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X87Y203        FDRE (Setup_fdre_C_D)       -0.027     2.105    vga/code_id_reg[27]
  -------------------------------------------------------------------
                         required time                          2.105    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                 -6.319    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 1.048ns (12.219%)  route 7.529ns (87.781%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 3.176 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.924     6.534    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X77Y209        LUT6 (Prop_lut6_I0_O)        0.043     6.577 r  core/CMU/CACHE/data_reg_0_255_27_27_i_2/O
                         net (fo=1, routed)           0.000     6.577    core/CMU/CACHE/data_reg_0_255_27_27_i_2_n_0
    SLICE_X77Y209        MUXF7 (Prop_muxf7_I0_O)      0.107     6.684 r  core/CMU/CACHE/data_reg_0_255_27_27_i_1/O
                         net (fo=38, routed)          0.669     7.353    core/U1_3/ram_din[23]
    SLICE_X80Y205        LUT5 (Prop_lut5_I0_O)        0.124     7.477 r  core/U1_3/code_if[27]_i_9/O
                         net (fo=1, routed)           0.330     7.806    core/U1_3/code_if[27]_i_9_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I1_O)        0.043     7.849 r  core/U1_3/code_if[27]_i_3/O
                         net (fo=1, routed)           0.316     8.166    core/register/code_mem_reg[27]_0
    SLICE_X85Y203        LUT6 (Prop_lut6_I1_O)        0.043     8.209 r  core/register/code_if[27]_i_1/O
                         net (fo=5, routed)           0.220     8.429    vga/D[27]
    SLICE_X82Y203        FDRE                                         r  vga/code_if_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.082     3.176    vga/CLK_OUT1
    SLICE_X82Y203        FDRE                                         r  vga/code_if_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.345    
                         clock uncertainty           -0.215     2.130    
    SLICE_X82Y203        FDRE (Setup_fdre_C_D)        0.003     2.133    vga/code_if_reg[27]
  -------------------------------------------------------------------
                         required time                          2.133    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.223ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.048ns (12.347%)  route 7.440ns (87.653%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.924     6.534    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X77Y209        LUT6 (Prop_lut6_I0_O)        0.043     6.577 r  core/CMU/CACHE/data_reg_0_255_27_27_i_2/O
                         net (fo=1, routed)           0.000     6.577    core/CMU/CACHE/data_reg_0_255_27_27_i_2_n_0
    SLICE_X77Y209        MUXF7 (Prop_muxf7_I0_O)      0.107     6.684 r  core/CMU/CACHE/data_reg_0_255_27_27_i_1/O
                         net (fo=38, routed)          0.669     7.353    core/U1_3/ram_din[23]
    SLICE_X80Y205        LUT5 (Prop_lut5_I0_O)        0.124     7.477 r  core/U1_3/code_if[27]_i_9/O
                         net (fo=1, routed)           0.330     7.806    core/U1_3/code_if[27]_i_9_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I1_O)        0.043     7.849 r  core/U1_3/code_if[27]_i_3/O
                         net (fo=1, routed)           0.316     8.166    core/register/code_mem_reg[27]_0
    SLICE_X85Y203        LUT6 (Prop_lut6_I1_O)        0.043     8.209 r  core/register/code_if[27]_i_1/O
                         net (fo=5, routed)           0.131     8.340    vga/D[27]
    SLICE_X84Y203        FDRE                                         r  vga/code_mem_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X84Y203        FDRE                                         r  vga/code_mem_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X84Y203        FDRE (Setup_fdre_C_D)       -0.015     2.117    vga/code_mem_reg[27]
  -------------------------------------------------------------------
                         required time                          2.117    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 -6.223    

Slack (VIOLATED) :        -6.193ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.460ns  (logic 1.048ns (12.388%)  route 7.412ns (87.612%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.906     6.516    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I0_O)        0.043     6.559 r  core/CMU/CACHE/data_reg_0_255_28_28_i_2/O
                         net (fo=1, routed)           0.000     6.559    core/CMU/CACHE/data_reg_0_255_28_28_i_2_n_0
    SLICE_X85Y204        MUXF7 (Prop_muxf7_I0_O)      0.107     6.666 r  core/CMU/CACHE/data_reg_0_255_28_28_i_1/O
                         net (fo=38, routed)          0.306     6.972    core/U1_3/ram_din[24]
    SLICE_X88Y202        LUT5 (Prop_lut5_I0_O)        0.124     7.096 r  core/U1_3/code_if[28]_i_9/O
                         net (fo=1, routed)           0.541     7.637    core/U1_3/code_if[28]_i_9_n_0
    SLICE_X91Y199        LUT6 (Prop_lut6_I1_O)        0.043     7.680 r  core/U1_3/code_if[28]_i_3/O
                         net (fo=1, routed)           0.191     7.871    core/register/code_mem_reg[28]_0
    SLICE_X91Y199        LUT6 (Prop_lut6_I1_O)        0.043     7.914 r  core/register/code_if[28]_i_1/O
                         net (fo=5, routed)           0.397     8.312    vga/D[28]
    SLICE_X89Y200        FDRE                                         r  vga/code_mem_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X89Y200        FDRE                                         r  vga/code_mem_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.215     2.134    
    SLICE_X89Y200        FDRE (Setup_fdre_C_D)       -0.015     2.119    vga/code_mem_reg[28]
  -------------------------------------------------------------------
                         required time                          2.119    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 -6.193    

Slack (VIOLATED) :        -6.157ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 1.048ns (12.428%)  route 7.385ns (87.572%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.906     6.516    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X85Y204        LUT6 (Prop_lut6_I0_O)        0.043     6.559 r  core/CMU/CACHE/data_reg_0_255_28_28_i_2/O
                         net (fo=1, routed)           0.000     6.559    core/CMU/CACHE/data_reg_0_255_28_28_i_2_n_0
    SLICE_X85Y204        MUXF7 (Prop_muxf7_I0_O)      0.107     6.666 r  core/CMU/CACHE/data_reg_0_255_28_28_i_1/O
                         net (fo=38, routed)          0.306     6.972    core/U1_3/ram_din[24]
    SLICE_X88Y202        LUT5 (Prop_lut5_I0_O)        0.124     7.096 r  core/U1_3/code_if[28]_i_9/O
                         net (fo=1, routed)           0.541     7.637    core/U1_3/code_if[28]_i_9_n_0
    SLICE_X91Y199        LUT6 (Prop_lut6_I1_O)        0.043     7.680 r  core/U1_3/code_if[28]_i_3/O
                         net (fo=1, routed)           0.191     7.871    core/register/code_mem_reg[28]_0
    SLICE_X91Y199        LUT6 (Prop_lut6_I1_O)        0.043     7.914 r  core/register/code_if[28]_i_1/O
                         net (fo=5, routed)           0.370     8.285    vga/D[28]
    SLICE_X92Y200        FDRE                                         r  vga/code_exe_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.088     3.182    vga/CLK_OUT1
    SLICE_X92Y200        FDRE                                         r  vga/code_exe_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.351    
                         clock uncertainty           -0.215     2.136    
    SLICE_X92Y200        FDRE (Setup_fdre_C_D)       -0.009     2.127    vga/code_exe_reg[28]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                 -6.157    

Slack (VIOLATED) :        -6.154ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.041ns (12.378%)  route 7.369ns (87.622%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 3.181 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.862     6.472    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X94Y211        LUT6 (Prop_lut6_I0_O)        0.043     6.515 r  core/CMU/CACHE/data_reg_0_255_22_22_i_2/O
                         net (fo=1, routed)           0.000     6.515    core/CMU/CACHE/data_reg_0_255_22_22_i_2_n_0
    SLICE_X94Y211        MUXF7 (Prop_muxf7_I0_O)      0.101     6.616 r  core/CMU/CACHE/data_reg_0_255_22_22_i_1/O
                         net (fo=38, routed)          0.519     7.134    core/U1_3/ram_din[18]
    SLICE_X99Y207        LUT5 (Prop_lut5_I0_O)        0.123     7.257 r  core/U1_3/code_if[22]_i_9/O
                         net (fo=1, routed)           0.150     7.407    core/U1_3/code_if[22]_i_9_n_0
    SLICE_X99Y207        LUT6 (Prop_lut6_I1_O)        0.043     7.450 r  core/U1_3/code_if[22]_i_3/O
                         net (fo=1, routed)           0.338     7.788    core/register/code_mem_reg[22]_0
    SLICE_X98Y208        LUT6 (Prop_lut6_I1_O)        0.043     7.831 r  core/register/code_if[22]_i_1/O
                         net (fo=5, routed)           0.431     8.262    vga/D[22]
    SLICE_X97Y208        FDRE                                         r  vga/code_id_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.087     3.181    vga/CLK_OUT1
    SLICE_X97Y208        FDRE                                         r  vga/code_id_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.350    
                         clock uncertainty           -0.215     2.135    
    SLICE_X97Y208        FDRE (Setup_fdre_C_D)       -0.027     2.108    vga/code_id_reg[22]
  -------------------------------------------------------------------
                         required time                          2.108    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 -6.154    

Slack (VIOLATED) :        -6.147ns  (required time - arrival time)
  Source:                 core/CMU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 1.048ns (12.442%)  route 7.375ns (87.558%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.020    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.977 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.532    -1.445    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.352 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.204    -0.148    core/CMU/debug_clk
    SLICE_X69Y234        FDRE                                         r  core/CMU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.223     0.075 r  core/CMU/FSM_sequential_state_reg[1]/Q
                         net (fo=273, routed)         1.201     1.276    core/CMU/CACHE/Q_reg[31]
    SLICE_X61Y226        LUT4 (Prop_lut4_I0_O)        0.043     1.319 r  core/CMU/CACHE/data_reg_0_255_6_6_i_153/O
                         net (fo=126, routed)         1.083     2.402    core/CMU/CACHE/data_reg_0_255_6_6_i_153_n_0
    SLICE_X40Y222        LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  core/CMU/CACHE/data_reg_0_255_31_31_i_46/O
                         net (fo=2, routed)           1.764     4.210    core/CMU/CACHE/data_reg_0_255_31_31_i_46_n_0
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043     4.253 r  core/CMU/CACHE/data_reg_0_255_31_31_i_17/O
                         net (fo=1, routed)           0.000     4.253    core/CMU/CACHE/data_reg_0_255_31_31_i_17_n_0
    SLICE_X72Y217        MUXF7 (Prop_muxf7_I1_O)      0.122     4.375 r  core/CMU/CACHE/data_reg_0_255_31_31_i_9/O
                         net (fo=2, routed)           0.000     4.375    core/CMU/CACHE/data_reg_0_255_31_31_i_9_n_0
    SLICE_X72Y217        MUXF8 (Prop_muxf8_I0_O)      0.045     4.420 r  core/CMU/CACHE/data_reg_0_255_16_16_i_21/O
                         net (fo=1, routed)           0.578     4.998    core/CMU/CACHE/data_reg_0_255_16_16_i_21_n_0
    SLICE_X85Y210        LUT6 (Prop_lut6_I1_O)        0.126     5.124 r  core/CMU/CACHE/data_reg_0_255_16_16_i_10/O
                         net (fo=1, routed)           0.444     5.567    core/CMU/CACHE/data_reg_0_255_16_16_i_10_n_0
    SLICE_X83Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.610 r  core/CMU/CACHE/data_reg_0_255_16_16_i_4/O
                         net (fo=16, routed)          0.524     6.134    core/CMU/CACHE/data_reg_0_255_16_16_i_4_n_0
    SLICE_X83Y210        LUT6 (Prop_lut6_I0_O)        0.043     6.177 r  core/CMU/CACHE/data_reg_0_255_29_29_i_2/O
                         net (fo=1, routed)           0.000     6.177    core/CMU/CACHE/data_reg_0_255_29_29_i_2_n_0
    SLICE_X83Y210        MUXF7 (Prop_muxf7_I0_O)      0.107     6.284 r  core/CMU/CACHE/data_reg_0_255_29_29_i_1/O
                         net (fo=38, routed)          0.920     7.204    core/U1_3/ram_din[25]
    SLICE_X93Y208        LUT5 (Prop_lut5_I0_O)        0.124     7.328 r  core/U1_3/code_if[29]_i_9/O
                         net (fo=1, routed)           0.267     7.595    core/U1_3/code_if[29]_i_9_n_0
    SLICE_X95Y206        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  core/U1_3/code_if[29]_i_3/O
                         net (fo=1, routed)           0.180     7.818    core/register/code_mem_reg[29]_0
    SLICE_X93Y206        LUT6 (Prop_lut6_I1_O)        0.043     7.861 r  core/register/code_if[29]_i_1/O
                         net (fo=5, routed)           0.413     8.275    vga/D[29]
    SLICE_X92Y208        FDRE                                         r  vga/code_mem_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X92Y208        FDRE                                         r  vga/code_mem_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.215     2.134    
    SLICE_X92Y208        FDRE (Setup_fdre_C_D)       -0.006     2.128    vga/code_mem_reg[29]
  -------------------------------------------------------------------
                         required time                          2.128    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 -6.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][22]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.806ns  (logic 0.297ns (36.864%)  route 0.509ns (63.137%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 49.279 - 50.000 ) 
    Source Clock Delay      (SCD):    0.372ns = ( 50.372 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.547    50.372    core/register/debug_clk
    SLICE_X94Y189        FDRE                                         r  core/register/register_reg[9][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y189        FDRE (Prop_fdre_C_Q)         0.123    50.495 r  core/register/register_reg[9][22]/Q
                         net (fo=1, routed)           0.091    50.585    core/register/register_reg[9]_8[22]
    SLICE_X93Y189        LUT6 (Prop_lut6_I3_O)        0.028    50.613 r  core/register/data_buf_reg_0_3_18_23_i_73/O
                         net (fo=1, routed)           0.000    50.613    core/register/data_buf_reg_0_3_18_23_i_73_n_0
    SLICE_X93Y189        MUXF7 (Prop_muxf7_I0_O)      0.050    50.663 r  core/register/data_buf_reg_0_3_18_23_i_42/O
                         net (fo=2, routed)           0.096    50.759    vga/U12/data_buf_reg_0_3_18_23_i_6_5
    SLICE_X92Y188        LUT6 (Prop_lut6_I5_O)        0.068    50.827 f  vga/U12/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.057    50.884    vga/U12/data_buf_reg_0_3_18_23_i_18_n_0
    SLICE_X92Y188        LUT3 (Prop_lut3_I1_O)        0.028    50.912 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.265    51.177    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    49.279    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    49.617    
                         clock uncertainty            0.215    49.832    
    SLICE_X74Y188        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.961    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                        -49.961    
                         arrival time                          51.177    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.869ns  (logic 0.305ns (35.097%)  route 0.564ns (64.903%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 49.280 - 50.000 ) 
    Source Clock Delay      (SCD):    0.363ns = ( 50.363 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.538    50.363    core/register/debug_clk
    SLICE_X78Y194        FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y194        FDRE (Prop_fdre_C_Q)         0.123    50.486 r  core/register/register_reg[20][4]/Q
                         net (fo=1, routed)           0.117    50.602    core/register/register_reg[20]_19[4]
    SLICE_X79Y193        LUT6 (Prop_lut6_I5_O)        0.028    50.630 r  core/register/data_buf_reg_0_3_0_5_i_125/O
                         net (fo=1, routed)           0.000    50.630    core/register/data_buf_reg_0_3_0_5_i_125_n_0
    SLICE_X79Y193        MUXF7 (Prop_muxf7_I1_O)      0.059    50.689 r  core/register/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=2, routed)           0.183    50.873    core/register/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X77Y191        LUT6 (Prop_lut6_I5_O)        0.067    50.940 r  core/register/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=1, routed)           0.122    51.062    core/reg_MEM_WB/Debug_regs[3]
    SLICE_X77Y193        LUT4 (Prop_lut4_I1_O)        0.028    51.090 r  core/reg_MEM_WB/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.142    51.232    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X74Y190        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.738    49.280    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X74Y190        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.339    49.618    
                         clock uncertainty            0.215    49.833    
    SLICE_X74Y190        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.962    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -49.962    
                         arrival time                          51.232    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 core/register/register_reg[23][19]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.861ns  (logic 0.309ns (35.900%)  route 0.552ns (64.100%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 49.279 - 50.000 ) 
    Source Clock Delay      (SCD):    0.364ns = ( 50.364 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.539    50.364    core/register/debug_clk
    SLICE_X72Y191        FDRE                                         r  core/register/register_reg[23][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y191        FDRE (Prop_fdre_C_Q)         0.107    50.471 r  core/register/register_reg[23][19]/Q
                         net (fo=1, routed)           0.100    50.571    core/register/register_reg[23]_22[19]
    SLICE_X75Y191        LUT6 (Prop_lut6_I0_O)        0.028    50.599 r  core/register/code_if[19]_i_18/O
                         net (fo=1, routed)           0.000    50.599    core/register/code_if[19]_i_18_n_0
    SLICE_X75Y191        MUXF7 (Prop_muxf7_I1_O)      0.059    50.658 r  core/register/code_if_reg[19]_i_12/O
                         net (fo=1, routed)           0.000    50.658    core/register/code_if_reg[19]_i_12_n_0
    SLICE_X75Y191        MUXF8 (Prop_muxf8_I0_O)      0.017    50.675 r  core/register/code_if_reg[19]_i_5/O
                         net (fo=2, routed)           0.184    50.859    vga/U12/data_buf_reg_0_3_18_23_i_1_3
    SLICE_X75Y189        LUT6 (Prop_lut6_I1_O)        0.070    50.929 f  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.162    51.091    vga/U12/data_buf_reg_0_3_18_23_i_8_n_0
    SLICE_X75Y187        LUT3 (Prop_lut3_I1_O)        0.028    51.119 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.106    51.224    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    49.279    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X74Y188        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    49.617    
                         clock uncertainty            0.215    49.832    
    SLICE_X74Y188        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    49.940    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -49.940    
                         arrival time                          51.224    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 core/register/register_reg[25][17]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.872ns  (logic 0.300ns (34.396%)  route 0.572ns (65.604%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 49.279 - 50.000 ) 
    Source Clock Delay      (SCD):    0.373ns = ( 50.373 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.548    50.373    core/register/debug_clk
    SLICE_X93Y192        FDRE                                         r  core/register/register_reg[25][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y192        FDRE (Prop_fdre_C_Q)         0.107    50.480 r  core/register/register_reg[25][17]/Q
                         net (fo=1, routed)           0.119    50.598    core/register/register_reg[25]_24[17]
    SLICE_X93Y192        LUT6 (Prop_lut6_I3_O)        0.028    50.626 r  core/register/code_if[17]_i_19/O
                         net (fo=1, routed)           0.000    50.626    core/register/code_if[17]_i_19_n_0
    SLICE_X93Y192        MUXF7 (Prop_muxf7_I0_O)      0.050    50.676 r  core/register/code_if_reg[17]_i_13/O
                         net (fo=1, routed)           0.000    50.676    core/register/code_if_reg[17]_i_13_n_0
    SLICE_X93Y192        MUXF8 (Prop_muxf8_I1_O)      0.017    50.693 r  core/register/code_if_reg[17]_i_5/O
                         net (fo=2, routed)           0.115    50.808    vga/U12/data_buf_reg_0_3_12_17_i_5_3
    SLICE_X92Y192        LUT6 (Prop_lut6_I1_O)        0.070    50.878 f  vga/U12/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.057    50.935    vga/U12/data_buf_reg_0_3_12_17_i_16_n_0
    SLICE_X92Y192        LUT3 (Prop_lut3_I1_O)        0.028    50.963 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.282    51.245    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X74Y189        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    49.279    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y189        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.339    49.617    
                         clock uncertainty            0.215    49.832    
    SLICE_X74Y189        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    49.938    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -49.938    
                         arrival time                          51.245    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][27]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.898ns  (logic 0.281ns (31.286%)  route 0.617ns (68.714%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns = ( 49.278 - 50.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 50.368 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.543    50.368    core/register/debug_clk
    SLICE_X85Y188        FDRE                                         r  core/register/register_reg[9][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y188        FDRE (Prop_fdre_C_Q)         0.107    50.475 r  core/register/register_reg[9][27]/Q
                         net (fo=1, routed)           0.098    50.573    core/register/register_reg[9]_8[27]
    SLICE_X85Y190        LUT6 (Prop_lut6_I3_O)        0.028    50.601 r  core/register/data_buf_reg_0_3_24_29_i_56/O
                         net (fo=1, routed)           0.000    50.601    core/register/data_buf_reg_0_3_24_29_i_56_n_0
    SLICE_X85Y190        MUXF7 (Prop_muxf7_I0_O)      0.050    50.651 r  core/register/data_buf_reg_0_3_24_29_i_30/O
                         net (fo=2, routed)           0.098    50.749    vga/U12/data_buf_reg_0_3_24_29_i_3_5
    SLICE_X85Y188        LUT6 (Prop_lut6_I5_O)        0.068    50.817 f  vga/U12/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.216    51.032    vga/U12/data_buf_reg_0_3_24_29_i_12_n_0
    SLICE_X89Y188        LUT3 (Prop_lut3_I1_O)        0.028    51.060 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.205    51.266    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X78Y188        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    49.278    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y188        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    49.616    
                         clock uncertainty            0.215    49.831    
    SLICE_X78Y188        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    49.946    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -49.946    
                         arrival time                          51.266    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.202ns (21.281%)  route 0.747ns (78.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    -0.201    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.175 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.532     0.357    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y200        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y200        FDRE (Prop_fdre_C_Q)         0.118     0.475 r  core/reg_EXE_MEM/IR_MEM_reg[2]/Q
                         net (fo=7, routed)           0.103     0.578    core/U1_3/inst_MEM[1]
    SLICE_X86Y201        LUT6 (Prop_lut6_I2_O)        0.028     0.606 r  core/U1_3/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=1, routed)           0.054     0.659    core/U1_3/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X86Y201        LUT6 (Prop_lut6_I0_O)        0.028     0.687 r  core/U1_3/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=1, routed)           0.347     1.034    core/reg_MEM_WB/Test_signal[1]
    SLICE_X87Y190        LUT4 (Prop_lut4_I0_O)        0.028     1.062 r  core/reg_MEM_WB/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.244     1.306    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X74Y190        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.738    -0.720    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X74Y190        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.339    -0.382    
                         clock uncertainty            0.215    -0.167    
    SLICE_X74Y190        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.035    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 core/register/register_reg[11][9]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.923ns  (logic 0.322ns (34.869%)  route 0.601ns (65.131%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns = ( 49.278 - 50.000 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 50.366 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.541    50.366    core/register/debug_clk
    SLICE_X82Y188        FDRE                                         r  core/register/register_reg[11][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y188        FDRE (Prop_fdre_C_Q)         0.112    50.478 r  core/register/register_reg[11][9]/Q
                         net (fo=1, routed)           0.101    50.579    core/register/register_reg[11]_10[9]
    SLICE_X85Y189        LUT6 (Prop_lut6_I0_O)        0.064    50.643 r  core/register/data_buf_reg_0_3_6_11_i_60/O
                         net (fo=1, routed)           0.000    50.643    core/register/data_buf_reg_0_3_6_11_i_60_n_0
    SLICE_X85Y189        MUXF7 (Prop_muxf7_I0_O)      0.050    50.693 r  core/register/data_buf_reg_0_3_6_11_i_30/O
                         net (fo=2, routed)           0.107    50.800    vga/U12/data_buf_reg_0_3_6_11_i_3_5
    SLICE_X84Y189        LUT6 (Prop_lut6_I5_O)        0.068    50.868 f  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.115    50.983    vga/U12/data_buf_reg_0_3_6_11_i_12_n_0
    SLICE_X84Y189        LUT3 (Prop_lut3_I1_O)        0.028    51.011 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.278    51.289    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    49.278    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.616    
                         clock uncertainty            0.215    49.831    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    49.946    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -49.946    
                         arrival time                          51.289    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][15]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.932ns  (logic 0.281ns (30.160%)  route 0.651ns (69.840%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 49.279 - 50.000 ) 
    Source Clock Delay      (SCD):    0.364ns = ( 50.364 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.539    50.364    core/register/debug_clk
    SLICE_X76Y196        FDRE                                         r  core/register/register_reg[9][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        FDRE (Prop_fdre_C_Q)         0.107    50.471 r  core/register/register_reg[9][15]/Q
                         net (fo=1, routed)           0.099    50.569    core/register/register_reg[9]_8[15]
    SLICE_X76Y195        LUT6 (Prop_lut6_I3_O)        0.028    50.597 r  core/register/data_buf_reg_0_3_12_17_i_60/O
                         net (fo=1, routed)           0.000    50.597    core/register/data_buf_reg_0_3_12_17_i_60_n_0
    SLICE_X76Y195        MUXF7 (Prop_muxf7_I0_O)      0.050    50.647 r  core/register/data_buf_reg_0_3_12_17_i_30/O
                         net (fo=2, routed)           0.124    50.772    vga/U12/data_buf_reg_0_3_12_17_i_3_5
    SLICE_X79Y195        LUT6 (Prop_lut6_I5_O)        0.068    50.840 f  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.220    51.060    vga/U12/data_buf_reg_0_3_12_17_i_12_n_0
    SLICE_X79Y194        LUT3 (Prop_lut3_I1_O)        0.028    51.088 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.207    51.295    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X74Y189        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    49.279    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y189        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    49.617    
                         clock uncertainty            0.215    49.832    
    SLICE_X74Y189        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    49.947    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -49.947    
                         arrival time                          51.295    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][25]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.920ns  (logic 0.297ns (32.287%)  route 0.623ns (67.713%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns = ( 49.278 - 50.000 ) 
    Source Clock Delay      (SCD):    0.372ns = ( 50.372 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.547    50.372    core/register/debug_clk
    SLICE_X94Y189        FDRE                                         r  core/register/register_reg[9][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y189        FDRE (Prop_fdre_C_Q)         0.123    50.495 r  core/register/register_reg[9][25]/Q
                         net (fo=1, routed)           0.100    50.595    core/register/register_reg[9]_8[25]
    SLICE_X91Y189        LUT6 (Prop_lut6_I3_O)        0.028    50.623 r  core/register/data_buf_reg_0_3_24_29_i_46/O
                         net (fo=1, routed)           0.000    50.623    core/register/data_buf_reg_0_3_24_29_i_46_n_0
    SLICE_X91Y189        MUXF7 (Prop_muxf7_I0_O)      0.050    50.673 r  core/register/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=2, routed)           0.135    50.808    vga/U12/data_buf_reg_0_3_24_29_i_1_5
    SLICE_X92Y189        LUT6 (Prop_lut6_I5_O)        0.068    50.876 f  vga/U12/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.169    51.045    vga/U12/data_buf_reg_0_3_24_29_i_8_n_0
    SLICE_X92Y190        LUT3 (Prop_lut3_I1_O)        0.028    51.073 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.219    51.291    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X78Y188        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    49.278    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y188        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    49.616    
                         clock uncertainty            0.215    49.831    
    SLICE_X78Y188        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    49.939    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -49.939    
                         arrival time                          51.291    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][8]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.962ns  (logic 0.308ns (32.033%)  route 0.654ns (67.968%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns = ( 49.278 - 50.000 ) 
    Source Clock Delay      (SCD):    0.364ns = ( 50.364 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.243    49.799    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.825 f  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.539    50.364    core/register/debug_clk
    SLICE_X76Y196        FDRE                                         r  core/register/register_reg[9][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        FDRE (Prop_fdre_C_Q)         0.098    50.462 r  core/register/register_reg[9][8]/Q
                         net (fo=1, routed)           0.156    50.618    core/register/register_reg[9]_8[8]
    SLICE_X85Y196        LUT6 (Prop_lut6_I3_O)        0.064    50.682 r  core/register/data_buf_reg_0_3_6_11_i_65/O
                         net (fo=1, routed)           0.000    50.682    core/register/data_buf_reg_0_3_6_11_i_65_n_0
    SLICE_X85Y196        MUXF7 (Prop_muxf7_I0_O)      0.050    50.732 r  core/register/data_buf_reg_0_3_6_11_i_35/O
                         net (fo=2, routed)           0.143    50.874    core/register/data_buf_reg_0_3_6_11_i_35_n_0
    SLICE_X80Y195        LUT6 (Prop_lut6_I0_O)        0.068    50.942 r  core/register/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.179    51.121    core/reg_ID_EX/Debug_regs[0]
    SLICE_X81Y195        LUT4 (Prop_lut4_I1_O)        0.028    51.149 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.176    51.325    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.736    49.278    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y189        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    49.616    
                         clock uncertainty            0.215    49.831    
    SLICE_X78Y189        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    49.963    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                        -49.963    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  1.362    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.676ns  (logic 1.852ns (50.386%)  route 1.824ns (49.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.190    30.659    vga/U12/DO[0]
    SLICE_X76Y158        LUT4 (Prop_lut4_I1_O)        0.052    30.711 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.633    31.344    vga/U12/G[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.351    
                         clock uncertainty           -0.201    37.149    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.108    37.041    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -31.344    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 1.852ns (51.946%)  route 1.713ns (48.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.190    30.659    vga/U12/DO[0]
    SLICE_X76Y158        LUT4 (Prop_lut4_I1_O)        0.052    30.711 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.523    31.234    vga/U12/G[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.351    
                         clock uncertainty           -0.201    37.149    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.108    37.041    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -31.234    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.560ns  (logic 1.854ns (52.083%)  route 1.706ns (47.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.119    30.587    vga/U12/DO[0]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.054    30.641 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.587    31.228    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.351    
                         clock uncertainty           -0.201    37.149    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)       -0.104    37.045    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                         -31.228    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.560ns  (logic 1.854ns (52.083%)  route 1.706ns (47.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.119    30.587    vga/U12/DO[0]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.054    30.641 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.587    31.228    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.351    
                         clock uncertainty           -0.201    37.149    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)       -0.096    37.053    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                         -31.228    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.599ns  (logic 1.843ns (51.208%)  route 1.756ns (48.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.118    30.586    vga/U12/DO[0]
    SLICE_X76Y158        LUT4 (Prop_lut4_I0_O)        0.043    30.629 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.638    31.267    vga/U12/B[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.351    
                         clock uncertainty           -0.201    37.149    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.031    37.118    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                         -31.267    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.515ns  (logic 1.843ns (52.433%)  route 1.672ns (47.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.119    30.587    vga/U12/DO[0]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.043    30.630 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.553    31.183    vga/U12/B[2]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.349    
                         clock uncertainty           -0.201    37.147    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.022    37.125    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                         -31.183    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.495ns  (logic 1.843ns (52.738%)  route 1.652ns (47.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.190    30.659    vga/U12/DO[0]
    SLICE_X76Y158        LUT4 (Prop_lut4_I0_O)        0.043    30.702 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461    31.163    vga/U12/B[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.349    
                         clock uncertainty           -0.201    37.147    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.031    37.116    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                         -31.163    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.489ns  (logic 1.843ns (52.828%)  route 1.646ns (47.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.118    30.586    vga/U12/DO[0]
    SLICE_X76Y158        LUT4 (Prop_lut4_I0_O)        0.043    30.629 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.528    31.157    vga/U12/B[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.351    
                         clock uncertainty           -0.201    37.149    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.022    37.127    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.127    
                         arrival time                         -31.157    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.299ns  (logic 1.849ns (56.046%)  route 1.450ns (43.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.118    30.586    vga/U12/DO[0]
    SLICE_X76Y158        LUT2 (Prop_lut2_I1_O)        0.049    30.635 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332    30.967    vga/U12/R[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.349    
                         clock uncertainty           -0.201    37.147    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.112    37.035    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -30.967    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.187ns  (logic 1.849ns (58.012%)  route 1.338ns (41.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 38.180 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 27.668 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.263    27.668    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.468 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.118    30.586    vga/U12/DO[0]
    SLICE_X76Y158        LUT2 (Prop_lut2_I1_O)        0.049    30.635 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220    30.856    vga/U12/R[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    38.180    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.349    
                         clock uncertainty           -0.201    37.147    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)       -0.112    37.035    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -30.856    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.128ns (17.910%)  route 0.587ns (82.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.354    -0.204    vga/U12/flag__0
    SLICE_X76Y158        LUT4 (Prop_lut4_I2_O)        0.028    -0.176 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.232     0.056    vga/U12/B[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.738    -0.720    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.382    
                         clock uncertainty            0.201    -0.180    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.038    -0.142    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.980%)  route 0.626ns (83.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.363    -0.195    vga/U12/flag__0
    SLICE_X76Y158        LUT4 (Prop_lut4_I1_O)        0.028    -0.167 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.263     0.095    vga/U12/B[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X75Y155        FDRE (Hold_fdre_C_D)         0.040    -0.139    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.132ns (17.569%)  route 0.619ns (82.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.354    -0.204    vga/U12/flag__0
    SLICE_X76Y158        LUT4 (Prop_lut4_I0_O)        0.032    -0.172 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.265     0.093    vga/U12/G[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X75Y155        FDRE (Hold_fdre_C_D)         0.003    -0.176    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.128ns (15.877%)  route 0.678ns (84.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.363    -0.195    vga/U12/flag__0
    SLICE_X76Y158        LUT4 (Prop_lut4_I1_O)        0.028    -0.167 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.315     0.148    vga/U12/B[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X75Y155        FDRE (Hold_fdre_C_D)         0.038    -0.141    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.128ns (15.713%)  route 0.687ns (84.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.403    -0.155    vga/U12/flag__0
    SLICE_X76Y158        LUT5 (Prop_lut5_I1_O)        0.028    -0.127 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.283     0.156    vga/U12/B[2]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.738    -0.720    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.382    
                         clock uncertainty            0.201    -0.180    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.040    -0.140    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.132ns (16.425%)  route 0.672ns (83.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.354    -0.204    vga/U12/flag__0
    SLICE_X76Y158        LUT4 (Prop_lut4_I0_O)        0.032    -0.172 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.317     0.145    vga/U12/G[1]_i_1_n_0
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X75Y155        FDRE (Hold_fdre_C_D)         0.001    -0.178    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.133ns (15.883%)  route 0.704ns (84.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.403    -0.155    vga/U12/flag__0
    SLICE_X76Y158        LUT5 (Prop_lut5_I0_O)        0.033    -0.122 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.301     0.179    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X74Y155        FDRE (Hold_fdre_C_D)        -0.004    -0.183    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.133ns (15.883%)  route 0.704ns (84.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.534    -0.659    vga/CLK_OUT1
    SLICE_X77Y166        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.403    -0.155    vga/U12/flag__0
    SLICE_X76Y158        LUT5 (Prop_lut5_I0_O)        0.033    -0.122 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.301     0.179    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X74Y155        FDRE (Hold_fdre_C_D)        -0.009    -0.188    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.585ns (48.375%)  route 0.624ns (51.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.579    -0.614    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.029 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.624     0.595    vga/U12/DO[0]
    SLICE_X74Y155        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X74Y155        FDRE (Hold_fdre_C_D)         0.040    -0.139    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.585ns (46.368%)  route 0.677ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.579    -0.614    vga/FONT_8X16/CLK_OUT1
    RAMB18_X3Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.029 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.677     0.648    vga/U12/DO[0]
    SLICE_X74Y155        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.739    -0.719    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X74Y155        FDRE (Hold_fdre_C_D)         0.040    -0.139    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.274ns (10.479%)  route 2.341ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.812    99.842    DISPLAY/P2S_SEG/rst_all
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.051    99.893 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.529   100.421    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422   118.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.685    
                         clock uncertainty           -0.215   117.470    
    SLICE_X73Y83         FDRE (Setup_fdre_C_R)       -0.397   117.073    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.073    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.274ns (10.479%)  route 2.341ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.812    99.842    DISPLAY/P2S_SEG/rst_all
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.051    99.893 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.529   100.421    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422   118.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.832   117.685    
                         clock uncertainty           -0.215   117.470    
    SLICE_X73Y83         FDRE (Setup_fdre_C_R)       -0.397   117.073    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.073    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.274ns (10.479%)  route 2.341ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.812    99.842    DISPLAY/P2S_SEG/rst_all
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.051    99.893 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.529   100.421    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422   118.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.832   117.685    
                         clock uncertainty           -0.215   117.470    
    SLICE_X73Y83         FDRE (Setup_fdre_C_R)       -0.397   117.073    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.073    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.274ns (10.479%)  route 2.341ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.812    99.842    DISPLAY/P2S_SEG/rst_all
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.051    99.893 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.529   100.421    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422   118.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.685    
                         clock uncertainty           -0.215   117.470    
    SLICE_X73Y83         FDRE (Setup_fdre_C_R)       -0.397   117.073    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.073    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.274ns (10.479%)  route 2.341ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.812    99.842    DISPLAY/P2S_SEG/rst_all
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.051    99.893 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.529   100.421    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422   118.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.685    
                         clock uncertainty           -0.215   117.470    
    SLICE_X73Y83         FDRE (Setup_fdre_C_R)       -0.397   117.073    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.073    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.274ns (10.479%)  route 2.341ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.812    99.842    DISPLAY/P2S_SEG/rst_all
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.051    99.893 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.529   100.421    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422   118.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.832   117.685    
                         clock uncertainty           -0.215   117.470    
    SLICE_X73Y83         FDRE (Setup_fdre_C_R)       -0.397   117.073    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.073    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.266ns (9.621%)  route 2.499ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 118.518 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.806    99.835    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.043    99.878 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.693   100.572    DISPLAY/P2S_LED/buff_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.424   118.518    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.832   117.687    
                         clock uncertainty           -0.215   117.472    
    SLICE_X77Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.271    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.271    
                         arrival time                        -100.572    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.266ns (9.621%)  route 2.499ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 118.518 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.806    99.835    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.043    99.878 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.693   100.572    DISPLAY/P2S_LED/buff_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.424   118.518    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.687    
                         clock uncertainty           -0.215   117.472    
    SLICE_X77Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.271    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.271    
                         arrival time                        -100.572    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.266ns (9.621%)  route 2.499ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 118.518 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.806    99.835    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.043    99.878 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.693   100.572    DISPLAY/P2S_LED/buff_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.424   118.518    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism             -0.832   117.687    
                         clock uncertainty           -0.215   117.472    
    SLICE_X77Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.271    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                        117.271    
                         arrival time                        -100.572    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.266ns (9.621%)  route 2.499ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 118.518 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 97.807 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    97.807    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    98.030 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.806    99.835    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.043    99.878 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.693   100.572    DISPLAY/P2S_LED/buff_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.424   118.518    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism             -0.832   117.687    
                         clock uncertainty           -0.215   117.472    
    SLICE_X77Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.271    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                        117.271    
                         arrival time                        -100.572    
  -------------------------------------------------------------------
                         slack                                 16.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.128ns (16.873%)  route 0.631ns (83.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        0.631     0.133    DISPLAY/P2S_LED/rst_all
    SLICE_X75Y86         LUT4 (Prop_lut4_I2_O)        0.028     0.161 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.161    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X75Y86         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X75Y86         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.242    
                         clock uncertainty            0.215    -0.027    
    SLICE_X75Y86         FDRE (Hold_fdre_C_D)         0.060     0.033    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.683%)  route 0.756ns (88.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.756     0.258    DISPLAY/P2S_LED/rst_all
    SLICE_X73Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X73Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X73Y86         FDRE (Hold_fdre_C_R)        -0.014    -0.040    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.100ns (11.655%)  route 0.758ns (88.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.758     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X72Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X72Y86         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X72Y86         FDRE (Hold_fdre_C_R)        -0.014    -0.040    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.100ns (11.153%)  route 0.797ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.797     0.299    DISPLAY/P2S_LED/rst_all
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X70Y86         FDRE (Hold_fdre_C_R)         0.006    -0.020    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.100ns (11.153%)  route 0.797ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.797     0.299    DISPLAY/P2S_LED/rst_all
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X70Y86         FDRE (Hold_fdre_C_R)         0.006    -0.020    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.100ns (11.153%)  route 0.797ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.797     0.299    DISPLAY/P2S_LED/rst_all
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X70Y86         FDRE (Hold_fdre_C_R)         0.006    -0.020    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.100ns (11.153%)  route 0.797ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.797     0.299    DISPLAY/P2S_LED/rst_all
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y86         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X70Y86         FDRE (Hold_fdre_C_R)         0.006    -0.020    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.100ns (11.371%)  route 0.779ns (88.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.779     0.282    DISPLAY/rst_all
    SLICE_X71Y87         FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.880    -0.578    DISPLAY/CLK_OUT3
    SLICE_X71Y87         FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.240    
                         clock uncertainty            0.215    -0.025    
    SLICE_X71Y87         FDRE (Hold_fdre_C_R)        -0.014    -0.039    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.100ns (11.371%)  route 0.779ns (88.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.779     0.282    DISPLAY/rst_all
    SLICE_X71Y87         FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.880    -0.578    DISPLAY/CLK_OUT3
    SLICE_X71Y87         FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.240    
                         clock uncertainty            0.215    -0.025    
    SLICE_X71Y87         FDRE (Hold_fdre_C_R)        -0.014    -0.039    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.100ns (11.027%)  route 0.807ns (88.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  rst_all_reg/Q
                         net (fo=1288, routed)        0.807     0.309    DISPLAY/P2S_SEG/rst_all
    SLICE_X70Y85         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.579    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y85         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X70Y85         FDRE (Hold_fdre_C_R)         0.006    -0.020    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       97.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.225ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.223ns (5.407%)  route 3.902ns (94.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.152ns = ( 100.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.902     1.931    core/REG_PC/rst_all
    SLICE_X95Y205        FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.088   100.152    core/REG_PC/debug_clk
    SLICE_X95Y205        FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism             -0.689    99.463    
                         clock uncertainty           -0.095    99.368    
    SLICE_X95Y205        FDCE (Recov_fdce_C_CLR)     -0.212    99.156    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         99.156    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 97.225    

Slack (MET) :             97.225ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.223ns (5.407%)  route 3.902ns (94.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.152ns = ( 100.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.902     1.931    core/REG_PC/rst_all
    SLICE_X95Y205        FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.088   100.152    core/REG_PC/debug_clk
    SLICE_X95Y205        FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism             -0.689    99.463    
                         clock uncertainty           -0.095    99.368    
    SLICE_X95Y205        FDCE (Recov_fdce_C_CLR)     -0.212    99.156    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         99.156    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 97.225    

Slack (MET) :             97.225ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.223ns (5.407%)  route 3.902ns (94.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.152ns = ( 100.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.902     1.931    core/REG_PC/rst_all
    SLICE_X95Y205        FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.088   100.152    core/REG_PC/debug_clk
    SLICE_X95Y205        FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism             -0.689    99.463    
                         clock uncertainty           -0.095    99.368    
    SLICE_X95Y205        FDCE (Recov_fdce_C_CLR)     -0.212    99.156    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         99.156    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 97.225    

Slack (MET) :             97.418ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 100.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.748     1.778    core/REG_PC/rst_all
    SLICE_X90Y199        FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.102   100.166    core/REG_PC/debug_clk
    SLICE_X90Y199        FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.689    99.477    
                         clock uncertainty           -0.095    99.382    
    SLICE_X90Y199        FDCE (Recov_fdce_C_CLR)     -0.187    99.195    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         99.195    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 97.418    

Slack (MET) :             97.451ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 100.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.748     1.778    core/REG_PC/rst_all
    SLICE_X90Y199        FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.102   100.166    core/REG_PC/debug_clk
    SLICE_X90Y199        FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism             -0.689    99.477    
                         clock uncertainty           -0.095    99.382    
    SLICE_X90Y199        FDCE (Recov_fdce_C_CLR)     -0.154    99.228    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         99.228    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 97.451    

Slack (MET) :             97.451ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 100.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.748     1.778    core/REG_PC/rst_all
    SLICE_X90Y199        FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.102   100.166    core/REG_PC/debug_clk
    SLICE_X90Y199        FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism             -0.689    99.477    
                         clock uncertainty           -0.095    99.382    
    SLICE_X90Y199        FDCE (Recov_fdce_C_CLR)     -0.154    99.228    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         99.228    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 97.451    

Slack (MET) :             97.451ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 100.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.748     1.778    core/REG_PC/rst_all
    SLICE_X90Y199        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.102   100.166    core/REG_PC/debug_clk
    SLICE_X90Y199        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.689    99.477    
                         clock uncertainty           -0.095    99.382    
    SLICE_X90Y199        FDCE (Recov_fdce_C_CLR)     -0.154    99.228    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         99.228    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 97.451    

Slack (MET) :             97.451ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 100.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.748     1.778    core/REG_PC/rst_all
    SLICE_X90Y199        FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.102   100.166    core/REG_PC/debug_clk
    SLICE_X90Y199        FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.689    99.477    
                         clock uncertainty           -0.095    99.382    
    SLICE_X90Y199        FDCE (Recov_fdce_C_CLR)     -0.154    99.228    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         99.228    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 97.451    

Slack (MET) :             97.612ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.223ns (5.937%)  route 3.533ns (94.063%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.171ns = ( 100.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.533     1.563    core/REG_PC/rst_all
    SLICE_X103Y199       FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.107   100.171    core/REG_PC/debug_clk
    SLICE_X103Y199       FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism             -0.689    99.482    
                         clock uncertainty           -0.095    99.387    
    SLICE_X103Y199       FDCE (Recov_fdce_C_CLR)     -0.212    99.175    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         99.175    
                         arrival time                          -1.563    
  -------------------------------------------------------------------
                         slack                                 97.612    

Slack (MET) :             97.744ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.223ns (6.188%)  route 3.381ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.150ns = ( 100.150 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    -2.193    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.970 f  rst_all_reg/Q
                         net (fo=1288, routed)        3.381     1.411    core/REG_PC/rst_all
    SLICE_X89Y205        FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.391    98.485    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.521 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.460    98.981    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.064 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       1.086   100.150    core/REG_PC/debug_clk
    SLICE_X89Y205        FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism             -0.689    99.461    
                         clock uncertainty           -0.095    99.366    
    SLICE_X89Y205        FDCE (Recov_fdce_C_CLR)     -0.212    99.154    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         99.154    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 97.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.100ns (6.801%)  route 1.370ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.370     0.873    core/REG_PC/rst_all
    SLICE_X94Y202        FDCE                                         f  core/REG_PC/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.740     0.592    core/REG_PC/debug_clk
    SLICE_X94Y202        FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism              0.266     0.858    
    SLICE_X94Y202        FDCE (Remov_fdce_C_CLR)     -0.050     0.808    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.100ns (6.801%)  route 1.370ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.370     0.873    core/REG_PC/rst_all
    SLICE_X94Y202        FDCE                                         f  core/REG_PC/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.740     0.592    core/REG_PC/debug_clk
    SLICE_X94Y202        FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism              0.266     0.858    
    SLICE_X94Y202        FDCE (Remov_fdce_C_CLR)     -0.050     0.808    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.100ns (6.801%)  route 1.370ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.370     0.873    core/REG_PC/rst_all
    SLICE_X94Y202        FDCE                                         f  core/REG_PC/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.740     0.592    core/REG_PC/debug_clk
    SLICE_X94Y202        FDCE                                         r  core/REG_PC/Q_reg[14]/C
                         clock pessimism              0.266     0.858    
    SLICE_X94Y202        FDCE (Remov_fdce_C_CLR)     -0.050     0.808    core/REG_PC/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.100ns (6.257%)  route 1.498ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.498     1.001    core/REG_PC/rst_all
    SLICE_X93Y200        FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.740     0.592    core/REG_PC/debug_clk
    SLICE_X93Y200        FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism              0.266     0.858    
    SLICE_X93Y200        FDCE (Remov_fdce_C_CLR)     -0.069     0.789    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.100ns (6.257%)  route 1.498ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.498     1.001    core/REG_PC/rst_all
    SLICE_X93Y200        FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.740     0.592    core/REG_PC/debug_clk
    SLICE_X93Y200        FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism              0.266     0.858    
    SLICE_X93Y200        FDCE (Remov_fdce_C_CLR)     -0.069     0.789    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.100ns (6.257%)  route 1.498ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.498     1.001    core/REG_PC/rst_all
    SLICE_X93Y200        FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.740     0.592    core/REG_PC/debug_clk
    SLICE_X93Y200        FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism              0.266     0.858    
    SLICE_X93Y200        FDCE (Remov_fdce_C_CLR)     -0.069     0.789    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.100ns (5.906%)  route 1.593ns (94.094%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.593     1.096    core/REG_PC/rst_all
    SLICE_X93Y203        FDCE                                         f  core/REG_PC/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.739     0.591    core/REG_PC/debug_clk
    SLICE_X93Y203        FDCE                                         r  core/REG_PC/Q_reg[15]/C
                         clock pessimism              0.266     0.857    
    SLICE_X93Y203        FDCE (Remov_fdce_C_CLR)     -0.069     0.788    core/REG_PC/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.100ns (5.906%)  route 1.593ns (94.094%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.593     1.096    core/REG_PC/rst_all
    SLICE_X93Y203        FDCE                                         f  core/REG_PC/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.739     0.591    core/REG_PC/debug_clk
    SLICE_X93Y203        FDCE                                         r  core/REG_PC/Q_reg[16]/C
                         clock pessimism              0.266     0.857    
    SLICE_X93Y203        FDCE (Remov_fdce_C_CLR)     -0.069     0.788    core/REG_PC/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.100ns (5.906%)  route 1.593ns (94.094%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.593     1.096    core/REG_PC/rst_all
    SLICE_X93Y203        FDCE                                         f  core/REG_PC/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.739     0.591    core/REG_PC/debug_clk
    SLICE_X93Y203        FDCE                                         r  core/REG_PC/Q_reg[17]/C
                         clock pessimism              0.266     0.857    
    SLICE_X93Y203        FDCE (Remov_fdce_C_CLR)     -0.069     0.788    core/REG_PC/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.100ns (5.906%)  route 1.593ns (94.094%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.598    clk_cpu
    SLICE_X83Y105        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.498 f  rst_all_reg/Q
                         net (fo=1288, routed)        1.593     1.096    core/REG_PC/rst_all
    SLICE_X93Y203        FDCE                                         f  core/REG_PC/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.960    -0.499    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.464 r  BTN_SCAN/inner_data[150][31]_i_6/O
                         net (fo=1, routed)           0.286    -0.178    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.148 r  inner_data_reg[150][31]_i_2/O
                         net (fo=11028, routed)       0.739     0.591    core/REG_PC/debug_clk
    SLICE_X93Y203        FDCE                                         r  core/REG_PC/Q_reg[18]/C
                         clock pessimism              0.266     0.857    
    SLICE_X93Y203        FDCE (Remov_fdce_C_CLR)     -0.069     0.788    core/REG_PC/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.308    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 0.030ns (1.330%)  route 2.226ns (98.670%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    AC18                                              0.000     2.500 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     2.500    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     2.987 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     3.540    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.184 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     1.012    CLK_GEN/clkfbout
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.042 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.030     2.072    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.083ns (1.979%)  route 4.112ns (98.021%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkfbout
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.776    -1.130    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay          1155 Endpoints
Min Delay          1155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[85]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 0.400ns (5.641%)  route 6.691ns (94.359%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 r  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.017     5.878    vga/c2i4/Q[14]
    SLICE_X109Y178       LUT2 (Prop_lut2_I1_O)        0.043     5.921 f  vga/c2i4/i___41_i_1/O
                         net (fo=4, routed)           0.781     6.702    vga/c2i4/i___41_i_1_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I5_O)        0.043     6.745 f  vga/c2i4/i___16_i_2/O
                         net (fo=1, routed)           0.099     6.844    vga/c2i4/i___16_i_2_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I1_O)        0.043     6.887 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.109     6.996    vga/c2i4/i___16_i_1_n_0
    SLICE_X109Y184       LUT4 (Prop_lut4_I0_O)        0.043     7.039 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.685     9.724    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X121Y175       LDPE                                         f  vga/c2i4/inst_reg[85]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[86]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 0.400ns (5.641%)  route 6.691ns (94.359%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 r  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.017     5.878    vga/c2i4/Q[14]
    SLICE_X109Y178       LUT2 (Prop_lut2_I1_O)        0.043     5.921 f  vga/c2i4/i___41_i_1/O
                         net (fo=4, routed)           0.781     6.702    vga/c2i4/i___41_i_1_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I5_O)        0.043     6.745 f  vga/c2i4/i___16_i_2/O
                         net (fo=1, routed)           0.099     6.844    vga/c2i4/i___16_i_2_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I1_O)        0.043     6.887 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.109     6.996    vga/c2i4/i___16_i_1_n_0
    SLICE_X109Y184       LUT4 (Prop_lut4_I0_O)        0.043     7.039 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.685     9.724    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X120Y175       LDPE                                         f  vga/c2i4/inst_reg[86]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[104]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 0.400ns (5.648%)  route 6.683ns (94.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.227     2.633    vga/CLK_OUT1
    SLICE_X97Y207        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDRE (Prop_fdre_C_Q)         0.228     2.861 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         2.910     5.771    vga/c2i2/Q[14]
    SLICE_X68Y182        LUT2 (Prop_lut2_I1_O)        0.043     5.814 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.963     6.777    vga/c2i2/i___41_i_1_n_0
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.043     6.820 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.529     7.349    vga/c2i2/i___16_i_2_n_0
    SLICE_X77Y184        LUT6 (Prop_lut6_I1_O)        0.043     7.392 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.109     7.501    vga/c2i2/i___16_i_1_n_0
    SLICE_X77Y184        LUT4 (Prop_lut4_I0_O)        0.043     7.544 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.172     9.716    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X82Y185        LDPE                                         f  vga/c2i2/inst_reg[104]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[120]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 0.400ns (5.648%)  route 6.683ns (94.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.227     2.633    vga/CLK_OUT1
    SLICE_X97Y207        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDRE (Prop_fdre_C_Q)         0.228     2.861 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         2.910     5.771    vga/c2i2/Q[14]
    SLICE_X68Y182        LUT2 (Prop_lut2_I1_O)        0.043     5.814 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.963     6.777    vga/c2i2/i___41_i_1_n_0
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.043     6.820 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.529     7.349    vga/c2i2/i___16_i_2_n_0
    SLICE_X77Y184        LUT6 (Prop_lut6_I1_O)        0.043     7.392 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.109     7.501    vga/c2i2/i___16_i_1_n_0
    SLICE_X77Y184        LUT4 (Prop_lut4_I0_O)        0.043     7.544 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.172     9.716    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X82Y185        LDCE                                         f  vga/c2i2/inst_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[29]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 0.400ns (5.723%)  route 6.589ns (94.277%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 r  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.017     5.878    vga/c2i4/Q[14]
    SLICE_X109Y178       LUT2 (Prop_lut2_I1_O)        0.043     5.921 f  vga/c2i4/i___41_i_1/O
                         net (fo=4, routed)           0.781     6.702    vga/c2i4/i___41_i_1_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I5_O)        0.043     6.745 f  vga/c2i4/i___16_i_2/O
                         net (fo=1, routed)           0.099     6.844    vga/c2i4/i___16_i_2_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I1_O)        0.043     6.887 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.109     6.996    vga/c2i4/i___16_i_1_n_0
    SLICE_X109Y184       LUT4 (Prop_lut4_I0_O)        0.043     7.039 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.584     9.623    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X120Y174       LDPE                                         f  vga/c2i4/inst_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[91]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 0.400ns (5.723%)  route 6.589ns (94.277%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 r  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.017     5.878    vga/c2i4/Q[14]
    SLICE_X109Y178       LUT2 (Prop_lut2_I1_O)        0.043     5.921 f  vga/c2i4/i___41_i_1/O
                         net (fo=4, routed)           0.781     6.702    vga/c2i4/i___41_i_1_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I5_O)        0.043     6.745 f  vga/c2i4/i___16_i_2/O
                         net (fo=1, routed)           0.099     6.844    vga/c2i4/i___16_i_2_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I1_O)        0.043     6.887 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.109     6.996    vga/c2i4/i___16_i_1_n_0
    SLICE_X109Y184       LUT4 (Prop_lut4_I0_O)        0.043     7.039 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.584     9.623    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X121Y174       LDCE                                         f  vga/c2i4/inst_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[96]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 0.400ns (5.728%)  route 6.583ns (94.272%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.227     2.633    vga/CLK_OUT1
    SLICE_X97Y207        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDRE (Prop_fdre_C_Q)         0.228     2.861 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         2.910     5.771    vga/c2i2/Q[14]
    SLICE_X68Y182        LUT2 (Prop_lut2_I1_O)        0.043     5.814 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.963     6.777    vga/c2i2/i___41_i_1_n_0
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.043     6.820 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.529     7.349    vga/c2i2/i___16_i_2_n_0
    SLICE_X77Y184        LUT6 (Prop_lut6_I1_O)        0.043     7.392 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.109     7.501    vga/c2i2/i___16_i_1_n_0
    SLICE_X77Y184        LUT4 (Prop_lut4_I0_O)        0.043     7.544 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.072     9.616    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X81Y185        LDCE                                         f  vga/c2i2/inst_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[124]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 0.452ns (6.533%)  route 6.467ns (93.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 f  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.248     6.109    vga/c2i4/Q[14]
    SLICE_X118Y183       LUT3 (Prop_lut3_I2_O)        0.043     6.152 r  vga/c2i4/i___13_i_4/O
                         net (fo=58, routed)          2.506     8.658    vga/c2i4/i___13_i_4_n_0
    SLICE_X106Y173       LUT5 (Prop_lut5_I2_O)        0.047     8.705 r  vga/c2i4/inst_reg[124]_i_4/O
                         net (fo=1, routed)           0.284     8.989    vga/c2i4/inst_reg[124]_i_4_n_0
    SLICE_X108Y173       LUT6 (Prop_lut6_I4_O)        0.134     9.123 r  vga/c2i4/inst_reg[124]_i_1/O
                         net (fo=1, routed)           0.429     9.552    vga/c2i4/inst_reg[124]_i_1_n_0
    SLICE_X109Y170       LDCE                                         r  vga/c2i4/inst_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[28]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 0.400ns (5.783%)  route 6.517ns (94.217%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 r  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.017     5.878    vga/c2i4/Q[14]
    SLICE_X109Y178       LUT2 (Prop_lut2_I1_O)        0.043     5.921 f  vga/c2i4/i___41_i_1/O
                         net (fo=4, routed)           0.781     6.702    vga/c2i4/i___41_i_1_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I5_O)        0.043     6.745 f  vga/c2i4/i___16_i_2/O
                         net (fo=1, routed)           0.099     6.844    vga/c2i4/i___16_i_2_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I1_O)        0.043     6.887 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.109     6.996    vga/c2i4/i___16_i_1_n_0
    SLICE_X109Y184       LUT4 (Prop_lut4_I0_O)        0.043     7.039 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.512     9.551    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X112Y175       LDPE                                         f  vga/c2i4/inst_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[94]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 0.400ns (5.784%)  route 6.515ns (94.216%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.228     2.634    vga/CLK_OUT1
    SLICE_X97Y204        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y204        FDRE (Prop_fdre_C_Q)         0.228     2.862 r  vga/code_mem_reg[14]/Q
                         net (fo=204, routed)         3.017     5.878    vga/c2i4/Q[14]
    SLICE_X109Y178       LUT2 (Prop_lut2_I1_O)        0.043     5.921 f  vga/c2i4/i___41_i_1/O
                         net (fo=4, routed)           0.781     6.702    vga/c2i4/i___41_i_1_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I5_O)        0.043     6.745 f  vga/c2i4/i___16_i_2/O
                         net (fo=1, routed)           0.099     6.844    vga/c2i4/i___16_i_2_n_0
    SLICE_X109Y184       LUT6 (Prop_lut6_I1_O)        0.043     6.887 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.109     6.996    vga/c2i4/i___16_i_1_n_0
    SLICE_X109Y184       LUT4 (Prop_lut4_I0_O)        0.043     7.039 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.510     9.549    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X113Y175       LDPE                                         f  vga/c2i4/inst_reg[94]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_id_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[81]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.011ns  (logic 0.218ns (21.555%)  route 0.793ns (78.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X85Y204        FDRE                                         r  vga/code_id_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y204        FDRE (Prop_fdre_C_Q)         0.182     3.360 r  vga/code_id_reg[4]/Q
                         net (fo=220, routed)         0.793     4.154    vga/c2i2/Q[4]
    SLICE_X85Y182        LUT6 (Prop_lut6_I4_O)        0.036     4.190 r  vga/c2i2/inst_reg[81]_i_1/O
                         net (fo=1, routed)           0.000     4.190    vga/c2i2/inst_reg[81]_i_1_n_0
    SLICE_X85Y182        LDCE                                         r  vga/c2i2/inst_reg[81]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[51]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.218ns (20.345%)  route 0.854ns (79.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     3.183    vga/CLK_OUT1
    SLICE_X97Y202        FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y202        FDRE (Prop_fdre_C_Q)         0.182     3.365 f  vga/code_wb_reg[6]/Q
                         net (fo=76, routed)          0.854     4.219    vga/c2i5/Q[6]
    SLICE_X101Y184       LUT6 (Prop_lut6_I4_O)        0.036     4.255 r  vga/c2i5/inst_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     4.255    vga/c2i5/inst_reg[51]_i_1_n_0
    SLICE_X101Y184       LDCE                                         r  vga/c2i5/inst_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.254ns (22.829%)  route 0.859ns (77.171%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.102     3.196    vga/CLK_OUT1
    SLICE_X89Y198        FDRE                                         r  vga/code_id_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y198        FDRE (Prop_fdre_C_Q)         0.182     3.378 r  vga/code_id_reg[28]/Q
                         net (fo=22, routed)          0.775     4.153    vga/c2i2/Q[28]
    SLICE_X73Y182        LUT6 (Prop_lut6_I3_O)        0.036     4.189 r  vga/c2i2/inst_reg[24]_i_4/O
                         net (fo=1, routed)           0.084     4.273    vga/c2i2/inst_reg[24]_i_4_n_0
    SLICE_X73Y182        LUT6 (Prop_lut6_I3_O)        0.036     4.309 r  vga/c2i2/inst_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     4.309    vga/c2i2/inst_reg[24]_i_1_n_0
    SLICE_X73Y182        LDCE                                         r  vga/c2i2/inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.132ns  (logic 0.340ns (30.024%)  route 0.792ns (69.976%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     3.183    vga/CLK_OUT1
    SLICE_X97Y205        FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y205        FDRE (Prop_fdre_C_Q)         0.166     3.349 r  vga/code_wb_reg[13]/Q
                         net (fo=196, routed)         0.570     3.919    vga/c2i5/Q[13]
    SLICE_X100Y188       LUT6 (Prop_lut6_I5_O)        0.102     4.021 r  vga/c2i5/inst_reg[29]_i_7/O
                         net (fo=1, routed)           0.135     4.156    vga/c2i5/inst_reg[29]_i_7_n_0
    SLICE_X100Y188       LUT6 (Prop_lut6_I0_O)        0.036     4.192 r  vga/c2i5/inst_reg[29]_i_5/O
                         net (fo=1, routed)           0.088     4.280    vga/c2i5/inst_reg[29]_i_5_n_0
    SLICE_X100Y188       LUT6 (Prop_lut6_I4_O)        0.036     4.316 r  vga/c2i5/inst_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     4.316    vga/c2i5/inst_reg[29]_i_1_n_0
    SLICE_X100Y188       LDPE                                         r  vga/c2i5/inst_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[101]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.218ns (18.951%)  route 0.932ns (81.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.102     3.196    vga/CLK_OUT1
    SLICE_X91Y199        FDRE                                         r  vga/code_wb_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y199        FDRE (Prop_fdre_C_Q)         0.182     3.378 r  vga/code_wb_reg[1]/Q
                         net (fo=4, routed)           0.745     4.123    vga/c2i5/Q[1]
    SLICE_X94Y189        LUT4 (Prop_lut4_I1_O)        0.036     4.159 f  vga/c2i5/inst_reg[150]_i_3/O
                         net (fo=110, routed)         0.188     4.347    vga/c2i5/inst_reg[150]_i_3_n_0
    SLICE_X95Y188        LDPE                                         f  vga/c2i5/inst_reg[101]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.178ns  (logic 0.218ns (18.502%)  route 0.960ns (81.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.082     3.176    vga/CLK_OUT1
    SLICE_X81Y203        FDRE                                         r  vga/code_wb_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y203        FDRE (Prop_fdre_C_Q)         0.182     3.358 f  vga/code_wb_reg[3]/Q
                         net (fo=143, routed)         0.644     4.002    vga/c2i5/Q[3]
    SLICE_X91Y187        LUT6 (Prop_lut6_I2_O)        0.036     4.038 r  vga/c2i5/inst_reg[53]_i_1/O
                         net (fo=1, routed)           0.317     4.355    vga/c2i5/inst_reg[53]_i_1_n_0
    SLICE_X98Y187        LDPE                                         r  vga/c2i5/inst_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.172ns  (logic 0.254ns (21.680%)  route 0.918ns (78.320%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     3.183    vga/CLK_OUT1
    SLICE_X97Y202        FDRE                                         r  vga/code_wb_reg[6]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y202        FDRE (Prop_fdre_C_Q)         0.182     3.365 f  vga/code_wb_reg[6]_rep/Q
                         net (fo=113, routed)         0.610     3.975    vga/c2i5/inst_reg[45]_i_1_0
    SLICE_X95Y187        LUT6 (Prop_lut6_I0_O)        0.036     4.011 f  vga/c2i5/i___71/O
                         net (fo=1, routed)           0.125     4.137    vga/c2i5/i___71_n_0
    SLICE_X95Y187        LUT6 (Prop_lut6_I5_O)        0.036     4.173 r  vga/c2i5/inst_reg[45]_i_1/O
                         net (fo=1, routed)           0.183     4.355    vga/c2i5/inst_reg[45]_i_1_n_0
    SLICE_X95Y187        LDPE                                         r  vga/c2i5/inst_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[121]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.182ns  (logic 0.254ns (21.497%)  route 0.928ns (78.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X85Y204        FDRE                                         r  vga/code_id_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y204        FDRE (Prop_fdre_C_Q)         0.182     3.360 r  vga/code_id_reg[4]/Q
                         net (fo=220, routed)         0.662     4.023    vga/c2i2/Q[4]
    SLICE_X85Y183        LUT6 (Prop_lut6_I5_O)        0.036     4.059 f  vga/c2i2/i___43_i_3/O
                         net (fo=1, routed)           0.083     4.142    vga/c2i2/i___43_i_3_n_0
    SLICE_X85Y183        LUT6 (Prop_lut6_I4_O)        0.036     4.178 r  vga/c2i2/i___43/O
                         net (fo=1, routed)           0.183     4.360    vga/c2i2/i___43_n_0
    SLICE_X85Y183        LDCE                                         r  vga/c2i2/inst_reg[121]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[144]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.179ns  (logic 0.218ns (18.483%)  route 0.961ns (81.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     3.183    vga/CLK_OUT1
    SLICE_X97Y205        FDRE                                         r  vga/code_wb_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y205        FDRE (Prop_fdre_C_Q)         0.182     3.365 r  vga/code_wb_reg[14]/Q
                         net (fo=204, routed)         0.776     4.141    vga/c2i5/Q[14]
    SLICE_X100Y185       LUT6 (Prop_lut6_I1_O)        0.036     4.177 r  vga/c2i5/inst_reg[144]_i_1/O
                         net (fo=1, routed)           0.186     4.363    vga/c2i5/inst_reg[144]_i_1_n_0
    SLICE_X100Y185       LDCE                                         r  vga/c2i5/inst_reg[144]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[36]/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.184ns  (logic 0.254ns (21.453%)  route 0.930ns (78.547%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     3.183    vga/CLK_OUT1
    SLICE_X97Y202        FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y202        FDRE (Prop_fdre_C_Q)         0.182     3.365 r  vga/code_wb_reg[6]/Q
                         net (fo=76, routed)          0.700     4.065    vga/c2i5/Q[6]
    SLICE_X101Y188       LUT6 (Prop_lut6_I2_O)        0.036     4.101 r  vga/c2i5/inst_reg[36]_i_1/O
                         net (fo=1, routed)           0.230     4.331    vga/c2i5/inst_reg[36]/D
    SLICE_X103Y186       LUT3 (Prop_lut3_I2_O)        0.036     4.367 r  vga/c2i5/inst_reg[36]/L3_1/O
                         net (fo=1, routed)           0.000     4.367    vga/c2i5/inst_reg[36]/D0
    SLICE_X103Y186       LDCE                                         r  vga/c2i5/inst_reg[36]/L7/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/U12/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.159ns (42.383%)  route 4.295ns (57.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    -2.377    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y158        FDRE (Prop_fdre_C_Q)         0.223    -2.154 r  vga/U12/B_reg[3]/Q
                         net (fo=1, routed)           4.295     2.140    VGA_B_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.936     5.076 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.076    VGA_B[3]
    T23                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.449ns  (logic 3.207ns (43.044%)  route 4.243ns (56.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.219    -2.375    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.116 r  vga/U12/G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.243     2.127    lopt_4
    T24                  OBUF (Prop_obuf_I_O)         2.947     5.074 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.074    VGA_G[2]
    T24                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 3.163ns (42.865%)  route 4.216ns (57.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    -2.377    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y158        FDRE (Prop_fdre_C_Q)         0.223    -2.154 r  vga/U12/R_reg[3]/Q
                         net (fo=1, routed)           4.216     2.062    VGA_R_OBUF[2]
    P21                  OBUF (Prop_obuf_I_O)         2.940     5.002 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.002    VGA_R[3]
    P21                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 3.144ns (43.134%)  route 4.145ns (56.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.219    -2.375    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.152 r  vga/U12/B_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.145     1.993    lopt
    T20                  OBUF (Prop_obuf_I_O)         2.921     4.915 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.915    VGA_B[0]
    T20                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 3.213ns (44.155%)  route 4.063ns (55.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.219    -2.375    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.116 r  vga/U12/R_reg[1]/Q
                         net (fo=1, routed)           4.063     1.947    VGA_R_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         2.954     4.901 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.901    VGA_R[1]
    N22                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 3.163ns (43.490%)  route 4.110ns (56.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.219    -2.375    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.152 r  vga/U12/G_reg[1]/Q
                         net (fo=1, routed)           4.110     1.957    VGA_G_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.940     4.897 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.897    VGA_G[1]
    R23                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.165ns (43.997%)  route 4.029ns (56.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    -2.377    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y158        FDRE (Prop_fdre_C_Q)         0.223    -2.154 r  vga/U12/R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.029     1.875    lopt_8
    R21                  OBUF (Prop_obuf_I_O)         2.942     4.817 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.817    VGA_R[2]
    R21                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 2.432ns (35.670%)  route 4.385ns (64.330%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    -2.032    BTN_SCAN/CLK_OUT3
    SLICE_X80Y68         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.223    -1.809 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.609    -1.200    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.049    -1.151 r  BTN_SCAN/BTN_X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.776     2.625    BTN_X_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.160     4.785 r  BTN_X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.785    BTN_X[2]
    W19                                                               r  BTN_X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 3.215ns (45.651%)  route 3.828ns (54.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.219    -2.375    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.116 r  vga/U12/R_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.828     1.711    lopt_6
    N21                  OBUF (Prop_obuf_I_O)         2.956     4.668 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.668    VGA_R[0]
    N21                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 3.146ns (44.742%)  route 3.886ns (55.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.219    -2.375    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.152 r  vga/U12/B_reg[1]/Q
                         net (fo=1, routed)           3.886     1.734    VGA_B_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.923     4.657 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.657    VGA_B[1]
    R20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/buff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.555ns (58.558%)  route 1.101ns (41.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.091    -0.463 r  DISPLAY/P2S_SEG/buff_reg[64]/Q
                         net (fo=1, routed)           1.101     0.638    SEGLED_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.464     2.102 r  SEGLED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.102    SEGLED_DO
    L24                                                               r  SEGLED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.499ns (55.932%)  route 1.181ns (44.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X75Y86         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=10, routed)          1.181     0.727    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         1.399     2.126 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.516ns (56.577%)  route 1.163ns (43.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y85         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          1.163     0.711    SEGLED_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.416     2.127 r  SEGLED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.127    SEGLED_CLK
    M24                                                               r  SEGLED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/buff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.527ns (56.306%)  route 1.185ns (43.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X74Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y87         FDRE (Prop_fdre_C_Q)         0.118    -0.435 r  DISPLAY/P2S_LED/buff_reg[16]/Q
                         net (fo=1, routed)           1.185     0.751    LED_DO_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.409     2.160 r  LED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.160    LED_DO
    M26                                                               r  LED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.431ns (47.172%)  route 1.603ns (52.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.539    -0.654    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  vga/U12/G_reg[3]/Q
                         net (fo=1, routed)           1.603     1.067    VGA_G_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         1.313     2.380 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.380    VGA_G[3]
    T25                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.410ns (45.676%)  route 1.677ns (54.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.539    -0.654    vga/U12/CLK_OUT3
    SLICE_X75Y155        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/U12/G_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.677     1.123    lopt_2
    R22                  OBUF (Prop_obuf_I_O)         1.310     2.434 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.434    VGA_G[0]
    R22                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.419ns (45.788%)  route 1.679ns (54.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.538    -0.655    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y158        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  vga/U12/B_reg[2]/Q
                         net (fo=1, routed)           1.679     1.125    VGA_B_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         1.319     2.443 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.443    VGA_B[2]
    T22                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.319ns (42.544%)  route 1.782ns (57.456%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    BTN_SCAN/CLK_OUT3
    SLICE_X80Y68         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  BTN_SCAN/FSM_onehot_btn_x_reg[2]/Q
                         net (fo=6, routed)           0.150    -0.303    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[2]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.030    -0.273 r  BTN_SCAN/BTN_X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.632     1.359    BTN_X_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.189     2.549 r  BTN_X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.549    BTN_X[0]
    V17                                                               r  BTN_X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.209ns  (logic 1.452ns (45.255%)  route 1.757ns (54.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.543    -0.650    vga/U12/CLK_OUT3
    SLICE_X82Y156        FDRE                                         r  vga/U12/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y156        FDRE (Prop_fdre_C_Q)         0.118    -0.532 r  vga/U12/VS_reg/Q
                         net (fo=1, routed)           1.757     1.225    VS_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.334     2.559 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.559    VS
    M21                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.198ns  (logic 1.286ns (40.207%)  route 1.912ns (59.793%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    BTN_SCAN/CLK_OUT3
    SLICE_X81Y68         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.343    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[1]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.028    -0.315 r  BTN_SCAN/BTN_X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.802     1.487    BTN_X_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.158     2.645 r  BTN_X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.645    BTN_X[1]
    W18                                                               r  BTN_X[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 0.874ns (14.279%)  route 5.250ns (85.721%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.886     5.484    vga/U12/flag117_out
    SLICE_X75Y169        LUT6 (Prop_lut6_I4_O)        0.043     5.527 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.554     6.081    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X87Y165        LUT4 (Prop_lut4_I0_O)        0.043     6.124 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.124    vga/U12_n_53
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.094    -1.812    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 0.874ns (14.281%)  route 5.249ns (85.719%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 f  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.890     5.488    vga/U12/flag117_out
    SLICE_X74Y170        LUT6 (Prop_lut6_I3_O)        0.043     5.531 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.549     6.080    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X84Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.123 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.123    vga/U12_n_51
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.093    -1.813    vga/CLK_OUT1
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 0.831ns (13.592%)  route 5.286ns (86.408%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.404     5.002    vga/U12/flag117_out
    SLICE_X82Y166        LUT6 (Prop_lut6_I5_O)        0.043     5.045 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           1.072     6.117    vga/ascii_code
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    -1.809    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 0.831ns (13.592%)  route 5.286ns (86.408%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.404     5.002    vga/U12/flag117_out
    SLICE_X82Y166        LUT6 (Prop_lut6_I5_O)        0.043     5.045 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           1.072     6.117    vga/ascii_code
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    -1.809    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.096ns  (logic 0.874ns (14.344%)  route 5.222ns (85.656%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.891     5.489    vga/U12/flag117_out
    SLICE_X75Y169        LUT6 (Prop_lut6_I4_O)        0.043     5.532 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.521     6.053    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X88Y164        LUT4 (Prop_lut4_I0_O)        0.043     6.096 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.096    vga/U12_n_52
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    -1.809    vga/CLK_OUT1
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.078ns  (logic 0.831ns (13.680%)  route 5.247ns (86.320%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.404     5.002    vga/U12/flag117_out
    SLICE_X82Y166        LUT6 (Prop_lut6_I5_O)        0.043     5.045 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           1.033     6.078    vga/ascii_code
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.094    -1.812    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.072ns  (logic 0.874ns (14.402%)  route 5.198ns (85.598%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.892     5.490    vga/U12/flag117_out
    SLICE_X74Y170        LUT6 (Prop_lut6_I3_O)        0.043     5.533 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.496     6.029    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X84Y164        LUT5 (Prop_lut5_I0_O)        0.043     6.072 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.072    vga/U12_n_57
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.095    -1.811    vga/CLK_OUT1
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 0.874ns (14.543%)  route 5.139ns (85.457%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.788     5.386    vga/U12/flag117_out
    SLICE_X75Y171        LUT5 (Prop_lut5_I3_O)        0.043     5.429 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.541     5.970    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X89Y164        LUT4 (Prop_lut4_I0_O)        0.043     6.013 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.013    vga/U12_n_55
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    -1.809    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 0.831ns (13.842%)  route 5.176ns (86.158%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.404     5.002    vga/U12/flag117_out
    SLICE_X82Y166        LUT6 (Prop_lut6_I5_O)        0.043     5.045 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.962     6.007    vga/ascii_code
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    -1.809    vga/CLK_OUT1
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.000ns  (logic 0.874ns (14.575%)  route 5.125ns (85.425%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.810     4.555    vga/U12/SW_IBUF[2]
    SLICE_X82Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.598 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.770     5.368    vga/U12/flag117_out
    SLICE_X75Y170        LUT5 (Prop_lut5_I3_O)        0.043     5.411 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.546     5.957    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X82Y166        LUT4 (Prop_lut4_I0_O)        0.043     6.000 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.000    vga/U12_n_56
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091    -1.815    vga/CLK_OUT1
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/c2i2/inst_reg[78]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.311ns (30.114%)  route 0.722ns (69.886%))
  Logic Levels:           6  (LDPE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y178        LDPE                         0.000     0.000 r  vga/c2i2/inst_reg[78]/G
    SLICE_X81Y178        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[78]/Q
                         net (fo=1, routed)           0.094     0.222    vga/c2i2/inst_id[78]
    SLICE_X82Y178        LUT6 (Prop_lut6_I1_O)        0.028     0.250 r  vga/c2i2/ascii_code[6]_i_74/O
                         net (fo=1, routed)           0.000     0.250    vga/c2i2/ascii_code[6]_i_74_n_0
    SLICE_X82Y178        MUXF7 (Prop_muxf7_I0_O)      0.043     0.293 r  vga/c2i2/ascii_code_reg[6]_i_43/O
                         net (fo=1, routed)           0.000     0.293    vga/c2i2/ascii_code_reg[6]_i_43_n_0
    SLICE_X82Y178        MUXF8 (Prop_muxf8_I1_O)      0.017     0.310 r  vga/c2i2/ascii_code_reg[6]_i_22/O
                         net (fo=1, routed)           0.321     0.630    vga/U12/ascii_code_reg[6]_0
    SLICE_X82Y173        LUT6 (Prop_lut6_I1_O)        0.067     0.697 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.307     1.005    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X84Y166        LUT5 (Prop_lut5_I1_O)        0.028     1.033 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.033    vga/U12_n_51
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.737    -0.721    vga/CLK_OUT1
    SLICE_X84Y166        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[80]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.322ns (28.108%)  route 0.824ns (71.892%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y177        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[80]/G
    SLICE_X65Y177        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  vga/c2i1/inst_reg[80]/Q
                         net (fo=1, routed)           0.132     0.260    vga/c2i1/inst_if[80]
    SLICE_X66Y177        LUT6 (Prop_lut6_I5_O)        0.028     0.288 f  vga/c2i1/ascii_code[0]_inv_i_28/O
                         net (fo=1, routed)           0.000     0.288    vga/c2i1/ascii_code[0]_inv_i_28_n_0
    SLICE_X66Y177        MUXF7 (Prop_muxf7_I1_O)      0.054     0.342 f  vga/c2i1/ascii_code_reg[0]_inv_i_17/O
                         net (fo=1, routed)           0.000     0.342    vga/c2i1/ascii_code_reg[0]_inv_i_17_n_0
    SLICE_X66Y177        MUXF8 (Prop_muxf8_I0_O)      0.017     0.359 f  vga/c2i1/ascii_code_reg[0]_inv_i_7/O
                         net (fo=1, routed)           0.388     0.748    vga/U12/ascii_code_reg[0]_inv
    SLICE_X82Y173        LUT6 (Prop_lut6_I0_O)        0.067     0.815 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.303     1.118    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X84Y164        LUT5 (Prop_lut5_I1_O)        0.028     1.146 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.146    vga/U12_n_57
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X84Y164        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[83]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.358ns (30.490%)  route 0.816ns (69.510%))
  Logic Levels:           7  (LDPE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y178        LDPE                         0.000     0.000 r  vga/c2i2/inst_reg[83]/G
    SLICE_X77Y178        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[83]/Q
                         net (fo=1, routed)           0.097     0.225    vga/c2i2/inst_id[83]
    SLICE_X76Y177        LUT6 (Prop_lut6_I1_O)        0.028     0.253 r  vga/c2i2/ascii_code[3]_i_31/O
                         net (fo=1, routed)           0.000     0.253    vga/c2i2/ascii_code[3]_i_31_n_0
    SLICE_X76Y177        MUXF7 (Prop_muxf7_I1_O)      0.059     0.312 r  vga/c2i2/ascii_code_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.312    vga/c2i2/ascii_code_reg[3]_i_20_n_0
    SLICE_X76Y177        MUXF8 (Prop_muxf8_I0_O)      0.017     0.329 r  vga/c2i2/ascii_code_reg[3]_i_13/O
                         net (fo=1, routed)           0.213     0.542    vga/U12/ascii_code[3]_i_2_0
    SLICE_X79Y172        LUT5 (Prop_lut5_I3_O)        0.070     0.612 r  vga/U12/ascii_code[3]_i_6/O
                         net (fo=1, routed)           0.224     0.836    vga/U12/ascii_code[3]_i_6_n_0
    SLICE_X74Y171        LUT5 (Prop_lut5_I4_O)        0.028     0.864 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.283     1.146    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X89Y164        LUT4 (Prop_lut4_I0_O)        0.028     1.174 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.174    vga/U12_n_54
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[77]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.339ns (28.499%)  route 0.851ns (71.501%))
  Logic Levels:           7  (LDPE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y177        LDPE                         0.000     0.000 r  vga/c2i2/inst_reg[77]/G
    SLICE_X83Y177        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[77]/Q
                         net (fo=1, routed)           0.122     0.250    vga/c2i2/inst_id[77]
    SLICE_X82Y177        LUT6 (Prop_lut6_I1_O)        0.028     0.278 r  vga/c2i2/ascii_code[5]_i_33/O
                         net (fo=1, routed)           0.000     0.278    vga/c2i2/ascii_code[5]_i_33_n_0
    SLICE_X82Y177        MUXF7 (Prop_muxf7_I0_O)      0.043     0.321 r  vga/c2i2/ascii_code_reg[5]_i_22/O
                         net (fo=1, routed)           0.000     0.321    vga/c2i2/ascii_code_reg[5]_i_22_n_0
    SLICE_X82Y177        MUXF8 (Prop_muxf8_I1_O)      0.017     0.338 r  vga/c2i2/ascii_code_reg[5]_i_13/O
                         net (fo=1, routed)           0.187     0.525    vga/U12/ascii_code[5]_i_2_0
    SLICE_X82Y173        LUT5 (Prop_lut5_I3_O)        0.067     0.592 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=1, routed)           0.270     0.862    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X75Y169        LUT6 (Prop_lut6_I5_O)        0.028     0.890 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.271     1.162    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X88Y164        LUT4 (Prop_lut4_I0_O)        0.028     1.190 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.190    vga/U12_n_52
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X88Y164        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[58]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.365ns (27.994%)  route 0.939ns (72.006%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y175        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[58]/L7/G
    SLICE_X78Y175        LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  vga/c2i2/inst_reg[58]/L7/Q
                         net (fo=1, routed)           0.118     0.261    vga/c2i2/inst_id[58]
    SLICE_X79Y176        LUT6 (Prop_lut6_I3_O)        0.028     0.289 r  vga/c2i2/ascii_code[2]_i_33/O
                         net (fo=1, routed)           0.000     0.289    vga/c2i2/ascii_code[2]_i_33_n_0
    SLICE_X79Y176        MUXF7 (Prop_muxf7_I1_O)      0.051     0.340 r  vga/c2i2/ascii_code_reg[2]_i_21/O
                         net (fo=1, routed)           0.000     0.340    vga/c2i2/ascii_code_reg[2]_i_21_n_0
    SLICE_X79Y176        MUXF8 (Prop_muxf8_I1_O)      0.017     0.357 r  vga/c2i2/ascii_code_reg[2]_i_13/O
                         net (fo=1, routed)           0.313     0.670    vga/U12/ascii_code[2]_i_2_0
    SLICE_X79Y171        LUT5 (Prop_lut5_I3_O)        0.070     0.740 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.226     0.966    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X75Y171        LUT5 (Prop_lut5_I4_O)        0.028     0.994 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.282     1.276    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X89Y164        LUT4 (Prop_lut4_I0_O)        0.028     1.304 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.304    vga/U12_n_55
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X89Y164        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[81]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.359ns (25.416%)  route 1.053ns (74.584%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y182        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[81]/G
    SLICE_X85Y182        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[81]/Q
                         net (fo=1, routed)           0.105     0.233    vga/c2i2/inst_id[81]
    SLICE_X85Y182        LUT6 (Prop_lut6_I1_O)        0.028     0.261 r  vga/c2i2/ascii_code[1]_i_31/O
                         net (fo=1, routed)           0.000     0.261    vga/U12/ascii_code[1]_i_13_0
    SLICE_X85Y182        MUXF7 (Prop_muxf7_I1_O)      0.051     0.312 r  vga/U12/ascii_code_reg[1]_i_20/O
                         net (fo=1, routed)           0.207     0.519    vga/U12/ascii_code_reg[1]_i_20_n_0
    SLICE_X82Y181        LUT3 (Prop_lut3_I1_O)        0.068     0.587 r  vga/U12/ascii_code[1]_i_13/O
                         net (fo=1, routed)           0.269     0.856    vga/U12/ascii_code[1]_i_13_n_0
    SLICE_X82Y172        LUT5 (Prop_lut5_I3_O)        0.028     0.884 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.197     1.082    vga/U12/ascii_code[1]_i_6_n_0
    SLICE_X75Y170        LUT5 (Prop_lut5_I4_O)        0.028     1.110 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.275     1.384    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X82Y166        LUT4 (Prop_lut4_I0_O)        0.028     1.412 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.412    vga/U12_n_56
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.735    -0.723    vga/CLK_OUT1
    SLICE_X82Y166        FDRE                                         r  vga/ascii_code_reg[1]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[100]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.409ns (24.952%)  route 1.230ns (75.048%))
  Logic Levels:           7  (LDPE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y173        LDPE                         0.000     0.000 r  vga/c2i1/inst_reg[100]/G
    SLICE_X56Y173        LDPE (EnToQ_ldpe_G_Q)        0.143     0.143 r  vga/c2i1/inst_reg[100]/Q
                         net (fo=1, routed)           0.142     0.285    vga/c2i1/inst_if[100]
    SLICE_X58Y173        LUT6 (Prop_lut6_I1_O)        0.028     0.313 r  vga/c2i1/ascii_code[4]_i_33/O
                         net (fo=1, routed)           0.000     0.313    vga/c2i1/ascii_code[4]_i_33_n_0
    SLICE_X58Y173        MUXF7 (Prop_muxf7_I0_O)      0.043     0.356 r  vga/c2i1/ascii_code_reg[4]_i_21/O
                         net (fo=1, routed)           0.255     0.611    vga/c2i1/ascii_code_reg[4]_i_21_n_0
    SLICE_X65Y172        LUT3 (Prop_lut3_I1_O)        0.070     0.681 r  vga/c2i1/ascii_code[4]_i_13/O
                         net (fo=1, routed)           0.272     0.954    vga/U12/ascii_code[4]_i_2_0
    SLICE_X79Y171        LUT5 (Prop_lut5_I4_O)        0.069     1.023 r  vga/U12/ascii_code[4]_i_5/O
                         net (fo=1, routed)           0.278     1.300    vga/U12/ascii_code[4]_i_5_n_0
    SLICE_X75Y169        LUT6 (Prop_lut6_I5_O)        0.028     1.328 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.283     1.611    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X87Y165        LUT4 (Prop_lut4_I0_O)        0.028     1.639 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.639    vga/U12_n_53
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.738    -0.720    vga/CLK_OUT1
    SLICE_X87Y165        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.172ns (8.396%)  route 1.874ns (91.604%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          1.874     2.018    vga/U12/SW_IBUF[0]
    SLICE_X78Y165        LUT5 (Prop_lut5_I1_O)        0.028     2.046 r  vga/U12/strdata[20]_i_1/O
                         net (fo=1, routed)           0.000     2.046    vga/U12_n_25
    SLICE_X78Y165        FDRE                                         r  vga/strdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X78Y165        FDRE                                         r  vga/strdata_reg[20]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            vga/strdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.169ns (7.974%)  route 1.948ns (92.026%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           1.948     2.089    vga/U12/SW_IBUF[1]
    SLICE_X76Y163        LUT5 (Prop_lut5_I1_O)        0.028     2.117 r  vga/U12/strdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.117    vga/U12_n_16
    SLICE_X76Y163        FDRE                                         r  vga/strdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.734    -0.724    vga/CLK_OUT1
    SLICE_X76Y163        FDRE                                         r  vga/strdata_reg[10]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.172ns (8.088%)  route 1.952ns (91.912%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          1.952     2.096    vga/U12/SW_IBUF[0]
    SLICE_X77Y165        LUT5 (Prop_lut5_I0_O)        0.028     2.124 r  vga/U12/strdata[18]_i_1/O
                         net (fo=1, routed)           0.000     2.124    vga/U12_n_21
    SLICE_X77Y165        FDRE                                         r  vga/strdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.733    -0.725    vga/CLK_OUT1
    SLICE_X77Y165        FDRE                                         r  vga/strdata_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 0.842ns (14.791%)  route 4.854ns (85.209%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.806     4.551    vga/U12/SW_IBUF[2]
    SLICE_X81Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.594 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.461     5.055    vga/U12/dout1
    SLICE_X76Y158        LUT5 (Prop_lut5_I4_O)        0.054     5.109 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.587     5.696    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    -1.818    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 0.842ns (14.791%)  route 4.854ns (85.209%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.806     4.551    vga/U12/SW_IBUF[2]
    SLICE_X81Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.594 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.461     5.055    vga/U12/dout1
    SLICE_X76Y158        LUT5 (Prop_lut5_I4_O)        0.054     5.109 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.587     5.696    vga/U12/G[3]_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.088    -1.818    vga/U12/CLK_OUT3
    SLICE_X74Y155        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 0.831ns (14.713%)  route 4.820ns (85.287%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.806     4.551    vga/U12/SW_IBUF[2]
    SLICE_X81Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.594 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.461     5.055    vga/U12/dout1
    SLICE_X76Y158        LUT5 (Prop_lut5_I4_O)        0.043     5.098 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.553     5.651    vga/U12/B[2]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    -1.820    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/B_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 0.839ns (15.140%)  route 4.705ns (84.860%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.806     4.551    vga/U12/SW_IBUF[2]
    SLICE_X81Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.594 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.567     5.162    vga/U12/dout1
    SLICE_X76Y158        LUT2 (Prop_lut2_I0_O)        0.051     5.213 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332     5.545    vga/U12/R[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    -1.820    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 0.839ns (15.452%)  route 4.593ns (84.548%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.806     4.551    vga/U12/SW_IBUF[2]
    SLICE_X81Y163        LUT6 (Prop_lut6_I0_O)        0.043     4.594 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.567     5.162    vga/U12/dout1
    SLICE_X76Y158        LUT2 (Prop_lut2_I0_O)        0.051     5.213 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220     5.433    vga/U12/R[3]_i_1_n_0
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.086    -1.820    vga/U12/CLK_OUT3
    SLICE_X76Y158        FDRE                                         r  vga/U12/R_reg[3]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.244ns  (logic 0.685ns (16.136%)  route 3.559ns (83.864%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.642     0.642 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           3.559     4.201    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X80Y69         LUT4 (Prop_lut4_I0_O)        0.043     4.244 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     4.244    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.429    -1.477    BTN_SCAN/CLK_OUT3
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[19]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.680ns (17.468%)  route 3.215ns (82.532%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           3.215     3.853    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X80Y69         LUT4 (Prop_lut4_I0_O)        0.043     3.896 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     3.896    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.429    -1.477    BTN_SCAN/CLK_OUT3
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 0.857ns (23.523%)  route 2.785ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           2.785     3.599    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X77Y86         LUT5 (Prop_lut5_I2_O)        0.043     3.642 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     3.642    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.424    -1.482    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.639ns  (logic 0.852ns (23.416%)  route 2.787ns (76.584%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.787     3.596    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X78Y86         LUT5 (Prop_lut5_I2_O)        0.043     3.639 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     3.639    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422    -1.484    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.794ns (22.064%)  route 2.803ns (77.936%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.803     3.554    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X78Y86         LUT5 (Prop_lut5_I2_O)        0.043     3.597 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     3.597    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.422    -1.484    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.164ns (9.920%)  route 1.488ns (90.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.488     1.624    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X78Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.652 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.652    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.198ns (11.725%)  route 1.488ns (88.275%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.170     0.170 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.488     1.657    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X76Y86         LUT6 (Prop_lut6_I5_O)        0.028     1.685 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.685    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X76Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X76Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.670%)  route 1.507ns (87.330%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.507     1.698    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X78Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.726 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.726    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.195ns (11.177%)  route 1.553ns (88.823%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.167     0.167 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.553     1.721    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X77Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.749 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.160ns (9.158%)  route 1.590ns (90.842%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.132     0.132 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.590     1.723    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X78Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.751 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.751    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.223ns (12.659%)  route 1.541ns (87.341%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.541     1.736    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X77Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.764 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.223ns (12.315%)  route 1.586ns (87.685%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.586     1.781    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X77Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.809 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X77Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.218ns (12.044%)  route 1.594ns (87.956%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.594     1.784    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X78Y86         LUT5 (Prop_lut5_I2_O)        0.028     1.812 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X78Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.172ns (8.525%)  route 1.846ns (91.475%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.144     0.144 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           1.846     1.990    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X80Y69         LUT4 (Prop_lut4_I0_O)        0.028     2.018 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     2.018    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.582    BTN_SCAN/CLK_OUT3
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.176ns (7.987%)  route 2.031ns (92.013%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.148     0.148 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           2.031     2.179    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X80Y69         LUT4 (Prop_lut4_I0_O)        0.028     2.207 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     2.207    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.582    BTN_SCAN/CLK_OUT3
    SLICE_X80Y69         FDRE                                         r  BTN_SCAN/result_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.976ns  (logic 0.617ns (12.391%)  route 4.360ns (87.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.574     0.574 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           4.360     4.933    RSTN_IBUF
    SLICE_X82Y105        LUT1 (Prop_lut1_I0_O)        0.043     4.976 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.976    p_1_out[0]
    SLICE_X82Y105        FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.268    -1.638    clk_cpu
    SLICE_X82Y105        FDRE                                         r  rst_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.596ns  (logic 0.109ns (4.192%)  route 2.487ns (95.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.081     0.081 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           2.487     2.568    RSTN_IBUF
    SLICE_X82Y105        LUT1 (Prop_lut1_I0_O)        0.028     2.596 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.596    p_1_out[0]
    SLICE_X82Y105        FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.814    -0.644    clk_cpu
    SLICE_X82Y105        FDRE                                         r  rst_count_reg[0]/C





