sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/85db/src" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ipshared/85db/src/cf_math_pkg.sv" \
"../../../bd/design_2/ipshared/85db/src/addr_decode.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_pkg.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_atop_filter.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_cut.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_demux.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_err_slv.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_id_prepend.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_multicut.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_mux.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_xbar.sv" \
"../../../bd/design_2/ipshared/85db/src/axi_xbar_sv.sv" \
"../../../bd/design_2/ipshared/85db/src/counter.sv" \
"../../../bd/design_2/ipshared/85db/src/delta_counter.sv" \
"../../../bd/design_2/ipshared/85db/src/fifo_v3.sv" \
"../../../bd/design_2/ipshared/85db/src/lzc.sv" \
"../../../bd/design_2/ipshared/85db/src/rr_arb_tree.sv" \
"../../../bd/design_2/ipshared/85db/src/spill_register.sv" \
"../../../bd/design_2/ipshared/85db/src/spill_register_flushable.sv" \
"../../../bd/design_2/ipshared/85db/src/stream_register.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/85db/src" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ipshared/85db/src/axi_xbar_v.v" \
"../../../bd/design_2/ip/design_2_axi_xbar_v_0_0/sim/design_2_axi_xbar_v_0_0.v" \

sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/85db/src" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ipshared/11fb/src/idma_guard.svh" \
"../../../bd/design_2/ipshared/11fb/src/register_interface_assign.svh" \
"../../../bd/design_2/ipshared/11fb/src/register_interface_typedef.svh" \
"../../../bd/design_2/ipshared/11fb/src/idma_typedef.svh" \
"../../../bd/design_2/ipshared/11fb/src/axi_burst_splitter.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_pkg.sv" \
"../../../bd/design_2/ipshared/11fb/src/axi_intf.sv" \
"../../../bd/design_2/ipshared/11fb/src/axi_lite_to_reg.sv" \
"../../../bd/design_2/ipshared/11fb/src/axi_to_axi_lite.sv" \
"../../../bd/design_2/ipshared/11fb/src/axi_to_reg.sv" \
"../../../bd/design_2/ipshared/11fb/src/dma_core_wrap.sv" \
"../../../bd/design_2/ipshared/11fb/src/dma_core_wrap_sv.sv" \
"../../../bd/design_2/ipshared/11fb/src/fall_through_register.sv" \
"../../../bd/design_2/ipshared/11fb/src/fifo_v2.sv" \
"../../../bd/design_2/ipshared/11fb/src/id_queue.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_axi_lite_transport_layer.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_axi_transport_layer.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_backend.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_buffer.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_channel_coupler.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_error_handler.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_legalizer.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_nd_midend.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_obi_transport_layer.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_reg64_2d_frontend_reg_pkg.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_reg64_2d_frontend.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_reg64_2d_frontend_reg_top.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_reg64_frontend_reg_pkg.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_reg64_frontend.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_reg64_frontend_reg_top.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_stream_fifo.sv" \
"../../../bd/design_2/ipshared/11fb/src/idma_transfer_id_gen.sv" \
"../../../bd/design_2/ipshared/11fb/src/onehot_to_bin.sv" \
"../../../bd/design_2/ipshared/11fb/src/popcount.sv" \
"../../../bd/design_2/ipshared/11fb/src/prim_subreg.sv" \
"../../../bd/design_2/ipshared/11fb/src/prim_subreg_arb.sv" \
"../../../bd/design_2/ipshared/11fb/src/prim_subreg_ext.sv" \
"../../../bd/design_2/ipshared/11fb/src/reg_intf.sv" \
"../../../bd/design_2/ipshared/11fb/src/stream_arbiter.sv" \
"../../../bd/design_2/ipshared/11fb/src/stream_arbiter_flushable.sv" \
"../../../bd/design_2/ipshared/11fb/src/stream_fifo.sv" \
"../../../bd/design_2/ipshared/11fb/src/stream_fork.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/85db/src" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ipshared/11fb/src/dma_core_wrap_v.v" \
"../../../bd/design_2/ip/design_2_dma_core_wrap_v_0_0/sim/design_2_dma_core_wrap_v_0_0.v" \

sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/85db/src" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ip/design_2_axi_vip_0_0/sim/design_2_axi_vip_0_0_pkg.sv" \
"../../../bd/design_2/ip/design_2_axi_vip_0_0/sim/design_2_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/85db/src" --include "../../../../axi_xbar_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" \
"../../../bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v" \
"../../../bd/design_2/ip/design_2_xlconstant_2_0/sim/design_2_xlconstant_2_0.v" \
"../../../bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v" \
"../../../bd/design_2/ip/design_2_xlconstant_1_1/sim/design_2_xlconstant_1_1.v" \
"../../../bd/design_2/ip/design_2_xlconstant_2_1/sim/design_2_xlconstant_2_1.v" \
"../../../bd/design_2/ip/design_2_xlconstant_0_2/sim/design_2_xlconstant_0_2.v" \
"../../../bd/design_2/ip/design_2_xlconstant_1_2/sim/design_2_xlconstant_1_2.v" \
"../../../bd/design_2/ip/design_2_xlconstant_2_2/sim/design_2_xlconstant_2_2.v" \
"../../../bd/design_2/ip/design_2_blk_mem_gen_0_0/sim/design_2_blk_mem_gen_0_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_gen_1_0/sim/design_2_blk_mem_gen_1_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
