//! **************************************************************************
// Written by: Map P.40xd on Thu Apr 28 01:42:31 2022
//! **************************************************************************

SCHEMATIC START;
COMP "in_clk" LOCATE = SITE "T8" LEVEL 1;
COMP "out_clk" LOCATE = SITE "K16" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "out_clk";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

