{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79636,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79892,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00364075,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00329771,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000964565,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00329771,
	"finish__design__instance__count__class:fill_cell": 23635,
	"finish__design__instance__area__class:fill_cell": 126578,
	"finish__design__instance__count__class:tap_cell": 3958,
	"finish__design__instance__area__class:tap_cell": 4952.25,
	"finish__design__instance__count__class:antenna_cell": 114,
	"finish__design__instance__area__class:antenna_cell": 285.274,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 37.536,
	"finish__design__instance__count__class:clock_buffer": 231,
	"finish__design__instance__area__class:clock_buffer": 5327.61,
	"finish__design__instance__count__class:timing_repair_buffer": 1035,
	"finish__design__instance__area__class:timing_repair_buffer": 9566.68,
	"finish__design__instance__count__class:inverter": 195,
	"finish__design__instance__area__class:inverter": 1239.94,
	"finish__design__instance__count__class:clock_inverter": 151,
	"finish__design__instance__area__class:clock_inverter": 1911.83,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 51612,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12074,
	"finish__design__instance__area__class:multi_input_combinational_cell": 99021.2,
	"finish__design__instance__count": 43330,
	"finish__design__instance__area": 300532,
	"finish__timing__setup__tns": -0.431706,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.134676,
	"finish__timing__hold__ws": 0.392608,
	"finish__clock__skew__setup": 1.80534,
	"finish__clock__skew__hold": 1.80506,
	"finish__timing__drv__max_slew_limit": 0.318236,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.670822,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 7,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0460707,
	"finish__power__switching__total": 0.0621269,
	"finish__power__leakage__total": 6.53395e-08,
	"finish__power__total": 0.108198,
	"finish__design__io": 264,
	"finish__design__die__area": 305113,
	"finish__design__core__area": 300532,
	"finish__design__instance__count": 19695,
	"finish__design__instance__area": 173954,
	"finish__design__instance__count__stdcell": 19695,
	"finish__design__instance__area__stdcell": 173954,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.578821,
	"finish__design__instance__utilization__stdcell": 0.578821,
	"finish__design__rows": 201,
	"finish__design__rows:unithd": 201,
	"finish__design__sites": 240195,
	"finish__design__sites:unithd": 240195,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}