{"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"definition"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10DefinitionO","kind":"typeIdentifier","text":"Definition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Definition"},{"kind":"text","text":")"}],"platforms":["Linux"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/headstatement\/definition(value:)"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement"]]},"abstract":[{"type":"text","text":"A definition."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement\/definition(value:)","interfaceLanguage":"swift"},"metadata":{"roleHeading":"Case","externalID":"s:11VHDLParsing13HeadStatementO10definitionyAcA10DefinitionO_tcACmF","symbolKind":"case","role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"definition"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10DefinitionO","kind":"typeIdentifier","text":"Definition"},{"kind":"text","text":")"}],"modules":[{"name":"VHDLParsing"}],"title":"HeadStatement.definition(value:)"},"sections":[],"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement/definition(value:)":{"url":"\/documentation\/vhdlparsing\/headstatement\/definition(value:)","role":"symbol","abstract":[{"type":"text","text":"A definition."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement\/definition(value:)","title":"HeadStatement.definition(value:)","kind":"symbol","type":"topic","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"definition"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10DefinitionO","kind":"typeIdentifier","text":"Definition"},{"kind":"text","text":")"}]},"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"HeadStatement","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"HeadStatement","kind":"identifier"}],"type":"topic","title":"HeadStatement","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","abstract":[{"text":"A statement that appears in an ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","type":"reference"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/headstatement"},"doc://VHDLParsing/documentation/VHDLParsing/Definition":{"title":"Definition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Definition","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Definition"}],"abstract":[{"text":"A definition of a new variable in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Definition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/definition","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"}}}