{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78483,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79754,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0151738,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0140492,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0024846,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0140492,
	"finish__design__instance__count__class:fill_cell": 38844,
	"finish__design__instance__area__class:fill_cell": 228050,
	"finish__design__instance__count__class:tap_cell": 6706,
	"finish__design__instance__area__class:tap_cell": 8390.55,
	"finish__design__instance__count__class:antenna_cell": 233,
	"finish__design__instance__area__class:antenna_cell": 583.059,
	"finish__design__instance__count__class:clock_buffer": 402,
	"finish__design__instance__area__class:clock_buffer": 8968.6,
	"finish__design__instance__count__class:timing_repair_buffer": 1092,
	"finish__design__instance__area__class:timing_repair_buffer": 8787.18,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2531.18,
	"finish__design__instance__count__class:clock_inverter": 221,
	"finish__design__instance__area__class:clock_inverter": 2521.17,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78944.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13053,
	"finish__design__instance__area__class:multi_input_combinational_cell": 166091,
	"finish__design__instance__count": 63920,
	"finish__design__instance__area": 504867,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.134381,
	"finish__timing__hold__ws": 0.336049,
	"finish__clock__skew__setup": 0.118256,
	"finish__clock__skew__hold": 0.118256,
	"finish__timing__drv__max_slew_limit": -1.87379,
	"finish__timing__drv__max_slew": 173,
	"finish__timing__drv__max_cap_limit": -1.90933,
	"finish__timing__drv__max_cap": 7,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.174382,
	"finish__power__switching__total": 0.204523,
	"finish__power__leakage__total": 9.94498e-08,
	"finish__power__total": 0.378906,
	"finish__design__io": 771,
	"finish__design__die__area": 509639,
	"finish__design__core__area": 504867,
	"finish__design__instance__count": 25076,
	"finish__design__instance__area": 276817,
	"finish__design__instance__count__stdcell": 25076,
	"finish__design__instance__area__stdcell": 276817,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.548297,
	"finish__design__instance__utilization__stdcell": 0.548297,
	"finish__design__rows": 261,
	"finish__design__rows:unithd": 261,
	"finish__design__sites": 403506,
	"finish__design__sites:unithd": 403506,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}