$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Thu Oct 20 13:55:31 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Count8_vlg_vec_tst $end
$var reg 4 ! address [3:0] $end
$var reg 1 " clear $end
$var reg 1 # CLK $end
$var reg 1 $ jump $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 CLK~input_o $end
$var wire 1 5 CLK~inputCLKENA0_outclk $end
$var wire 1 6 address[2]~input_o $end
$var wire 1 7 jump~input_o $end
$var wire 1 8 clear~input_o $end
$var wire 1 9 inst27~combout $end
$var wire 1 : inst25~combout $end
$var wire 1 ; inst2~1_combout $end
$var wire 1 < address[0]~input_o $end
$var wire 1 = inst10~combout $end
$var wire 1 > inst12~combout $end
$var wire 1 ? inst~1_combout $end
$var wire 1 @ inst~3_combout $end
$var wire 1 A inst~0_combout $end
$var wire 1 B inst~_emulated_q $end
$var wire 1 C inst~2_combout $end
$var wire 1 D address[1]~input_o $end
$var wire 1 E inst15~combout $end
$var wire 1 F inst17~combout $end
$var wire 1 G inst1~1_combout $end
$var wire 1 H inst1~3_combout $end
$var wire 1 I inst1~0_combout $end
$var wire 1 J inst1~_emulated_q $end
$var wire 1 K inst1~2_combout $end
$var wire 1 L inst2~3_combout $end
$var wire 1 M inst2~0_combout $end
$var wire 1 N inst2~_emulated_q $end
$var wire 1 O inst2~2_combout $end
$var wire 1 P address[3]~input_o $end
$var wire 1 Q inst32~combout $end
$var wire 1 R inst30~combout $end
$var wire 1 S inst3~1_combout $end
$var wire 1 T inst3~3_combout $end
$var wire 1 U inst3~0_combout $end
$var wire 1 V inst3~_emulated_q $end
$var wire 1 W inst3~2_combout $end
$var wire 1 X inst4~0_combout $end
$var wire 1 Y inst4~q $end
$var wire 1 Z inst5~0_combout $end
$var wire 1 [ inst5~q $end
$var wire 1 \ inst6~1_combout $end
$var wire 1 ] inst6~0_combout $end
$var wire 1 ^ inst6~q $end
$var wire 1 _ inst7~1_combout $end
$var wire 1 ` inst7~0_combout $end
$var wire 1 a inst7~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
19
0:
0;
0<
0=
1>
0?
1@
1A
0B
0C
0D
0E
1F
0G
0H
1I
0J
0K
0L
1M
0N
0O
0P
1Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#20000
1"
18
0Q
0F
0>
09
0M
0A
0I
0U
#25000
1#
14
15
1B
1C
1,
1H
0@
#50000
0#
04
05
#75000
1#
14
15
1J
0B
0C
1K
1+
0,
1@
#100000
0#
04
05
#125000
1#
14
15
1B
1C
1,
1L
0H
0@
#150000
0#
04
05
#175000
1#
14
15
1N
0J
0B
0C
0K
1O
1*
0+
0,
1@
#200000
0#
04
05
#225000
1#
14
15
1B
1C
1,
1H
0@
#250000
0#
04
05
#275000
1#
14
15
1J
0B
0C
1K
1+
0,
1@
#300000
0#
04
05
#325000
1#
14
15
1B
1C
1,
1T
0L
0H
0@
#350000
0#
04
05
#375000
1#
14
15
1V
0N
0J
0B
0C
0K
0O
1W
1)
0*
0+
0,
1@
#400000
0#
04
05
#425000
1#
14
15
1B
1C
1,
1H
0@
#450000
0#
04
05
#475000
1#
14
15
1J
0B
0C
1K
1+
0,
1@
#500000
0#
04
05
#525000
1#
14
15
1B
1C
1,
1L
0H
0@
#550000
0#
04
05
#575000
1#
14
15
1N
0J
0B
0C
0K
1O
1*
0+
0,
1@
#600000
0#
04
05
#625000
1#
14
15
1B
1C
1,
1H
0@
#650000
0#
04
05
#675000
1#
14
15
1J
0B
0C
1K
1+
0,
1@
#700000
0#
04
05
#725000
1#
14
15
1B
1C
1,
1X
0T
0L
0H
0@
#750000
0#
04
05
#775000
1#
14
15
0V
0N
0J
0B
1Y
1(
0C
0K
0O
0W
1Z
0X
0)
0*
0+
0,
0Z
1X
1@
#800000
0#
04
05
#825000
1#
14
15
1B
1C
1,
1H
0@
#850000
0#
04
05
#875000
1#
14
15
1J
0B
0C
1K
1+
0,
1@
#900000
0#
04
05
#925000
1#
14
15
1B
1C
1,
1L
0H
0@
#950000
0#
04
05
#975000
1#
14
15
1N
0J
0B
0C
0K
1O
1*
0+
0,
1@
#1000000
