Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 21:11:18 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          0.68
  Critical Path Slack:           1.79
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.38
  Critical Path Slack:           4.62
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              74.00
  Critical Path Length:          4.96
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1170
  Hierarchical Port Count:      66991
  Leaf Cell Count:              76969
  Buf/Inv Cell Count:           17700
  Buf Cell Count:                9142
  Inv Cell Count:                8558
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     54243
  Sequential Cell Count:        22726
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    69532.400564
  Noncombinational Area:
                        124731.659557
  Buf/Inv Area:          11856.151845
  Total Buffer Area:          7302.76
  Total Inverter Area:        4553.39
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      941728.56
  Net YLength        :      946877.12
  -----------------------------------
  Cell Area:            194264.060121
  Design Area:          194264.060121
  Net Length        :      1888605.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         94297
  Nets With Violations:            33
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           33
  -----------------------------------


  Hostname: caddy16

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   42.06
  Logic Optimization:                220.31
  Mapping Optimization:             1370.56
  -----------------------------------------
  Overall Compile Time:             2334.94
  Overall Compile Wall Clock Time:   636.30

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
