Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep  4 23:48:02 2025
| Host         : DESKTOP-5HKO2DV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file B_timing_summary_routed.rpt -pb B_timing_summary_routed.pb -rpx B_timing_summary_routed.rpx -warn_on_violation
| Design       : B
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      128         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.501        0.000                      0                 4739        0.020        0.000                      0                 4739        4.500        0.000                       0                  2232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.501        0.000                      0                 4739        0.020        0.000                      0                 4739        4.500        0.000                       0                  2232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 2.810ns (50.320%)  route 2.774ns (49.680%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  kar_inst/k2/m2/P0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    kar_inst/k2/m2/P0_i_9__1_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.316 r  kar_inst/k2/m2/P0_i_8__1/O[2]
                         net (fo=2, routed)           0.830    11.147    kar_inst/k2/m2/P0_i_8__1_n_5
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.900    11.648    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.905ns (52.517%)  route 2.627ns (47.483%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  kar_inst/k2/m2/P0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    kar_inst/k2/m2/P0_i_9__1_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.411 r  kar_inst/k2/m2/P0_i_8__1/O[1]
                         net (fo=2, routed)           0.683    11.094    kar_inst/k2/m2/P0_i_8__1_n_6
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.901    11.647    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.842ns (51.895%)  route 2.634ns (48.105%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  kar_inst/k2/m2/P0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    kar_inst/k2/m2/P0_i_9__1_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  kar_inst/k2/m2/P0_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    kar_inst/k2/m2/P0_i_8__1_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.348 r  kar_inst/k2/m2/P0_i_7__1/CO[1]
                         net (fo=2, routed)           0.691    11.039    kar_inst/k2/m2/P0_i_7__1_n_2
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.927    11.621    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.907ns (52.988%)  route 2.579ns (47.012%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  kar_inst/k2/m2/P0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    kar_inst/k2/m2/P0_i_9__1_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  kar_inst/k2/m2/P0_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    kar_inst/k2/m2/P0_i_8__1_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.413 r  kar_inst/k2/m2/P0_i_7__1/O[0]
                         net (fo=2, routed)           0.635    11.049    kar_inst/k2/m2/P0_i_7__1_n_7
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.897    11.651    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 2.696ns (49.329%)  route 2.769ns (50.671%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.202 r  kar_inst/k2/m2/P0_i_9__1/O[2]
                         net (fo=2, routed)           0.825    11.028    kar_inst/k2/m2/P0_i_9__1_n_5
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.900    11.648    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.884ns (52.862%)  route 2.572ns (47.138%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  kar_inst/k2/m2/P0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    kar_inst/k2/m2/P0_i_9__1_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.390 r  kar_inst/k2/m2/P0_i_8__1/O[3]
                         net (fo=2, routed)           0.628    11.018    kar_inst/k2/m2/P0_i_8__1_n_4
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.904    11.644    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 kar_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 3.179ns (57.145%)  route 2.384ns (42.855%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.874     5.636    clk_IBUF_BUFG
    SLICE_X106Y37        FDCE                                         r  kar_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     6.092 r  kar_B_reg[1]/Q
                         net (fo=4, routed)           1.007     7.099    kar_inst/k2/m2/P0_11[1]
    SLICE_X95Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  kar_inst/k2/m2/P0_i_24__0/O
                         net (fo=1, routed)           0.000     7.223    kar_inst/k2/m2/P0_i_24__0_n_0
    SLICE_X95Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.773 r  kar_inst/k2/m2/P0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    kar_inst/k2/m2/P0_i_5__2_n_0
    SLICE_X95Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  kar_inst/k2/m2/P0_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.887    kar_inst/k2/m2/P0_i_4__2_n_0
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  kar_inst/k2/m2/P0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     8.001    kar_inst/k2/m2/P0_i_3__2_n_0
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  kar_inst/k2/m2/P0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.115    kar_inst/k2/m2/P0_i_2__2_n_0
    SLICE_X95Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.449 r  kar_inst/k2/m2/P0_i_6__3/O[1]
                         net (fo=3, routed)           0.678     9.127    kar_inst/k2/B0[17]
    SLICE_X96Y37         LUT2 (Prop_lut2_I0_O)        0.303     9.430 r  kar_inst/k2/P0_i_27/O
                         net (fo=1, routed)           0.000     9.430    kar_inst/k2/m2/P0_6[0]
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.943 r  kar_inst/k2/m2/P0_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     9.943    kar_inst/k2/m2/P0_i_6__1_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.060 r  kar_inst/k2/m2/P0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.060    kar_inst/k2/m2/P0_i_5__1_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.177 r  kar_inst/k2/m2/P0_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    10.177    kar_inst/k2/m2/P0_i_4__1_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.500 r  kar_inst/k2/m2/P0_i_3__1/O[1]
                         net (fo=1, routed)           0.700    11.199    kar_inst/k2/m2/P0_i_3__1_n_6
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.718    11.830    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 kar_A_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 2.770ns (50.870%)  route 2.675ns (49.130%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.800     5.562    clk_IBUF_BUFG
    SLICE_X102Y46        FDCE                                         r  kar_A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDCE (Prop_fdce_C_Q)         0.518     6.080 r  kar_A_reg[44]/Q
                         net (fo=3, routed)           1.190     7.271    kar_inst/k2/m2/P0_10[44]
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  kar_inst/k2/m2/P0_i_29__0/O
                         net (fo=1, routed)           0.000     7.395    kar_inst/k2/m2/P0_i_29__0_n_0
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.927 r  kar_inst/k2/m2/P0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    kar_inst/k2/m2/P0_i_6__2_n_0
    SLICE_X95Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.261 r  kar_inst/k2/m2/P0_i_11__3/O[1]
                         net (fo=3, routed)           0.753     9.014    kar_inst/k2/A0[17]
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.317 r  kar_inst/k2/P0_i_43/O
                         net (fo=1, routed)           0.000     9.317    kar_inst/k2/m2/P0_2[0]
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.849 r  kar_inst/k2/m2/P0_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     9.849    kar_inst/k2/m2/P0_i_11__2_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  kar_inst/k2/m2/P0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.963    kar_inst/k2/m2/P0_i_10__2_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.276 r  kar_inst/k2/m2/P0_i_9__1/O[3]
                         net (fo=2, routed)           0.731    11.008    kar_inst/k2/m2/P0_i_9__1_n_4
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.904    11.644    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 kar_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 3.192ns (57.370%)  route 2.372ns (42.630%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.874     5.636    clk_IBUF_BUFG
    SLICE_X106Y37        FDCE                                         r  kar_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     6.092 r  kar_B_reg[1]/Q
                         net (fo=4, routed)           1.007     7.099    kar_inst/k2/m2/P0_11[1]
    SLICE_X95Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  kar_inst/k2/m2/P0_i_24__0/O
                         net (fo=1, routed)           0.000     7.223    kar_inst/k2/m2/P0_i_24__0_n_0
    SLICE_X95Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.773 r  kar_inst/k2/m2/P0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    kar_inst/k2/m2/P0_i_5__2_n_0
    SLICE_X95Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  kar_inst/k2/m2/P0_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.887    kar_inst/k2/m2/P0_i_4__2_n_0
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  kar_inst/k2/m2/P0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     8.001    kar_inst/k2/m2/P0_i_3__2_n_0
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  kar_inst/k2/m2/P0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.115    kar_inst/k2/m2/P0_i_2__2_n_0
    SLICE_X95Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.449 r  kar_inst/k2/m2/P0_i_6__3/O[1]
                         net (fo=3, routed)           0.678     9.127    kar_inst/k2/B0[17]
    SLICE_X96Y37         LUT2 (Prop_lut2_I0_O)        0.303     9.430 r  kar_inst/k2/P0_i_27/O
                         net (fo=1, routed)           0.000     9.430    kar_inst/k2/m2/P0_6[0]
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.943 r  kar_inst/k2/m2/P0_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     9.943    kar_inst/k2/m2/P0_i_6__1_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.060 r  kar_inst/k2/m2/P0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.060    kar_inst/k2/m2/P0_i_5__1_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.177 r  kar_inst/k2/m2/P0_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    10.177    kar_inst/k2/m2/P0_i_4__1_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.294 r  kar_inst/k2/m2/P0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    kar_inst/k2/m2/P0_i_3__1_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.513 r  kar_inst/k2/m2/P0_i_2__1/O[0]
                         net (fo=1, routed)           0.688    11.200    kar_inst/k2/m2/P0_i_2__1_n_7
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.707    11.841    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 kar_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_inst/k2/m2/P0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 3.171ns (57.155%)  route 2.377ns (42.845%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.874     5.636    clk_IBUF_BUFG
    SLICE_X106Y37        FDCE                                         r  kar_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     6.092 r  kar_B_reg[1]/Q
                         net (fo=4, routed)           1.007     7.099    kar_inst/k2/m2/P0_11[1]
    SLICE_X95Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  kar_inst/k2/m2/P0_i_24__0/O
                         net (fo=1, routed)           0.000     7.223    kar_inst/k2/m2/P0_i_24__0_n_0
    SLICE_X95Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.773 r  kar_inst/k2/m2/P0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    kar_inst/k2/m2/P0_i_5__2_n_0
    SLICE_X95Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  kar_inst/k2/m2/P0_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.887    kar_inst/k2/m2/P0_i_4__2_n_0
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  kar_inst/k2/m2/P0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     8.001    kar_inst/k2/m2/P0_i_3__2_n_0
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  kar_inst/k2/m2/P0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.115    kar_inst/k2/m2/P0_i_2__2_n_0
    SLICE_X95Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.449 r  kar_inst/k2/m2/P0_i_6__3/O[1]
                         net (fo=3, routed)           0.678     9.127    kar_inst/k2/B0[17]
    SLICE_X96Y37         LUT2 (Prop_lut2_I0_O)        0.303     9.430 r  kar_inst/k2/P0_i_27/O
                         net (fo=1, routed)           0.000     9.430    kar_inst/k2/m2/P0_6[0]
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.943 r  kar_inst/k2/m2/P0_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     9.943    kar_inst/k2/m2/P0_i_6__1_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.060 r  kar_inst/k2/m2/P0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.060    kar_inst/k2/m2/P0_i_5__1_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.177 r  kar_inst/k2/m2/P0_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    10.177    kar_inst/k2/m2/P0_i_4__1_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.492 r  kar_inst/k2/m2/P0_i_3__1/O[3]
                         net (fo=1, routed)           0.693    11.184    kar_inst/k2/m2/P0_i_3__1_n_4
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.706    15.189    kar_inst/k2/m2/clk_IBUF_BUFG
    DSP48_X3Y15          DSP48E1                                      r  kar_inst/k2/m2/P0/CLK
                         clock pessimism              0.394    15.583    
                         clock uncertainty           -0.035    15.548    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.719    11.829    kar_inst/k2/m2/P0
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 product_fifo_reg[2][87]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_product_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.640%)  route 0.148ns (37.360%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.586     1.533    clk_IBUF_BUFG
    SLICE_X85Y50         FDRE                                         r  product_fifo_reg[2][87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  product_fifo_reg[2][87]/Q
                         net (fo=1, routed)           0.148     1.822    product_fifo_reg[2][87]
    SLICE_X84Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  cur_product[87]_i_2/O
                         net (fo=1, routed)           0.000     1.867    cur_product[87]_i_2_n_0
    SLICE_X84Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.929 r  cur_product_reg[87]_i_1/O
                         net (fo=1, routed)           0.000     1.929    cur_product_reg[87]_i_1_n_0
    SLICE_X84Y49         FDCE                                         r  cur_product_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.857     2.051    clk_IBUF_BUFG
    SLICE_X84Y49         FDCE                                         r  cur_product_reg[87]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.105     1.909    cur_product_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 product_fifo_reg[4][83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_product_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.207%)  route 0.152ns (37.793%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.586     1.533    clk_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  product_fifo_reg[4][83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  product_fifo_reg[4][83]/Q
                         net (fo=1, routed)           0.152     1.826    product_fifo_reg[4][83]
    SLICE_X80Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  cur_product[83]_i_3/O
                         net (fo=1, routed)           0.000     1.871    cur_product[83]_i_3_n_0
    SLICE_X80Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.936 r  cur_product_reg[83]_i_1/O
                         net (fo=1, routed)           0.000     1.936    cur_product_reg[83]_i_1_n_0
    SLICE_X80Y49         FDCE                                         r  cur_product_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.856     2.050    clk_IBUF_BUFG
    SLICE_X80Y49         FDCE                                         r  cur_product_reg[83]/C
                         clock pessimism             -0.247     1.803    
    SLICE_X80Y49         FDCE (Hold_fdce_C_D)         0.105     1.908    cur_product_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 shifted1_stage2_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number1_stage3_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.422%)  route 0.261ns (55.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.611     1.558    clk_IBUF_BUFG
    SLICE_X104Y50        FDCE                                         r  shifted1_stage2_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDCE (Prop_fdce_C_Q)         0.164     1.722 r  shifted1_stage2_reg[43]/Q
                         net (fo=1, routed)           0.261     1.983    shifted1_stage2[43]
    SLICE_X104Y49        LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  number1_stage3[43]_i_1/O
                         net (fo=1, routed)           0.000     2.028    number1_stage3[43]
    SLICE_X104Y49        FDCE                                         r  number1_stage3_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.883     2.077    clk_IBUF_BUFG
    SLICE_X104Y49        FDCE                                         r  number1_stage3_reg[43]/C
                         clock pessimism             -0.247     1.830    
    SLICE_X104Y49        FDCE (Hold_fdce_C_D)         0.120     1.950    number1_stage3_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 in2_stage1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifted2_stage2_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.645%)  route 0.261ns (58.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.637     1.584    clk_IBUF_BUFG
    SLICE_X106Y53        FDCE                                         r  in2_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  in2_stage1_reg[3]/Q
                         net (fo=16, routed)          0.261     1.986    in2_stage1[3]
    SLICE_X107Y46        LUT6 (Prop_lut6_I5_O)        0.045     2.031 r  shifted2_stage2[43]_i_1/O
                         net (fo=1, routed)           0.000     2.031    shifted2_stage2[43]_i_1_n_0
    SLICE_X107Y46        FDCE                                         r  shifted2_stage2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.910     2.104    clk_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  shifted2_stage2_reg[43]/C
                         clock pessimism             -0.247     1.857    
    SLICE_X107Y46        FDCE (Hold_fdce_C_D)         0.092     1.949    shifted2_stage2_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 number2_stage3_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_num2_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.426%)  route 0.255ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.586     1.533    clk_IBUF_BUFG
    SLICE_X88Y50         FDCE                                         r  number2_stage3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.128     1.661 r  number2_stage3_reg[28]/Q
                         net (fo=5, routed)           0.255     1.916    number2_stage3_reg_n_0_[28]
    SLICE_X89Y49         FDRE                                         r  fifo_num2_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.857     2.051    clk_IBUF_BUFG
    SLICE_X89Y49         FDRE                                         r  fifo_num2_reg[1][28]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X89Y49         FDRE (Hold_fdre_C_D)         0.018     1.822    fifo_num2_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fifo_num1_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_A_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.246ns (50.410%)  route 0.242ns (49.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.609     1.556    clk_IBUF_BUFG
    SLICE_X90Y50         FDRE                                         r  fifo_num1_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  fifo_num1_reg[2][30]/Q
                         net (fo=1, routed)           0.242     1.946    fifo_num1_reg[2][30]
    SLICE_X90Y49         LUT6 (Prop_lut6_I1_O)        0.098     2.044 r  kar_A[30]_i_1/O
                         net (fo=1, routed)           0.000     2.044    kar_A0[30]
    SLICE_X90Y49         FDCE                                         r  kar_A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.880     2.074    clk_IBUF_BUFG
    SLICE_X90Y49         FDCE                                         r  kar_A_reg[30]/C
                         clock pessimism             -0.247     1.827    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.121     1.948    kar_A_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 product_fifo_reg[5][92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_product_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.273ns (54.325%)  route 0.230ns (45.675%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.586     1.533    clk_IBUF_BUFG
    SLICE_X86Y50         FDRE                                         r  product_fifo_reg[5][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  product_fifo_reg[5][92]/Q
                         net (fo=1, routed)           0.230     1.926    product_fifo_reg[5][92]
    SLICE_X86Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.971 r  cur_product[92]_i_3/O
                         net (fo=1, routed)           0.000     1.971    cur_product[92]_i_3_n_0
    SLICE_X86Y49         MUXF7 (Prop_muxf7_I1_O)      0.064     2.035 r  cur_product_reg[92]_i_1/O
                         net (fo=1, routed)           0.000     2.035    cur_product_reg[92]_i_1_n_0
    SLICE_X86Y49         FDCE                                         r  cur_product_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.857     2.051    clk_IBUF_BUFG
    SLICE_X86Y49         FDCE                                         r  cur_product_reg[92]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X86Y49         FDCE (Hold_fdce_C_D)         0.134     1.938    cur_product_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fifo_num1_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kar_A_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.648%)  route 0.281ns (57.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.609     1.556    clk_IBUF_BUFG
    SLICE_X90Y50         FDRE                                         r  fifo_num1_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  fifo_num1_reg[2][26]/Q
                         net (fo=1, routed)           0.281     2.001    fifo_num1_reg[2][26]
    SLICE_X90Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.046 r  kar_A[26]_i_1/O
                         net (fo=1, routed)           0.000     2.046    kar_A0[26]
    SLICE_X90Y49         FDCE                                         r  kar_A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.880     2.074    clk_IBUF_BUFG
    SLICE_X90Y49         FDCE                                         r  kar_A_reg[26]/C
                         clock pessimism             -0.247     1.827    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.121     1.948    kar_A_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 product_fifo_reg[3][89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_product_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.257ns (54.153%)  route 0.218ns (45.847%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.586     1.533    clk_IBUF_BUFG
    SLICE_X84Y51         FDRE                                         r  product_fifo_reg[3][89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  product_fifo_reg[3][89]/Q
                         net (fo=1, routed)           0.218     1.892    product_fifo_reg[3][89]
    SLICE_X84Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  cur_product[89]_i_2/O
                         net (fo=1, routed)           0.000     1.937    cur_product[89]_i_2_n_0
    SLICE_X84Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.008 r  cur_product_reg[89]_i_1/O
                         net (fo=1, routed)           0.000     2.008    cur_product_reg[89]_i_1_n_0
    SLICE_X84Y49         FDCE                                         r  cur_product_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.857     2.051    clk_IBUF_BUFG
    SLICE_X84Y49         FDCE                                         r  cur_product_reg[89]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.105     1.909    cur_product_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 number2_stage3_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_num2_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.426%)  route 0.255ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.586     1.533    clk_IBUF_BUFG
    SLICE_X88Y50         FDCE                                         r  number2_stage3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.128     1.661 r  number2_stage3_reg[28]/Q
                         net (fo=5, routed)           0.255     1.916    number2_stage3_reg_n_0_[28]
    SLICE_X88Y49         FDRE                                         r  fifo_num2_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.857     2.051    clk_IBUF_BUFG
    SLICE_X88Y49         FDRE                                         r  fifo_num2_reg[0][28]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.013     1.817    fifo_num2_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y13    kar_inst/k0/m0/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y14    kar_inst/k0/m1/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y12    kar_inst/k0/m2/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y17    kar_inst/k1/m0/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y18    kar_inst/k1/m1/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y16    kar_inst/k1/m2/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y14    kar_inst/k2/m0/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y16    kar_inst/k2/m1/P0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y15    kar_inst/k2/m2/P0/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y47   Data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y47   Data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X83Y49   Data_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X83Y49   Data_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y48   Data_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y48   Data_out_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y47   Data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y47   Data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X83Y49   Data_out_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X83Y49   Data_out_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y49   Data_out_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y48   Data_out_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X82Y48   Data_out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.152ns (39.407%)  route 4.846ns (60.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X82Y47         FDCE                                         r  Data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDCE (Prop_fdce_C_Q)         0.518     6.017 r  Data_out_reg[6]/Q
                         net (fo=1, routed)           4.846    10.863    Data_out_OBUF[6]
    D21                  OBUF (Prop_obuf_I_O)         2.634    13.497 r  Data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.497    Data_out[6]
    D21                                                               r  Data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 3.169ns (40.518%)  route 4.653ns (59.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X82Y48         FDCE                                         r  Data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48         FDCE (Prop_fdce_C_Q)         0.518     6.017 r  Data_out_reg[5]/Q
                         net (fo=1, routed)           4.653    10.670    Data_out_OBUF[5]
    B21                  OBUF (Prop_obuf_I_O)         2.651    13.321 r  Data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.321    Data_out[5]
    B21                                                               r  Data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 3.165ns (40.464%)  route 4.656ns (59.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X82Y48         FDCE                                         r  Data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48         FDCE (Prop_fdce_C_Q)         0.518     6.017 r  Data_out_reg[4]/Q
                         net (fo=1, routed)           4.656    10.674    Data_out_OBUF[4]
    B22                  OBUF (Prop_obuf_I_O)         2.647    13.320 r  Data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.320    Data_out[4]
    B22                                                               r  Data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 3.083ns (39.862%)  route 4.651ns (60.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X83Y49         FDCE                                         r  Data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDCE (Prop_fdce_C_Q)         0.456     5.955 r  Data_out_reg[7]/Q
                         net (fo=1, routed)           4.651    10.607    Data_out_OBUF[7]
    E21                  OBUF (Prop_obuf_I_O)         2.627    13.234 r  Data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.234    Data_out[7]
    E21                                                               r  Data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 3.110ns (40.368%)  route 4.594ns (59.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X82Y49         FDCE                                         r  Data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDCE (Prop_fdce_C_Q)         0.518     6.017 r  Data_out_reg[1]/Q
                         net (fo=1, routed)           4.594    10.611    Data_out_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         2.592    13.204 r  Data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.204    Data_out[1]
    G19                                                               r  Data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.570ns  (logic 3.100ns (40.944%)  route 4.471ns (59.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X82Y49         FDCE                                         r  Data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDCE (Prop_fdce_C_Q)         0.518     6.017 r  Data_out_reg[3]/Q
                         net (fo=1, routed)           4.471    10.488    Data_out_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         2.582    13.070 r  Data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.070    Data_out[3]
    H19                                                               r  Data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 3.051ns (41.017%)  route 4.387ns (58.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X83Y49         FDCE                                         r  Data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDCE (Prop_fdce_C_Q)         0.456     5.955 r  Data_out_reg[2]/Q
                         net (fo=1, routed)           4.387    10.342    Data_out_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.595    12.937 r  Data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.937    Data_out[2]
    H20                                                               r  Data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.040ns (60.921%)  route 2.592ns (39.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.737     5.499    clk_IBUF_BUFG
    SLICE_X82Y47         FDCE                                         r  Data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDCE (Prop_fdce_C_Q)         0.518     6.017 r  Data_out_reg[0]/Q
                         net (fo=1, routed)           2.592     8.609    Data_out_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.132 r  Data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.132    Data_out[0]
    T22                                                               r  Data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.387ns (63.695%)  route 0.791ns (36.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X82Y47         FDCE                                         r  Data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Data_out_reg[0]/Q
                         net (fo=1, routed)           0.791     2.490    Data_out_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.713 r  Data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    Data_out[0]
    T22                                                               r  Data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.253ns (44.369%)  route 1.571ns (55.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X83Y49         FDCE                                         r  Data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Data_out_reg[2]/Q
                         net (fo=1, routed)           1.571     3.247    Data_out_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         1.112     4.359 r  Data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.359    Data_out[2]
    H20                                                               r  Data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.263ns (43.675%)  route 1.629ns (56.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X82Y49         FDCE                                         r  Data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Data_out_reg[3]/Q
                         net (fo=1, routed)           1.629     3.327    Data_out_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         1.099     4.426 r  Data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.426    Data_out[3]
    H19                                                               r  Data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.273ns (42.879%)  route 1.696ns (57.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X82Y49         FDCE                                         r  Data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Data_out_reg[1]/Q
                         net (fo=1, routed)           1.696     3.395    Data_out_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         1.109     4.504 r  Data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.504    Data_out[1]
    G19                                                               r  Data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.285ns (42.842%)  route 1.714ns (57.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X83Y49         FDCE                                         r  Data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Data_out_reg[7]/Q
                         net (fo=1, routed)           1.714     3.390    Data_out_OBUF[7]
    E21                  OBUF (Prop_obuf_I_O)         1.144     4.534 r  Data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.534    Data_out[7]
    E21                                                               r  Data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.327ns (43.369%)  route 1.733ns (56.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X82Y48         FDCE                                         r  Data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Data_out_reg[4]/Q
                         net (fo=1, routed)           1.733     3.432    Data_out_OBUF[4]
    B22                  OBUF (Prop_obuf_I_O)         1.163     4.595 r  Data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.595    Data_out[4]
    B22                                                               r  Data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.332ns (43.448%)  route 1.734ns (56.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X82Y48         FDCE                                         r  Data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Data_out_reg[5]/Q
                         net (fo=1, routed)           1.734     3.432    Data_out_OBUF[5]
    B21                  OBUF (Prop_obuf_I_O)         1.168     4.600 r  Data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.600    Data_out[5]
    B21                                                               r  Data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.314ns (42.110%)  route 1.807ns (57.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.588     1.535    clk_IBUF_BUFG
    SLICE_X82Y47         FDCE                                         r  Data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Data_out_reg[6]/Q
                         net (fo=1, routed)           1.807     3.506    Data_out_OBUF[6]
    D21                  OBUF (Prop_obuf_I_O)         1.150     4.656 r  Data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.656    Data_out[6]
    D21                                                               r  Data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          2265 Endpoints
Min Delay          2265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[7][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.383ns  (logic 1.594ns (13.999%)  route 9.790ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         6.132     7.602    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.726 r  kar_inst/product_fifo[7][100]_i_1/O
                         net (fo=101, routed)         3.657    11.383    kar_inst_n_12
    SLICE_X66Y38         FDRE                                         r  product_fifo_reg[7][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.551     5.034    clk_IBUF_BUFG
    SLICE_X66Y38         FDRE                                         r  product_fifo_reg[7][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.383ns  (logic 1.594ns (13.999%)  route 9.790ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         6.132     7.602    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.726 r  kar_inst/product_fifo[7][100]_i_1/O
                         net (fo=101, routed)         3.657    11.383    kar_inst_n_12
    SLICE_X66Y38         FDRE                                         r  product_fifo_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.551     5.034    clk_IBUF_BUFG
    SLICE_X66Y38         FDRE                                         r  product_fifo_reg[7][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[7][72]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.201ns  (logic 1.594ns (14.226%)  route 9.608ns (85.774%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         6.132     7.602    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.726 r  kar_inst/product_fifo[7][100]_i_1/O
                         net (fo=101, routed)         3.475    11.201    kar_inst_n_12
    SLICE_X70Y47         FDRE                                         r  product_fifo_reg[7][72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.556     5.039    clk_IBUF_BUFG
    SLICE_X70Y47         FDRE                                         r  product_fifo_reg[7][72]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[7][77]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.201ns  (logic 1.594ns (14.226%)  route 9.608ns (85.774%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         6.132     7.602    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.726 r  kar_inst/product_fifo[7][100]_i_1/O
                         net (fo=101, routed)         3.475    11.201    kar_inst_n_12
    SLICE_X70Y47         FDRE                                         r  product_fifo_reg[7][77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.556     5.039    clk_IBUF_BUFG
    SLICE_X70Y47         FDRE                                         r  product_fifo_reg[7][77]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[7][45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.099ns  (logic 1.594ns (14.357%)  route 9.506ns (85.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         6.132     7.602    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.726 r  kar_inst/product_fifo[7][100]_i_1/O
                         net (fo=101, routed)         3.373    11.099    kar_inst_n_12
    SLICE_X66Y41         FDRE                                         r  product_fifo_reg[7][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.553     5.036    clk_IBUF_BUFG
    SLICE_X66Y41         FDRE                                         r  product_fifo_reg[7][45]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[1][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.000ns  (logic 1.594ns (14.487%)  route 9.407ns (85.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         5.856     7.326    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.450 r  kar_inst/product_fifo[1][100]_i_1/O
                         net (fo=101, routed)         3.550    11.000    kar_inst_n_15
    SLICE_X78Y31         FDRE                                         r  product_fifo_reg[1][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.548     5.031    clk_IBUF_BUFG
    SLICE_X78Y31         FDRE                                         r  product_fifo_reg[1][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[1][32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.000ns  (logic 1.594ns (14.487%)  route 9.407ns (85.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         5.856     7.326    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.450 r  kar_inst/product_fifo[1][100]_i_1/O
                         net (fo=101, routed)         3.550    11.000    kar_inst_n_15
    SLICE_X78Y31         FDRE                                         r  product_fifo_reg[1][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.548     5.031    clk_IBUF_BUFG
    SLICE_X78Y31         FDRE                                         r  product_fifo_reg[1][32]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[7][69]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.984ns  (logic 1.594ns (14.508%)  route 9.391ns (85.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         6.132     7.602    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.726 r  kar_inst/product_fifo[7][100]_i_1/O
                         net (fo=101, routed)         3.258    10.984    kar_inst_n_12
    SLICE_X66Y46         FDRE                                         r  product_fifo_reg[7][69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.554     5.037    clk_IBUF_BUFG
    SLICE_X66Y46         FDRE                                         r  product_fifo_reg[7][69]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.979ns  (logic 1.594ns (14.514%)  route 9.386ns (85.486%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         5.856     7.326    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.450 r  kar_inst/product_fifo[1][100]_i_1/O
                         net (fo=101, routed)         3.529    10.979    kar_inst_n_15
    SLICE_X80Y31         FDRE                                         r  product_fifo_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.549     5.032    clk_IBUF_BUFG
    SLICE_X80Y31         FDRE                                         r  product_fifo_reg[1][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_fifo_reg[1][34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.979ns  (logic 1.594ns (14.514%)  route 9.386ns (85.486%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rst_IBUF_inst/O
                         net (fo=914, routed)         5.856     7.326    kar_inst/rst_IBUF
    SLICE_X85Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.450 r  kar_inst/product_fifo[1][100]_i_1/O
                         net (fo=101, routed)         3.529    10.979    kar_inst_n_15
    SLICE_X80Y31         FDRE                                         r  product_fifo_reg[1][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        1.549     5.032    clk_IBUF_BUFG
    SLICE_X80Y31         FDRE                                         r  product_fifo_reg[1][34]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in1_stage1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.237ns (35.713%)  route 0.428ns (64.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.428     0.665    rst_IBUF
    SLICE_X107Y53        FDCE                                         f  in1_stage1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.907     2.101    clk_IBUF_BUFG
    SLICE_X107Y53        FDCE                                         r  in1_stage1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in2_stage1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.237ns (35.480%)  route 0.432ns (64.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.432     0.669    rst_IBUF
    SLICE_X106Y53        FDCE                                         f  in2_stage1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.907     2.101    clk_IBUF_BUFG
    SLICE_X106Y53        FDCE                                         r  in2_stage1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in2_stage1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.237ns (35.480%)  route 0.432ns (64.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.432     0.669    rst_IBUF
    SLICE_X106Y53        FDCE                                         f  in2_stage1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.907     2.101    clk_IBUF_BUFG
    SLICE_X106Y53        FDCE                                         r  in2_stage1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in2_stage1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.237ns (35.480%)  route 0.432ns (64.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.432     0.669    rst_IBUF
    SLICE_X106Y53        FDCE                                         f  in2_stage1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.907     2.101    clk_IBUF_BUFG
    SLICE_X106Y53        FDCE                                         r  in2_stage1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in2_stage1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.237ns (35.480%)  route 0.432ns (64.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.432     0.669    rst_IBUF
    SLICE_X106Y53        FDCE                                         f  in2_stage1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.907     2.101    clk_IBUF_BUFG
    SLICE_X106Y53        FDCE                                         r  in2_stage1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in1_stage1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.237ns (27.129%)  route 0.638ns (72.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.638     0.875    rst_IBUF
    SLICE_X105Y53        FDCE                                         f  in1_stage1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.881     2.075    clk_IBUF_BUFG
    SLICE_X105Y53        FDCE                                         r  in1_stage1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in1_stage1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.237ns (27.129%)  route 0.638ns (72.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.638     0.875    rst_IBUF
    SLICE_X105Y53        FDCE                                         f  in1_stage1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.881     2.075    clk_IBUF_BUFG
    SLICE_X105Y53        FDCE                                         r  in1_stage1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            in1_stage1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.237ns (27.129%)  route 0.638ns (72.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.638     0.875    rst_IBUF
    SLICE_X104Y53        FDCE                                         f  in1_stage1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.881     2.075    clk_IBUF_BUFG
    SLICE_X104Y53        FDCE                                         r  in1_stage1_reg[3]/C

Slack:                    inf
  Source:                 Data_in1[0]
                            (input port)
  Destination:            in1_stage1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.163ns (17.555%)  route 0.768ns (82.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  Data_in1[0] (IN)
                         net (fo=0)                   0.000     0.000    Data_in1[0]
    H18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Data_in1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.768     0.931    Data_in1_IBUF[0]
    SLICE_X107Y53        FDCE                                         r  in1_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.907     2.101    clk_IBUF_BUFG
    SLICE_X107Y53        FDCE                                         r  in1_stage1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            kar_A_reg[61]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.237ns (23.747%)  route 0.763ns (76.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rst_IBUF_inst/O
                         net (fo=914, routed)         0.763     1.000    rst_IBUF
    SLICE_X102Y51        FDCE                                         f  kar_A_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2231, routed)        0.881     2.075    clk_IBUF_BUFG
    SLICE_X102Y51        FDCE                                         r  kar_A_reg[61]/C





