

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 20:04:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17537|  69393|  17537|  69393|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                         |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  17536|  69392| 2192 ~ 8674 |          -|          -|       8|    no    |
        | + Loop 1.1              |     18|     18|            2|          -|          -|       9|    no    |
        | + Loop 1.2              |   2170|   8652|  310 ~ 618  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.2.1          |    308|    616|           44|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.2.1.1      |     42|     42|           14|          -|          -|       3|    no    |
        |    ++++ Loop 1.2.1.1.1  |     12|     12|            4|          -|          -|       3|    no    |
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    401|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     280|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     312|    565|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U42  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |empty_U  |depthwise_conv2d_fix_2_empty  |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                              |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp6_fu_491_p2        |     *    |      0|  0|  33|           6|           7|
    |tmp8_fu_413_p2        |     *    |      0|  0|  33|           7|           5|
    |add_ln22_3_fu_309_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln22_fu_304_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln26_1_fu_354_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln26_fu_364_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln37_4_fu_540_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln37_5_fu_550_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln37_fu_530_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln45_fu_501_p2    |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_582_p2      |     +    |      0|  0|  39|          32|          32|
    |i_fu_348_p2           |     +    |      0|  0|  13|           4|           1|
    |k_h_fu_439_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_516_p2         |     +    |      0|  0|  10|           2|           1|
    |out_d_fu_320_p2       |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_393_p2       |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_423_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_471_p2        |     +    |      0|  0|  13|           4|           4|
    |tmp7_fu_403_p2        |     +    |      0|  0|  15|           7|           7|
    |tmp_fu_481_p2         |     +    |      0|  0|  15|           7|           7|
    |sub_ln37_fu_465_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln22_fu_314_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_342_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln31_fu_388_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_418_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln35_fu_433_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln36_fu_510_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 401|         164|         150|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  56|         13|    1|         13|
    |buffer_0_reg_236  |   9|          2|   32|         64|
    |buffer_1_reg_257  |   9|          2|   32|         64|
    |empty_address0    |  15|          3|    4|         12|
    |i_0_reg_200       |   9|          2|    4|          8|
    |k_h_0_reg_246     |   9|          2|    2|          4|
    |k_w_0_reg_269     |   9|          2|    2|          4|
    |out_d_0_reg_164   |   9|          2|    4|          8|
    |out_h_0_reg_212   |   9|          2|    4|          8|
    |out_w_0_reg_224   |   9|          2|    4|          8|
    |phi_mul2_reg_188  |   9|          2|    7|         14|
    |phi_mul_reg_176   |   9|          2|    7|         14|
    +------------------+----+-----------+-----+-----------+
    |Total             | 161|         36|  103|        221|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln22_3_reg_630        |   7|   0|    7|          0|
    |add_ln22_reg_625          |   7|   0|    7|          0|
    |add_ln37_5_reg_728        |   5|   0|    5|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |buffer_0_reg_236          |  32|   0|   32|          0|
    |buffer_1_reg_257          |  32|   0|   32|          0|
    |buffer_6_reg_666          |  32|   0|   32|          0|
    |empty_65_reg_615          |   4|   0|    4|          0|
    |empty_66_reg_620          |   4|   0|    4|          0|
    |i_0_reg_200               |   4|   0|    4|          0|
    |i_reg_651                 |   4|   0|    4|          0|
    |input_load_reg_733        |  16|   0|   16|          0|
    |k_h_0_reg_246             |   2|   0|    2|          0|
    |k_h_reg_700               |   2|   0|    2|          0|
    |k_w_0_reg_269             |   2|   0|    2|          0|
    |k_w_reg_718               |   2|   0|    2|          0|
    |out_d_0_reg_164           |   4|   0|    4|          0|
    |out_d_reg_638             |   4|   0|    4|          0|
    |out_h_0_reg_212           |   4|   0|    4|          0|
    |out_h_reg_674             |   4|   0|    4|          0|
    |out_w_0_reg_224           |   4|   0|    4|          0|
    |out_w_reg_687             |   4|   0|    4|          0|
    |phi_mul2_reg_188          |   7|   0|    7|          0|
    |phi_mul_reg_176           |   7|   0|    7|          0|
    |sub_ln37_reg_705          |   5|   0|    5|          0|
    |tmp6_reg_710              |  11|   0|   11|          0|
    |tmp8_reg_679              |  11|   0|   11|          0|
    |trunc_ln_reg_743          |  19|   0|   19|          0|
    |zext_ln26_4_reg_643       |   3|   0|    7|          4|
    |zext_ln35_reg_692         |   4|   0|   11|          7|
    |zext_ln37_6_cast_reg_600  |   6|   0|   11|          5|
    |zext_ln37_reg_595         |   6|   0|    7|          1|
    |zext_ln45_1_cast_reg_610  |   5|   0|   11|          6|
    |zext_ln45_reg_605         |   5|   0|    7|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 280|   0|  305|         25|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

