Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/marvin/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CoreSight_L2_Deocde_lee_sim_behav xil_defaultlib.CoreSight_L2_Deocde_lee_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 15 for port 'count' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:928]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Index_Formmatter
Compiling module xil_defaultlib.PreProcess_default
Compiling module xil_defaultlib.Collection
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.ControlSwitch
Compiling module xil_defaultlib.ControlCore
Compiling module xil_defaultlib.CoreSight_L2_Decoder_lee
Compiling module xil_defaultlib.CoreSight_L2_Deocde_lee_sim
WARNING: [XSIM 43-3373] "/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sim_1/new/CoreSight_L2_Deocde_lee_sim.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CoreSight_L2_Deocde_lee_sim_behav
