Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 15:56:02 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file div5_timing_summary_routed.rpt -pb div5_timing_summary_routed.pb -rpx div5_timing_summary_routed.rpx -warn_on_violation
| Design       : div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.830        0.000                      0                    3        0.228        0.000                      0                    3        2.100        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.830        0.000                      0                    3        0.228        0.000                      0                    3        2.100        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.404ns (35.555%)  route 0.732ns (64.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.672     0.672    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.732     1.650    ap_done
    SLICE_X71Y120        LUT4 (Prop_lut4_I2_O)        0.158     1.808 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    ap_CS_fsm[0]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.638     5.638    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X71Y120        FDRE (Setup_fdre_C_D)        0.035     5.638    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.415ns (36.173%)  route 0.732ns (63.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.672     0.672    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.246     0.918 f  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.732     1.650    ap_done
    SLICE_X71Y120        LUT4 (Prop_lut4_I0_O)        0.169     1.819 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ap_CS_fsm[1]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.638     5.638    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X71Y120        FDRE (Setup_fdre_C_D)        0.063     5.666    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 tmp_4_reg_117_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_4_reg_117_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.322ns (40.687%)  route 0.469ns (59.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.672     0.672    ap_clk
    SLICE_X71Y120        FDRE                                         r  tmp_4_reg_117_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  tmp_4_reg_117_reg[0]/Q
                         net (fo=129, routed)         0.469     1.410    tmp_4_reg_117
    SLICE_X71Y120        LUT4 (Prop_lut4_I3_O)        0.053     1.463 r  tmp_4_reg_117[0]_i_1/O
                         net (fo=1, routed)           0.000     1.463    tmp_4_reg_117[0]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  tmp_4_reg_117_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.638     5.638    ap_clk
    SLICE_X71Y120        FDRE                                         r  tmp_4_reg_117_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X71Y120        FDRE (Setup_fdre_C_D)        0.034     5.637    tmp_4_reg_117_reg[0]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  4.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.130ns (40.840%)  route 0.188ns (59.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.283     0.283    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.188     0.572    ap_CS_fsm_reg_n_0_[0]
    SLICE_X71Y120        LUT4 (Prop_lut4_I2_O)        0.030     0.602 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.602    ap_CS_fsm[1]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.298     0.298    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X71Y120        FDRE (Hold_fdre_C_D)         0.075     0.373    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_4_reg_117_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.687%)  route 0.179ns (58.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.283     0.283    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.179     0.562    ap_CS_fsm_reg_n_0_[0]
    SLICE_X71Y120        LUT4 (Prop_lut4_I2_O)        0.028     0.590 r  tmp_4_reg_117[0]_i_1/O
                         net (fo=1, routed)           0.000     0.590    tmp_4_reg_117[0]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  tmp_4_reg_117_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.298     0.298    ap_clk
    SLICE_X71Y120        FDRE                                         r  tmp_4_reg_117_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X71Y120        FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_4_reg_117_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.466%)  route 0.188ns (59.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.283     0.283    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 f  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.188     0.572    ap_CS_fsm_reg_n_0_[0]
    SLICE_X71Y120        LUT4 (Prop_lut4_I0_O)        0.028     0.600 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.600    ap_CS_fsm[0]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=108, unset)          0.298     0.298    ap_clk
    SLICE_X71Y120        FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X71Y120        FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X4Y47    div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y43    div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg__8/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y47    div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y51    div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg__1/CLK
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X71Y120  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            0.700         5.000       4.300      SLICE_X71Y120  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.700         5.000       4.300      SLICE_X71Y120  tmp_4_reg_117_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.700         5.000       4.300      SLICE_X67Y115  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.700         5.000       4.300      SLICE_X65Y120  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            0.700         5.000       4.300      SLICE_X70Y110  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]__1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X71Y120  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X71Y120  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  tmp_4_reg_117_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  tmp_4_reg_117_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X67Y115  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X67Y115  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X65Y120  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X65Y120  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  tmp_4_reg_117_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X71Y120  tmp_4_reg_117_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X67Y115  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X67Y115  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X65Y120  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X65Y120  div5_mul_64s_66nsbkb_U1/div5_mul_64s_66nsbkb_Mul2S_0_U/p_tmp_reg[0]__0/C



