
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Sat May 25 18:16:00 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp b0, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	call	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 0645                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 0110                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 056e                 	call sound
0000fa ec08
0000fb 2e30
0000fc e001
0000fd 930f
0000fe 923f
0000ff e300
000100 2e30
000101 e006
000102 943a
000103 f7f1
000104 943a
000105 950a
000106 f7d9
000107 903f
000108 910f
000109 943a
00010a f791
00010b 950a
00010c f781                      	WAIT_MS 200
00010d e00f
00010e bb02                      	OUTI	KPDO,0x0f
00010f 9518                          reti
                                 
                                 overflow0:
000110 e000
000111 bf03                      	OUTI TCCR0, 0
000112 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000113 ef00
000114 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000115 e00f
000116 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000117 ef0f
000118 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000119 e00f
00011a bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
00011b e000
00011c bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00011d 2422                      	clr		wr0
00011e 2411                      	clr		wr1
00011f 24ff                      	clr		wr2
                                 
000120 2733                      	clr		a1				
000121 2744                      	clr		a2
000122 2755                      	clr		a3
000123 2777                      	clr		b1
000124 2788                      	clr		b2
000125 2799                      	clr		b3
                                 
000126 9478                      	sei
000127 940c 0129                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000129 20ff                      	tst		wr2				; check flag/semaphore
00012a f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
00012b 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
00012c 2722                      	clr		a0
00012d 0d21                      	add		a0, wr1			; col
00012e 0d22                      	add		a0, wr0			; row
00012f 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
000130 2e82                      	mov c0, a0
                                 
000131 fd21                      	sbrc a0, 1
000132 5f6c                      	subi b0, -4
000133 fd22                      	sbrc a0, 2
000134 5f68                      	subi b0, -8
000135 fd23                      	sbrc a0, 3
000136 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000137 fd25                      	sbrc a0, 5
000138 5f6f                      	subi b0, -1
000139 fd26                      	sbrc a0, 6
00013a 5f6e                      	subi b0, -2
00013b fd27                      	sbrc a0, 7
00013c 5f6d                      	subi b0, -3
                                 
00013d 2fe6                      	mov zl, b0
00013e 27ff                      	clr zh
00013f 5ee2                      	subi zl, low(-2*KeySet01)
000140 4ffc                      	sbci zh, high(-2*KeySet01)
000141 95c8                      	lpm
000142 2d60                      	mov b0, r0
000143 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000144 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000146 fc37
000147 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000148 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000149 9300 8000                 	sts	LCD_IR, w		; store w in IR
00014b 9508                      	ret
                                 	
                                 lcd_4us:
00014c d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00014d 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00014e 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00014f 302d
000150 f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
000151 302a
000152 f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000153 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000155 fd07
000156 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000157 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000158 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
00015a 9508                      	ret	
                                 	
00015b e001
00015c cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00015d e002
00015e cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00015f e100
000160 cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
000161 e104
000162 cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000163 e108
000164 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000165 e10c
000166 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000167 e00d
000168 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000169 e00c
00016a cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016b e00e
00016c cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00016d e00c
00016e cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016f e00f
000170 cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
000171 b705                      	in	w,MCUCR					; enable access to ext. SRAM
000172 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000173 bf05                      	out	MCUCR,w
000174 e001
000175 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000176 e006
000177 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000178 e00c
000179 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
00017a e308
00017b dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
00017c 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00017d 2f02                      	mov	w,a0
00017e 6800                      	ori	w,0b10000000
00017f cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
000180 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
000182 fd07
000183 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000184 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000185 6800                      	ori	w,0b10000000		; write address command
000186 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000187 9300 8000                 	sts	LCD_IR,w			; store in IR
000189 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
00018a 932f                      	push	a0				; safeguard a0
00018b e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
00018c dff0                      	rcall	LCD_pos			; set cursor position
00018d 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00018e 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00018f 3231
000190 4133
000191 3534
000192 4236
000193 3837
000194 4339
000195 302a
000196 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000197 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000198 4557
000199 434c
00019a 4d4f
00019b 2045
00019c 4f54
00019d 0020                      .db "WELCOME TO ", 0
                                 str1:
00019e 434d
00019f 2055
0001a0 4150
0001a1 5452
0001a2 0059                      .db "MCU PARTY", 0
                                 str2:
0001a3 2e41
0001a4 5020
0001a5 414c
0001a6 2059
0001a7 4147
0001a8 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a9 0000                      .db "A. PLAY GAME", 0
                                 str3:
0001aa 2e42
0001ab 4f20
0001ac 4550
0001ad 204e
0001ae 4153
0001af 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b0 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
0001b1 6557
0001b2 636c
0001b3 6d6f
0001b4 2065
0001b5 6f74
0001b6 7420
0001b7 6568
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b8 0000                      .db "Welcome to the",0
                                 
                                 strivia:
0001b9 7274
0001ba 7669
0001bb 6169
0001bc 6720
0001bd 6d61
0001be 2065
0001bf 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c0 0000                      .db "trivia game :)",0
                                 
                                 strlava:
0001c1 6f62
0001c2 7261
0001c3 2064
0001c4 7369
0001c5 6c20
0001c6 7661
0001c7 2061
0001c8 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c9 0000                      .db "board is lava :)",0
                                 
                                 strdance:
0001ca 656b
0001cb 7079
0001cc 6461
0001cd 6420
0001ce 6e61
0001cf 6563
0001d0 3a20
0001d1 0029                      .db "keypad dance :)",0
                                 
                                 strcorrect:
0001d2 6f43
0001d3 7272
0001d4 6365
0001d5 2174
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d6 0000                      .db "Correct!",0
                                 
                                 strfalse:
0001d7 6146
0001d8 736c
0001d9 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(43): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001da 0000                      .db "False!",0
                                 
                                 strivia2:
0001db 6e41
0001dc 7773
0001dd 7265
0001de 3520
0001df 312f
0001e0 2030
0001e1 6f63
0001e2 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001e3 7272
0001e4 6365
0001e5 6c74
0001e6 2079
0001e7 6f74
0001e8 7720
0001e9 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001ea 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001eb 6957
0001ec 206e
0001ed 2f32
0001ee 2033
0001ef 6f74
0001f0 7720
0001f1 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001f2 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
0001f3 7331
0001f4 2074
0001f5 6c63
0001f6 6575
0001f7 003a                      .db "1st clue:",0
                                 
                                 strclue1b:
0001f8 4e53
0001f9 574f
0001fa 5720
0001fb 4948
0001fc 4554
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fd 0000                      .db "SNOW WHITE",0
                                 
                                 strclue2a:
0001fe 6e32
0001ff 2064
000200 6c63
000201 6575
000202 003a                      .db "2nd clue:",0
                                 
                                 strclue2b:
000203 6c4f
000204 6d79
000205 6970
000206 2063
000207 6972
000208 676e
000209 0073                      .db "Olympic rings",0
                                 
                                 strwin1:
00020a 4f43
00020b 474e
00020c 4152
00020d 5554
00020e 414c
00020f 4954
000210 4e4f
000211 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
000212 4f59
000213 2055
000214 4957
000215 004e                      .db "YOU WIN",0
                                 
                                 strlose1:
000216 4f59
000217 2055
000218 4f4c
000219 4553
00021a 002c                      .db "YOU LOSE,",0
                                 
                                 strlose2:
00021b 5254
00021c 2059
00021d 4741
00021e 4941
00021f 004e                      .db "TRY AGAIN",0
                                 
                                 ; Choose games
                                 strgame1:
000220 2e41
000221 5420
000222 4952
000223 4956
000224 2041
000225 5551
000226 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(80): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000227 0000                      .db "A. TRIVIA QUIZ", 0
                                 strgame2:
000228 2e42
000229 4c20
00022a 5641
00022b 2041
00022c 4f42
00022d 5241
00022e 0044                      .db "B. LAVA BOARD", 0
                                 strgame3:
00022f 2e43
000230 4b20
000231 5945
000232 4150
000233 2044
000234 4144
000235 434e
000236 0045                      .db "C. KEYPAD DANCE",0
                                 
                                 ; Open safe
                                 str6:
000237 4e45
000238 4554
000239 2052
00023a 4150
00023b 5353
00023c 4f43
00023d 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(88): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023e 0000                      .db "ENTER PASSCODE", 0
                                 str7:
00023f 4e49
000240 4f43
000241 5252
000242 4345
000243 2054
000244 4150
000245 5353
000246 4f43
000247 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(90): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000248 0000                      .db "INCORRECT PASSCODE", 0
                                 str8:
000249 4f43
00024a 474e
00024b 4152
00024c 5554
00024d 414c
00024e 4954
00024f 4e4f
000250 2c53
000251 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
000252 4f59
000253 2055
000254 4957
000255 204e
000256 4854
000257 5349
000258 4720
000259 4d41
00025a 2045
00025b 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
00025c 4854
00025d 4e41
00025e 534b
00025f 4620
000260 524f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(96): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000261 0000                      .db "THANKS FOR", 0
                                 str11:
000262 4c50
000263 5941
000264 4e49
000265 2147
000266 3a20
000267 0044                      .db "PLAYING! :D", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
000268 6857
000269 206f
00026a 7277
00026b 746f
00026c 2065
00026d 6874
00026e 0065                      .db "Who wrote the", 0
                                 striviaQ12:
00026f 6f73
000270 676e
000271 2720
000272 6874
000273 6972
000274 6c6c
000275 7265
000276 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(105): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000277 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
000278 2e41
000279 5020
00027a 414c
00027b 4259
00027c 494f
00027d 4320
00027e 5241
00027f 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(107): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000280 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
000281 2e42
000282 5420
000283 4152
000284 5943
000285 4320
000286 4148
000287 4d50
000288 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000289 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
00028a 2e43
00028b 4120
00028c 202e
00028d 4353
00028e 4d48
00028f 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(111): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000290 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
000291 2e44
000292 4d20
000293 202e
000294 414a
000295 4b43
000296 4f53
000297 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000298 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
000299 6857
00029a 206f
00029b 6c70
00029c 7961
00029d 0073                      .db "Who plays", 0
                                 striviaQ22:
00029e 6548
00029f 6d72
0002a0 6f69
0002a1 656e
0002a2 003f                      .db "Hermione?", 0
                                 strivia2A:
0002a3 2e41
0002a4 4520
0002a5 4d4d
0002a6 2041
0002a7 4157
0002a8 5354
0002a9 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(123): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002aa 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
0002ab 2e42
0002ac 4520
0002ad 4d4d
0002ae 2041
0002af 5453
0002b0 4e4f
0002b1 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
0002b2 2e43
0002b3 5020
0002b4 414c
0002b5 4259
0002b6 494f
0002b7 4320
0002b8 5241
0002b9 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(127): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ba 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
0002bb 2e44
0002bc 5a20
0002bd 454f
0002be 5320
0002bf 4c41
0002c0 4144
0002c1 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(129): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c2 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(131): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c3 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
0002c4 6857
0002c5 6369
0002c6 2068
0002c7 6162
0002c8 646e
0002c9 7720
0002ca 6f72
0002cb 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002cc 0000                      .db "Which band wrote", 0
                                 striviaQ32:
0002cd 6827
0002ce 7965
0002cf 7920
0002d0 756f
0002d1 2027
0002d2 003f                      .db "'hey you' ?", 0
                                 strivia3A:
0002d3 2e41
0002d4 5020
0002d5 414c
0002d6 4259
0002d7 494f
0002d8 4320
0002d9 5241
0002da 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(139): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002db 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
0002dc 2e42
0002dd 4c20
0002de 4445
0002df 5a20
0002e0 5045
0002e1 4c50
0002e2 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e3 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
0002e4 2e43
0002e5 4a20
0002e6 554f
0002e7 4e52
0002e8 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(143): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e9 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
0002ea 2e44
0002eb 5020
0002ec 4e49
0002ed 204b
0002ee 4c46
0002ef 594f
0002f0 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(147): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002f1 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
0002f2 6857
0002f3 206f
0002f4 7277
0002f5 746f
0002f6 2065
0002f7 4127
0002f8 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(151): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002f9 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
0002fa 6e6f
0002fb 4720
0002fc 7320
0002fd 7274
0002fe 6e69
0002ff 2767
000300 003f                      .db "on G string'?", 0
                                 strivia4A:
000301 2e41
000302 5020
000303 414c
000304 4259
000305 494f
000306 4320
000307 5241
000308 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(155): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000309 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
00030a 2e42
00030b 4220
00030c 4545
00030d 4854
00030e 564f
00030f 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(157): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000310 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
000311 2e43
000312 5320
000313 4843
000314 4255
000315 5245
000316 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
000317 2e44
000318 4a20
000319 532e
00031a 202e
00031b 4142
00031c 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(161): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031d 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(163): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031e 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
00031f 6857
000320 206f
000321 6574
000322 6361
000323 6568
000324 0073                      .db "Who teaches", 0
                                 striviaQ52:
000325 434d
000326 2055
000327 6562
000328 7473
000329 003f                      .db "MCU best?", 0
                                 strivia5A:
00032a 2e41
00032b 5020
00032c 414c
00032d 4259
00032e 494f
00032f 4320
000330 5241
000331 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(171): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000332 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
000333 2e42
000334 4120
000335 202e
000336 4353
000337 4d48
000338 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(173): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000339 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
00033a 2e43
00033b 4d20
00033c 202e
00033d 4c41
00033e 0049                      .db "C. M. ALI", 0
                                 strivia5D:
00033f 2e44
000340 4320
000341 2052
000342 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(179): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000343 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
000344 6857
000345 206f
000346 6f77
000347 206e
000348 6874
000349 2065
00034a 3032
00034b 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00034c 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
00034d 4946
00034e 4146
00034f 5720
000350 726f
000351 646c
000352 4320
000353 7075
000354 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
000355 2e41
000356 5020
000357 414c
000358 4259
000359 494f
00035a 4320
00035b 5241
00035c 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(187): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00035d 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
00035e 2e42
00035f 5320
000360 4957
000361 5a54
000362 5245
000363 414c
000364 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000365 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
000366 2e43
000367 4120
000368 4752
000369 4e45
00036a 4954
00036b 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(191): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00036c 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
00036d 2e44
00036e 4620
00036f 4152
000370 434e
000371 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(195): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000372 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
000373 6857
000374 6369
000375 2068
000376 6964
000377 6873
000378 6920
000379 0073                      .db "Which dish is", 0
                                 striviaQ72:
00037a 6f6e
00037b 2074
00037c 7773
00037d 7369
00037e 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(201): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00037f 0000                      .db "not swiss?", 0
                                 strivia7A:
000380 2e41
000381 5020
000382 414c
000383 4259
000384 494f
000385 4320
000386 5241
000387 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(203): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000388 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
000389 2e42
00038a 5220
00038b 4341
00038c 454c
00038d 5454
00038e 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
00038f 2e43
000390 4620
000391 4e4f
000392 5544
000393 0045                      .db "C. FONDUE", 0
                                 strivia7D:
000394 2e44
000395 5220
000396 454f
000397 5453
000398 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(211): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000399 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
00039a 6857
00039b 7461
00039c 7327
00039d 7420
00039e 6568
00039f 6320
0003a0 7061
0003a1 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a2 0000                      .db "What's the capi-", 0
                                 striviaQ82:
0003a3 6174
0003a4 206c
0003a5 666f
0003a6 4c20
0003a7 6f61
0003a8 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(217): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a9 0000                      .db "tal of Laos?", 0
                                 strivia8A:
0003aa 2e41
0003ab 4c20
0003ac 4f41
0003ad 0053                      .db "A. LAOS", 0
                                 strivia8B:
0003ae 2e42
0003af 5620
0003b0 4549
0003b1 544e
0003b2 4149
0003b3 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b4 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
0003b5 2e43
0003b6 5620
0003b7 4e45
0003b8 4349
0003b9 0045                      .db "C. VENICE", 0
                                 strivia8D:
0003ba 2e44
0003bb 5020
0003bc 414c
0003bd 4259
0003be 494f
0003bf 4320
0003c0 5241
0003c1 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(225): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c2 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c3 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
0003c4 6857
0003c5 7461
0003c6 7327
0003c7 7420
0003c8 6568
0003c9 6220
0003ca 7365
0003cb 0074                      .db "What's the best", 0
                                 striviaQ92:
0003cc 6573
0003cd 7463
0003ce 6f69
0003cf 206e
0003d0 7461
0003d1 4520
0003d2 4650
0003d3 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(233): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003d4 0000                      .db "section at EPFL?", 0
                                 strivia9A:
0003d5 2e41
0003d6 4c20
0003d7 4649
0003d8 2045
0003d9 4353
0003da 4549
0003db 434e
0003dc 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(235): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003dd 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
0003de 2e42
0003df 4d20
0003e0 4349
0003e1 4f52
0003e2 4554
0003e3 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(237): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e4 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
0003e5 2e43
0003e6 4520
0003e7 454c
0003e8 0043                      .db "C. ELEC", 0
                                 strivia9D:
0003e9 2e44
0003ea 5020
0003eb 414c
0003ec 4259
0003ed 494f
0003ee 4320
0003ef 5241
0003f0 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(241): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f1 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(243): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f2 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
0003f3 6857
0003f4 206f
0003f5 7277
0003f6 746f
0003f7 2065
0003f8 6874
0003f9 0065                      .db "Who wrote the", 0
                                 striviaQ102:
0003fa 6f73
0003fb 676e
0003fc 2720
0003fd 6b73
0003fe 2779
0003ff 003f                      .db "song 'sky'?", 0
                                 strivia10A:
000400 2e41
000401 4b20
000402 4e41
000403 4559
000404 5720
000405 5345
000406 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
000407 2e42
000408 5020
000409 414c
00040a 4259
00040b 494f
00040c 4320
00040d 5241
00040e 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(253): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00040f 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
000410 2e43
000411 4120
000412 202e
000413 4353
000414 4d48
000415 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(255): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000416 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
000417 2e44
000418 5420
000419 5941
00041a 4f4c
00041b 2052
00041c 5753
00041d 4649
00041e 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00041f 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
000420 6441
000421 2064
000422 2e30
000423 4335
000424 6920
000425 206e
000426 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(263): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000427 0000                      .db "Add 0.5C in 8s",0
                                 
                                 strlava4:
000428 6441
000429 2064
00042a 2e30
00042b 2d35
00042c 4331
00042d 6920
00042e 206e
00042f 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(266): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000430 0000                      .db "Add 0.5-1C in 8s",0
                                 
                                 strlava5:
000431 6441
000432 2064
000433 4331
000434 6920
000435 206e
000436 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(269): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000437 0000                      .db "Add 1C in 8s",0
                                 
                                 strlavawin1:
000438 4f59
000439 2055
00043a 4957
00043b 214e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(272): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00043c 0000                      .db "YOU WIN!",0
                                 
                                 strlavawin2:
00043d 4f43
00043e 474e
00043f 4152
000440 5554
000441 414c
000442 4954
000443 4e4f
000444 2153
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(275): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000445 0000                      .db "CONGRATULATIONS!",0
                                 
                                 strlavalost:
000446 7449
000447 7327
000448 6620
000449 6572
00044a 7a65
00044b 6e69
00044c 2167
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(278): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044d 0000                      .db "It's freezing!",0
                                 
                                 strlavahot:
00044e 2032
00044f 6f68
000450 2074
000451 6f74
000452 6820
000453 6e61
000454 6c64                      .include "subroutines.asm"
000455 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm(1): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm' included form here
000456 0000                      
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
000457 95c8                      	lpm
000458 2000                      	tst		r0
000459 f021                      	breq	done
00045a 2d20                      	mov		a0, r0
00045b dcf3                      	rcall	LCD_putc
00045c 9631                      	adiw	zl, 1
00045d cff9                      	rjmp	LCD_putstring
00045e 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
00045f 91ff
000460 91ef                      	POPZ			; z points to begin of "string"
000461 0fee
000462 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
000463 93af
000464 93bf                      	PUSHX
                                 		
                                 _printf_read:
000465 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
000466 9631                      	adiw	zl,1	; increment pointer Z
000467 2000                      	tst	r0			; test for ZERO (=end of string)
000468 f021                      	breq	_printf_end	; char=0 indicates end of ascii string
000469 f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
00046a 2d00                      	mov	w,r0
00046b d013                      	rcall	_putw	; display the character
00046c cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
00046d 9631                      	adiw	zl,1	; point to the next character
00046e 95f6
00046f 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
000470 91bf
000471 91af                      	POPX
000472 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
000473 fa00                      	bst	r0,0		; store sign in T
000474 2d00                      	mov	w,r0		; store formatting character in w
                                 
000475 95c8                      	lpm	
000476 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
000477 27bb                      	clr	xh			; clear high-byte
000478 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
000479 3804
00047a f079                      	JK	w,FCHAR,_putchar
00047b 3805
00047c f081                      	JK	w,FSTR ,_putstr
00047d c015                      	rjmp	_putnum
                                 	
00047e cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
00047f 932f
000480 93ff
000481 93ef                      	PUSH3	a0,zh,zl
000482 2de4
000483 2df5
000484 2f20                      	MOV3	a0,zh,zl, w,e1,e0
000485 9509                      	icall			; indirect call to "putc"
000486 91ef
000487 91ff
000488 912f                      	POP3	a0,zh,zl
000489 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
00048a 910c                      	ld	w,x
00048b dff3                      	rcall	_putw
00048c cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
00048d 910d                      	ld	w,x+
00048e 2300                      	tst	w
00048f f409                      	brne	PC+2
000490 cfd4                      	rjmp	_printf_read
000491 dfed                      	rcall	_putw
000492 cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
000493 935f
000494 934f
000495 933f
000496 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
000497 939f
000498 938f
000499 937f
00049a 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
00049b 912d
00049c 913d
00049d 914d
00049e 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
00049f fd06
0004a0 c006                      	JB1	w,6,_putdec
0004a1 fd05
0004a2 c00f                      	JB1	w,5,_putbin
0004a3 fd04
0004a4 c010                      	JB1	w,4,_puthex
0004a5 fd03
0004a6 c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
0004a7 e06a                      	ldi	b0,10		; b0 = base (10)
                                 
0004a8 2f70                      	mov	b1,w
0004a9 9576                      	lsr	b1
0004aa 7077                      	andi	b1,0b111	
0004ab 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
0004ac e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
0004ad 2f90                      	mov	b3,w
0004ae 9592                      	swap	b3
0004af 7093                      	andi	b3,0b11
0004b0 9593                      	inc	b3			; b3 = number of bytes (1..4)
0004b1 c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
0004b2 e062                      	ldi	b0,2		; b0 = base (2)
0004b3 e094                      	ldi	b3,4		; b3 = number of bytes (4)	
0004b4 c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
0004b5 e160                      	ldi	b0,16		; b0 = base (16)
0004b6 e094                      	ldi	b3,4		; b3 = number of bytes (4)
0004b7 c000                      	rjmp	_getdig
                                 
                                 _getdig:
0004b8 2f70                      	mov	b1,w
0004b9 9576                      	lsr	b1
0004ba 7077                      	andi	b1,0b111
0004bb f409                      	brne	PC+2
0004bc e078                      	ldi	b1,8		; if b1=0 then 8-digits
0004bd 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
0004be e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
0004bf c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
0004c0 e06a                      	ldi	b0,10		; base=10	
0004c1 95c8                      	lpm
0004c2 2d80                      	mov	b2,r0		; load dec.point position
0004c3 9631                      	adiw	zl,1	; increment char pointer
0004c4 95c8                      	lpm
0004c5 2d70                      	mov	b1,r0		; load ii.ff format
0004c6 9631                      	adiw	zl,1	; increment char pointer
                                 	
0004c7 2f90                      	mov	b3,w
0004c8 9595                      	asr	b3
0004c9 7093                      	andi	b3,0b11
0004ca 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
0004cb c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
0004cc 3094
0004cd f081                      	JK	b3,4,_printf_4b
0004ce 3093
0004cf f051                      	JK	b3,3,_printf_3b
0004d0 3092
0004d1 f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
0004d2 2733                      	clr	a1
0004d3 f416                      	brtc	PC+3	; T=1 sign extension
0004d4 fd27                      	sbrc	a0,7
0004d5 ef3f                      	ldi	a1,0xff
                                 _printf_2b:
0004d6 2744                      	clr	a2
0004d7 f416                      	brtc	PC+3	; T=1 sign extension	
0004d8 fd37                      	sbrc	a1,7
0004d9 ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
0004da 2755                      	clr	a3
0004db f416                      	brtc	PC+3	; T=1 sign extension
0004dc fd47                      	sbrc	a2,7
0004dd ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
0004de d009                      	rcall	_ftoa		; float to ascii
0004df 916f
0004e0 917f
0004e1 918f
0004e2 919f                      	POP4	b3,b2,b1,b0	; restore b
0004e3 912f
0004e4 913f
0004e5 914f
0004e6 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
0004e7 cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
0004e8 92cf                      	push	d0
0004e9 92bf
0004ea 92af
0004eb 929f
0004ec 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
0004ed 18bb
0004ee 24aa
0004ef 2499
0004f0 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
0004f1 f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
0004f2 94e8                      	clt
0004f3 2355                      	tst	a3				; if MSb(a)=1 then a=-a
0004f4 f46a                      	brpl	_ftoa_plus
0004f5 9468                      	set					; T=1 (minus)
0004f6 2377                      	tst	b1
0004f7 f009                      	breq	PC+2		; if b1=0 the print ALL digits
0004f8 5170                      	subi	b1,0x10		; decrease int digits
0004f9 9550
0004fa 9540
0004fb 9530
0004fc 9520
0004fd ef0f
0004fe 1b20
0004ff 0b30
000500 0b40
000501 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
000502 2388                      	tst	b2				; b0=0 (only integer part)
000503 f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
000504 9555
000505 9547
000506 9537
000507 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
000508 94b7
000509 94a7
00050a 9497
00050b 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
00050c 958a
00050d f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
00050e 937f                      	push	b1			; ii.ff (ii=int digits)
00050f 9572                      	swap	b1
000510 707f                      	andi	b1,0x0f
                                 	
000511 e20e                      	ldi	w,'.'			; push decimal point
000512 930f                      	push	w
                                 _ftoa_int1:
000513 d045                      	rcall	_div41		; int=int/10
000514 2d0c                      	mov	w,d0			; d=reminder
000515 d030                      	rcall	_hex2asc
000516 930f                      	push	w			; push rem(int/10)
000517 2700
000518 1720
000519 0730
00051a 0740
00051b 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
00051c f029                      	breq	_ftoa_space	; (int/10)=0 then finished
00051d 2377                      	tst	b1
00051e f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
00051f 957a
000520 f791                      	DJNZ	b1,_ftoa_int1
000521 c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
000522 2377                      	tst	b1				; if b1=0 then print ALL int-digits
000523 f029                      	breq	_ftoa_sign
000524 957a                      	dec	b1
000525 f019                      	breq	_ftoa_sign
000526 e200                      	ldi	w,' '			; write spaces
000527 df57                      	rcall	_putw	
000528 cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
000529 f416                      	brtc	PC+3		; if T=1 then write 'minus'
00052a e20d                      	ldi	w,'-'
00052b df53                      	rcall	_putw
                                 _ftoa_int3:
00052c 910f                      	pop	w
00052d 320e                      	cpi	w,'.'
00052e f011                      	breq	PC+3
00052f df4f                      	rcall	_putw
000530 cffb                      	rjmp	_ftoa_int3
                                 
000531 917f                      	pop	b1				; ii.ff (ff=frac digits)
000532 707f                      	andi	b1,0x0f
000533 2377                      	tst	b1
000534 f059                      	breq	_ftoa_end
                                 _ftoa_point:	
000535 df49                      	rcall	_putw		; write decimal point
000536 2d28
000537 2d39
000538 2d4a
000539 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
00053a d011                      	rcall	_mul41		; d.frac=10*frac
00053b 2d0c                      	mov	w,d0
00053c d009                      	rcall	_hex2asc
00053d df41                      	rcall	_putw
00053e 957a
00053f f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
000540 908f
000541 909f
000542 90af
000543 90bf                      	POP4	c3,c2,c1,c0
000544 90cf                      	pop	d0
000545 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
000546 300a                      	cpi	w,10
000547 f410                      	brsh	PC+3
000548 5d00                      	addi	w,'0'
000549 9508                      	ret
00054a 5a09                      	addi	w,('a'-10)
00054b 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
00054c 24cc                      _mul41:	clr	d0			; clear byte4 of result
00054d e200                      	ldi	w,32			; load bit counter
00054e 9488                      __m41:	clc				; clear carry
00054f fd20                      	sbrc	a0,0		; skip addition if LSB=0
000550 0ec6                      	add	d0,b0			; add b to MSB of a
000551 94c7
000552 9557
000553 9547
000554 9537
000555 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
000556 950a
000557 f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
000558 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
000559 24cc                      _div41:	clr	d0			; d will contain the remainder
00055a e200                      	ldi	w,32			; load bit counter
00055b 1f22
00055c 1f33
00055d 1f44
00055e 1f55
00055f 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
000560 1ac6                      	sub	d0, b0			; subtract b from remainder
000561 f408                      	brcc	PC+2	
000562 0ec6                      	add	d0, b0			; restore if remainder became negative
000563 950a
000564 f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
000565 1f22
000566 1f33
000567 1f44
000568 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
000569 9550
00056a 9540
00056b 9530
00056c 9520                      	COM4	a3,a2,a1,a0	; complement result
00056d 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 80 
                                 	call sound
                                 
                                 	ldi a0, som
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, som3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, lam
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 80
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 90
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 90
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150 
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 5
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 	ldi a0, dom3
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
00056e 2f76                      	mov	b1,b0		; duration high byte = b
00056f 2766                      	clr	b0		; duration  low byte = 0
000570 2733                      	clr	a1		; period high byte = a
000571 2322                      	tst	a0
000572 f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
000573 2f02                      	mov	w,a0		
000574 d012                      	rcall	wait9us		; 9us
000575 0000                      	nop			; 0.25us
000576 950a                      	dec	w		; 0.25us
000577 f7e1                      	brne	PC-3		; 0.50us	total = 10us
000578 9b1a
000579 c002
00057a 981a
00057b c001
00057c 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
00057d 1b62                      	sub	b0,a0		; decrement duration low  byte
00057e 0b73                      	sbc	b1,a1		; decrement duration high byte
00057f f798                      	brcc	sound1		; continue if duration>0
000580 9508                      	ret
                                 
                                 sound_off:
000581 e021                      	ldi	a0,1
000582 d004                      	rcall	wait9us
000583 1b62                      	sub	b0,a0		; decrement duration low  byte
000584 0b73                      	sbc	b1,a1		; decrement duration high byte
000585 f7e0                      	brcc	PC-3		; continue if duration>0
000586 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
000587 c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
000588 c000                      	rjmp	PC+1		; waiting 2 cylces
000589 d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
00058a d000                      wait4us:rcall	wait2us	
00058b 0000                      wait2us:nop
00058c 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
00058d 950a                      	dec	w					; loop time 2usec
00058e 0000                      	nop
00058f 0000                      	nop
000590 0000                      	nop
000591 0000                      	nop
000592 0000                      	nop
000593 f7c9                      	brne	wire1_wait
000594 9508                      	ret
                                 
                                 wire1_init:
000595 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
000596 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
000597 9508                      	ret
                                 	
000598 9abd
000599 ef00
00059a dff2
00059b 98bd
00059c e203
00059d dfef
00059e b306
00059f fb05
0005a0 ec0d
0005a1 dfeb
0005a2 9508                      wire1_reset:	WIRE1	480,70,410
0005a3 9abd
0005a4 e10c
0005a5 dfe7
0005a6 98bd
0005a7 e002
0005a8 dfe4
0005a9 b306
0005aa fb05
0005ab e001
0005ac dfe0
0005ad 9508                      wire1_write0:	WIRE1	56,4,1
0005ae 9abd
0005af e001
0005b0 dfdc
0005b1 98bd
0005b2 e10e
0005b3 dfd9
0005b4 b306
0005b5 fb05
0005b6 e001
0005b7 dfd5
0005b8 9508                      wire1_write1:	WIRE1	1,59,1
0005b9 9abd
0005ba e001
0005bb dfd1
0005bc 98bd
0005bd e007
0005be dfce
0005bf b306
0005c0 fb05
0005c1 e107
0005c2 dfca
0005c3 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
0005c4 933f                      	push	a1
0005c5 e038                      	ldi	a1,8
0005c6 9527                      	ror	a0
                                 
0005c7 f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
0005c8 dfe5                      	rcall	wire1_write1
0005c9 c001                      	rjmp	PC+2
0005ca dfd8                      	rcall	wire1_write0
                                 
0005cb 953a
0005cc f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
0005cd 913f                      	pop	a1	
0005ce 9508                      	ret
                                 
                                 wire1_read:
0005cf 933f                      	push	a1
0005d0 e038                      	ldi	a1,8
0005d1 9527                      	ror	a0
0005d2 dfe6                      	rcall	wire1_read1			; returns result in T
0005d3 f927                      	bld	a0,7					; move T to MSb
0005d4 953a
0005d5 f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
0005d6 913f                      	pop	a1	
0005d7 9508                      	ret
                                 	
                                 wire1_crc:
0005d8 e109                      	ldi	w,0b00011001
0005d9 e048                      	ldi	a2,8
0005da 9527                      crc1:	ror	a0
0005db f408                      	brcc	PC+2
0005dc 2730                      	eor	a1,w
0005dd fb30                      	bst	a1,0
0005de 9537                      	ror	a1
0005df f937                      	bld	a1,7
0005e0 954a
0005e1 f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
0005e2 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
0005e3 dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
0005e4 e000
0005e5 bf02                      	OUTI TCNT0, 0x00
0005e6 e001
0005e7 bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
0005e8 e008
0005e9 bf00                      	OUTI ASSR, (1<<AS0)
0005ea e007
0005eb bf03                      	OUTI TCCR0, 7
                                 	
0005ec 9478                      	sei
0005ed e001
0005ee 2eb0                      	_LDI c3, 1
0005ef c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
0005f0 dfa7                      	rcall	wire1_reset			; send a reset pulse
0005f1 ec2c
0005f2 940e 05c4                 	CA	wire1_write, skipROM	; skip ROM identification
0005f4 e424
0005f5 940e 05c4                 	CA	wire1_write, convertT	; initiate temp conversion
0005f7 ee0e
0005f8 2e30
0005f9 e003
0005fa 930f
0005fb 923f
0005fc e300
0005fd 2e30
0005fe e006
0005ff 943a
000600 f7f1
000601 943a
000602 950a
000603 f7d9
000604 903f
000605 910f
000606 943a
000607 f791
000608 950a
000609 f781                      	WAIT_MS	750					; wait 750 msec
                                 	
00060a db52                      	rcall	lcd_home			; place cursor to home position
00060b df8c                      	rcall	wire1_reset			; send a reset pulse
00060c ec2c
00060d 940e 05c4                 	CA	wire1_write, skipROM
00060f eb2e
000610 940e 05c4                 	CA	wire1_write, readScratchpad	
000612 dfbc                      	rcall	wire1_read			; read temperature LSB
000613 2e82                      	mov	c0,a0
000614 dfba                      	rcall	wire1_read			; read temperature MSB
000615 2f72                      	mov	b1,a0
000616 2d68                      	mov	b0,c0
                                 	
000617 940e 015b                 	call LCD_clear
000619 e420
00061a 940e 017d                 	CA lcd_pos, $40
00061c e40f
00061d 2e40
00061e e001
00061f 2e50
000620 940e 045f                 	PRINTF	LCD
000622 6574
000623 706d
000624 3d31
000625 168b
000626 4204
000627 2043
000628 000d                      .db	"temp1=",FFRAC2+FSIGN,b,4,$42,"C ",CR,0
000629 e000
00062a 16b0                      	_CPI c3, 0
00062b f021                      	breq out_test
00062c 2ec6                      	mov d0, b0
00062d 2ed7                      	mov d1, b1
00062e e000
00062f 2eb0                      	_LDI c3,0
                                 out_test:
000630 e020
000631 940e 017d                 	CA lcd_pos, $0
000633 e40f
000634 2e40
000635 e001
000636 2e50
000637 940e 045f                 	PRINTF	LCD
000639 6574
00063a 706d
00063b 3d30
00063c 0c8b
00063d 4204
00063e 2043
00063f 000d                      .db	"temp0=",FFRAC2+FSIGN,d,4,$42,"C ",CR,0
000640 b683                      	in c0, TCCR0 
000641 fc80                      	sbrc c0, 0
000642 940c 05f0                 	jmp main_wire
000644 9508                      	ret
                                 
                                 
                                 reset:
000645 ef0f
000646 bf0d
000647 e100
000648 bf0e                      	LDSP	RAMEND	
000649 db27                      	rcall LCD_init
00064a ef0f                      	ldi r16, 0xff
00064b bb07                      	out DDRB, r16
00064c e000                      	ldi r16, 0x00
00064d bb01                      	out DDRD, r16
00064e 9a12                      	sbi		DDRE,SPEAKER	; enable sound
00064f 940c 0651                 	jmp main
                                 
                                 main:
000651 940e 015b                 	call	LCD_clear
000653 940e 0171
000655 e3e0
000656 e0f3
000657 940e 0457
000659 e3ec
00065a e0f3
00065b e420
00065c 940e 017d
00065e 940e 0457                 	DISPLAY2 str0, str1
                                 	;MENU_SONG
                                 
                                 
                                 main_loop:
000660 d011                      	rcall start
000661 fd61
000662 940e 068b                 	CB1 b0,1, safe
000664 fd60
000665 940e 0693                 	CB1 b0,0, games
000667 fd60
000668 940e 06c8                 	CB1 b0,0, trivia
00066a fd61
00066b 940e 0fec                 	CB1 b0,1, lava
00066d fd62
00066e 940e 12e7                 	CB1 b0,2, dance
                                 
000670 940c 0660                 	jmp main_loop
                                 
                                 start:
000672 940e 0171
000674 e4e6
000675 e0f3
000676 940e 0457
000678 e5e4
000679 e0f3
00067a e420
00067b 940e 017d
00067d 940e 0457                 	DISPLAY2 str2, str3
00067f 940e 0113                 	call reset_kpd
000681 940e 1329                 	call check_reset
000683 2f62                      	mov b0, a0
000684 3861                      	cpi b0, 0x81
000685 f011                      	breq PC+3
000686 3862                      	cpi b0, 0x82
000687 f409                      	brne PC+2
000688 9508                      	ret
000689 940c 0672                 	jmp start
                                 
                                 safe:
00068b 940e 0171
00068d e6ee
00068e e0f4
00068f 940e 0457                 	DISPLAY1 str6
000691 940c 1307                 	jmp end
                                 
                                 games:
                                 ; ==============================================================================
                                 ;/*
                                 page1:
000693 940e 0171
000695 e4e0
000696 e0f4
000697 940e 0457
000699 e5e0
00069a e0f4
00069b e420
00069c 940e 017d
00069e 940e 0457                 	DISPLAY2 strgame1, strgame2
0006a0 940e 0113                 	call reset_kpd
0006a2 940e 1329                 	call check_reset
0006a4 2f62                      	mov b0, a0
0006a5 3861                      	cpi b0, 0x81 ; A
0006a6 f409                      	brne PC+2
0006a7 9508                      	ret
0006a8 3862                      	cpi b0, 0x82 ; B
0006a9 f409                      	brne PC+2
0006aa 9508                      	ret
0006ab 3864                      	cpi b0, 0x84 ; C
0006ac f409                      	brne PC+2
0006ad 9508                      	ret
0006ae 3468                      	cpi b0, 0x48 ; check if # key pressed
0006af f719                      	brne page1
                                 page2:
0006b0 940e 0171
0006b2 e5ee
0006b3 e0f4
0006b4 940e 0457                 	DISPLAY1 strgame3
0006b6 940e 0113                 	call reset_kpd
0006b8 940e 1329                 	call check_reset
0006ba 2f62                      	mov b0, a0
0006bb 3861                      	cpi b0, 0x81 ; A
0006bc f409                      	brne PC+2
0006bd 9508                      	ret
0006be 3862                      	cpi b0, 0x82 ; B
0006bf f409                      	brne PC+2
0006c0 9508                      	ret
0006c1 3864                      	cpi b0, 0x84 ; C
0006c2 f409                      	brne PC+2
0006c3 9508                      	ret
0006c4 3468                      	cpi b0, 0x48 ; check if # key pressed
0006c5 f751                      	brne page2
0006c6 940c 0693                 	jmp games
                                 ; ==============================================================================
                                 /*
                                 	DISPLAY2 strgame1, strgame2
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	cpi b0, 0x81
                                 	breq PC+3
                                 	cpi b0, 0x82
                                 	brne PC+2
                                 	ret
                                 	jmp games
                                 
                                 */
                                 trivia:
0006c8 940e 0171
0006ca e6e2
0006cb e0f3
0006cc 940e 0457
0006ce e7e2
0006cf e0f3
0006d0 e420
0006d1 940e 017d
0006d3 940e 0457                 	DISPLAY2 strwelcome, strivia
0006d5 ed00
0006d6 2e30
0006d7 e008
0006d8 930f
0006d9 923f
0006da e300
0006db 2e30
0006dc e006
0006dd 943a
0006de f7f1
0006df 943a
0006e0 950a
0006e1 f7d9
0006e2 903f
0006e3 910f
0006e4 943a
0006e5 f791
0006e6 950a
0006e7 f781                      	WAIT_MS 2000
0006e8 940e 0171
0006ea ebe6
0006eb e0f3
0006ec 940e 0457
0006ee ece6
0006ef e0f3
0006f0 e420
0006f1 940e 017d
0006f3 940e 0457                 	DISPLAY2 strivia2, strivia3
0006f5 ed00
0006f6 2e30
0006f7 e008
0006f8 930f
0006f9 923f
0006fa e300
0006fb 2e30
0006fc e006
0006fd 943a
0006fe f7f1
0006ff 943a
000700 950a
000701 f7d9
000702 903f
000703 910f
000704 943a
000705 f791
000706 950a
000707 f781                      	WAIT_MS 2000
000708 e000
000709 2e90                      	_LDI c1, 0x00
00070a 940e 0171
00070c ede0
00070d e0f4
00070e 940e 0457
000710 edee
000711 e0f4
000712 e420
000713 940e 017d
000715 940e 0457
000717 940e 0113
000719 940e 1329
00071b 2f62
00071c 7820
00071d f009
00071e 940c 0754
000720 3468
000721 f741
000722 940e 0171
000724 efe0
000725 e0f4
000726 940e 0457
000728 e0e2
000729 e0f5
00072a e420
00072b 940e 017d
00072d 940e 0457
00072f 940e 0113
000731 940e 1329
000733 2f62
000734 7820
000735 f009
000736 940c 0754
000738 3468
000739 f741
00073a 940e 0171
00073c e1e4
00073d e0f5
00073e 940e 0457
000740 e2e2
000741 e0f5
000742 e420
000743 940e 017d
000745 940e 0457
000747 940e 0113
000749 940e 1329
00074b 2f62
00074c 7820
00074d f009
00074e 940c 0754
000750 3468
000751 f741
000752 940c 070a                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
000754 e3e0
000755 e0f5
000756 95c8
000757 1560
000758 f409
000759 9468                      	COMPARE answer1
00075a f40e                      	brtc PC+2
00075b 9493                      	inc c1
00075c 940e 015b
00075e f00e
00075f 940c 0789
000761 940e 0171
000763 eae4
000764 e0f3
000765 940e 0457
000767 ef04
000768 2e30
000769 e002
00076a 930f
00076b 923f
00076c e300
00076d 2e30
00076e e006
00076f 943a
000770 f7f1
000771 943a
000772 950a
000773 f7d9
000774 903f
000775 910f
000776 943a
000777 f791
000778 950a
000779 f781
00077a e22d
00077b e065
00077c 940e 056e
00077e e329
00077f 940e 056e
000781 e22d
000782 940e 056e
000784 e329
000785 940e 056e
000787 940c 07a9
000789 940e 0171
00078b eaee
00078c e0f3
00078d 940e 0457
00078f ef04
000790 2e30
000791 e002
000792 930f
000793 923f
000794 e300
000795 2e30
000796 e006
000797 943a
000798 f7f1
000799 943a
00079a 950a
00079b f7d9
00079c 903f
00079d 910f
00079e 943a
00079f f791
0007a0 950a
0007a1 f781
0007a2 ec21
0007a3 e16e
0007a4 940e 056e
0007a6 ec21
0007a7 940e 056e
0007a9 1b55
0007aa 2744
0007ab 2733
0007ac 2722
0007ad 2d29
0007ae e40f
0007af 2e40
0007b0 e001
0007b1 2e50
0007b2 940e 045f
0007b4 6353
0007b5 726f
0007b6 3a65
0007b7 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(224): macro 'PRINT_SCORE' called here
0007b8 0000                      	PRINT_SCORE c1
0007b9 ed00
0007ba 2e30
0007bb e008
0007bc 930f
0007bd 923f
0007be e300
0007bf 2e30
0007c0 e006
0007c1 943a
0007c2 f7f1
0007c3 943a
0007c4 950a
0007c5 f7d9
0007c6 903f
0007c7 910f
0007c8 943a
0007c9 f791
0007ca 950a
0007cb f781                      	WAIT_MS 2000
0007cc 940e 0171
0007ce e3e2
0007cf e0f5
0007d0 940e 0457
0007d2 e3ec
0007d3 e0f5
0007d4 e420
0007d5 940e 017d
0007d7 940e 0457
0007d9 940e 0113
0007db 940e 1329
0007dd 2f62
0007de 7820
0007df f009
0007e0 940c 0816
0007e2 3468
0007e3 f741
0007e4 940e 0171
0007e6 e4e6
0007e7 e0f5
0007e8 940e 0457
0007ea e5e6
0007eb e0f5
0007ec e420
0007ed 940e 017d
0007ef 940e 0457
0007f1 940e 0113
0007f3 940e 1329
0007f5 2f62
0007f6 7820
0007f7 f009
0007f8 940c 0816
0007fa 3468
0007fb f741
0007fc 940e 0171
0007fe e6e4
0007ff e0f5
000800 940e 0457
000802 e7e6
000803 e0f5
000804 e420
000805 940e 017d
000807 940e 0457
000809 940e 0113
00080b 940e 1329
00080d 2f62
00080e 7820
00080f f009
000810 940c 0816
000812 3468
000813 f741
000814 940c 07cc                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000816 e8e6
000817 e0f5
000818 95c8
000819 1560
00081a f409
00081b 9468                      	COMPARE answer2
00081c f40e                      	brtc PC+2
00081d 9493                      	inc c1
00081e 940e 015b
000820 f00e
000821 940c 084b
000823 940e 0171
000825 eae4
000826 e0f3
000827 940e 0457
000829 ef04
00082a 2e30
00082b e002
00082c 930f
00082d 923f
00082e e300
00082f 2e30
000830 e006
000831 943a
000832 f7f1
000833 943a
000834 950a
000835 f7d9
000836 903f
000837 910f
000838 943a
000839 f791
00083a 950a
00083b f781
00083c e22d
00083d e065
00083e 940e 056e
000840 e329
000841 940e 056e
000843 e22d
000844 940e 056e
000846 e329
000847 940e 056e
000849 940c 086b
00084b 940e 0171
00084d eaee
00084e e0f3
00084f 940e 0457
000851 ef04
000852 2e30
000853 e002
000854 930f
000855 923f
000856 e300
000857 2e30
000858 e006
000859 943a
00085a f7f1
00085b 943a
00085c 950a
00085d f7d9
00085e 903f
00085f 910f
000860 943a
000861 f791
000862 950a
000863 f781
000864 ec21
000865 e16e
000866 940e 056e
000868 ec21
000869 940e 056e
00086b 1b55
00086c 2744
00086d 2733
00086e 2722
00086f 2d29
000870 e40f
000871 2e40
000872 e001
000873 2e50
000874 940e 045f
000876 6353
000877 726f
000878 3a65
000879 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(230): macro 'PRINT_SCORE' called here
00087a 0000                      	PRINT_SCORE c1
00087b ed00
00087c 2e30
00087d e008
00087e 930f
00087f 923f
000880 e300
000881 2e30
000882 e006
000883 943a
000884 f7f1
000885 943a
000886 950a
000887 f7d9
000888 903f
000889 910f
00088a 943a
00088b f791
00088c 950a
00088d f781                      	WAIT_MS 2000
00088e 940e 0171
000890 e8e8
000891 e0f5
000892 940e 0457
000894 e9ea
000895 e0f5
000896 e420
000897 940e 017d
000899 940e 0457
00089b 940e 0113
00089d 940e 1329
00089f 2f62
0008a0 7820
0008a1 f009
0008a2 940c 08d8
0008a4 3468
0008a5 f741
0008a6 940e 0171
0008a8 eae6
0008a9 e0f5
0008aa 940e 0457
0008ac ebe8
0008ad e0f5
0008ae e420
0008af 940e 017d
0008b1 940e 0457
0008b3 940e 0113
0008b5 940e 1329
0008b7 2f62
0008b8 7820
0008b9 f009
0008ba 940c 08d8
0008bc 3468
0008bd f741
0008be 940e 0171
0008c0 ece8
0008c1 e0f5
0008c2 940e 0457
0008c4 ede4
0008c5 e0f5
0008c6 e420
0008c7 940e 017d
0008c9 940e 0457
0008cb 940e 0113
0008cd 940e 1329
0008cf 2f62
0008d0 7820
0008d1 f009
0008d2 940c 08d8
0008d4 3468
0008d5 f741
0008d6 940c 088e                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
0008d8 eee2
0008d9 e0f5
0008da 95c8
0008db 1560
0008dc f409
0008dd 9468                      	COMPARE answer3
0008de f40e                      	brtc PC+2
0008df 9493                      	inc c1
0008e0 940e 015b
0008e2 f00e
0008e3 940c 090d
0008e5 940e 0171
0008e7 eae4
0008e8 e0f3
0008e9 940e 0457
0008eb ef04
0008ec 2e30
0008ed e002
0008ee 930f
0008ef 923f
0008f0 e300
0008f1 2e30
0008f2 e006
0008f3 943a
0008f4 f7f1
0008f5 943a
0008f6 950a
0008f7 f7d9
0008f8 903f
0008f9 910f
0008fa 943a
0008fb f791
0008fc 950a
0008fd f781
0008fe e22d
0008ff e065
000900 940e 056e
000902 e329
000903 940e 056e
000905 e22d
000906 940e 056e
000908 e329
000909 940e 056e
00090b 940c 092d
00090d 940e 0171
00090f eaee
000910 e0f3
000911 940e 0457
000913 ef04
000914 2e30
000915 e002
000916 930f
000917 923f
000918 e300
000919 2e30
00091a e006
00091b 943a
00091c f7f1
00091d 943a
00091e 950a
00091f f7d9
000920 903f
000921 910f
000922 943a
000923 f791
000924 950a
000925 f781
000926 ec21
000927 e16e
000928 940e 056e
00092a ec21
00092b 940e 056e
00092d 1b55
00092e 2744
00092f 2733
000930 2722
000931 2d29
000932 e40f
000933 2e40
000934 e001
000935 2e50
000936 940e 045f
000938 6353
000939 726f
00093a 3a65
00093b 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(236): macro 'PRINT_SCORE' called here
00093c 0000                      	PRINT_SCORE c1
00093d ed00
00093e 2e30
00093f e008
000940 930f
000941 923f
000942 e300
000943 2e30
000944 e006
000945 943a
000946 f7f1
000947 943a
000948 950a
000949 f7d9
00094a 903f
00094b 910f
00094c 943a
00094d f791
00094e 950a
00094f f781                      	WAIT_MS 2000
000950 940e 0171
000952 eee4
000953 e0f5
000954 940e 0457
000956 efe4
000957 e0f5
000958 e420
000959 940e 017d
00095b 940e 0457
00095d 940e 0113
00095f 940e 1329
000961 2f62
000962 7820
000963 f009
000964 940c 099a
000966 3468
000967 f741
000968 940e 0171
00096a e0e2
00096b e0f6
00096c 940e 0457
00096e e1e4
00096f e0f6
000970 e420
000971 940e 017d
000973 940e 0457
000975 940e 0113
000977 940e 1329
000979 2f62
00097a 7820
00097b f009
00097c 940c 099a
00097e 3468
00097f f741
000980 940e 0171
000982 e2e2
000983 e0f6
000984 940e 0457
000986 e2ee
000987 e0f6
000988 e420
000989 940e 017d
00098b 940e 0457
00098d 940e 0113
00098f 940e 1329
000991 2f62
000992 7820
000993 f009
000994 940c 099a
000996 3468
000997 f741
000998 940c 0950                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
00099a e3ec
00099b e0f6
00099c 95c8
00099d 1560
00099e f409
00099f 9468                      	COMPARE answer4
0009a0 f40e                      	brtc PC+2
0009a1 9493                      	inc c1
0009a2 940e 015b
0009a4 f00e
0009a5 940c 09cf
0009a7 940e 0171
0009a9 eae4
0009aa e0f3
0009ab 940e 0457
0009ad ef04
0009ae 2e30
0009af e002
0009b0 930f
0009b1 923f
0009b2 e300
0009b3 2e30
0009b4 e006
0009b5 943a
0009b6 f7f1
0009b7 943a
0009b8 950a
0009b9 f7d9
0009ba 903f
0009bb 910f
0009bc 943a
0009bd f791
0009be 950a
0009bf f781
0009c0 e22d
0009c1 e065
0009c2 940e 056e
0009c4 e329
0009c5 940e 056e
0009c7 e22d
0009c8 940e 056e
0009ca e329
0009cb 940e 056e
0009cd 940c 09ef
0009cf 940e 0171
0009d1 eaee
0009d2 e0f3
0009d3 940e 0457
0009d5 ef04
0009d6 2e30
0009d7 e002
0009d8 930f
0009d9 923f
0009da e300
0009db 2e30
0009dc e006
0009dd 943a
0009de f7f1
0009df 943a
0009e0 950a
0009e1 f7d9
0009e2 903f
0009e3 910f
0009e4 943a
0009e5 f791
0009e6 950a
0009e7 f781
0009e8 ec21
0009e9 e16e
0009ea 940e 056e
0009ec ec21
0009ed 940e 056e
0009ef 1b55
0009f0 2744
0009f1 2733
0009f2 2722
0009f3 2d29
0009f4 e40f
0009f5 2e40
0009f6 e001
0009f7 2e50
0009f8 940e 045f
0009fa 6353
0009fb 726f
0009fc 3a65
0009fd 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(242): macro 'PRINT_SCORE' called here
0009fe 0000                      	PRINT_SCORE c1
0009ff ed00
000a00 2e30
000a01 e008
000a02 930f
000a03 923f
000a04 e300
000a05 2e30
000a06 e006
000a07 943a
000a08 f7f1
000a09 943a
000a0a 950a
000a0b f7d9
000a0c 903f
000a0d 910f
000a0e 943a
000a0f f791
000a10 950a
000a11 f781                      	WAIT_MS 2000
000a12 940e 0171
000a14 e3ee
000a15 e0f6
000a16 940e 0457
000a18 e4ea
000a19 e0f6
000a1a e420
000a1b 940e 017d
000a1d 940e 0457
000a1f 940e 0113
000a21 940e 1329
000a23 2f62
000a24 7820
000a25 f009
000a26 940c 0a5c
000a28 3468
000a29 f741
000a2a 940e 0171
000a2c e5e4
000a2d e0f6
000a2e 940e 0457
000a30 e6e6
000a31 e0f6
000a32 e420
000a33 940e 017d
000a35 940e 0457
000a37 940e 0113
000a39 940e 1329
000a3b 2f62
000a3c 7820
000a3d f009
000a3e 940c 0a5c
000a40 3468
000a41 f741
000a42 940e 0171
000a44 e7e4
000a45 e0f6
000a46 940e 0457
000a48 e7ee
000a49 e0f6
000a4a e420
000a4b 940e 017d
000a4d 940e 0457
000a4f 940e 0113
000a51 940e 1329
000a53 2f62
000a54 7820
000a55 f009
000a56 940c 0a5c
000a58 3468
000a59 f741
000a5a 940c 0a12                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
000a5c e8e6
000a5d e0f6
000a5e 95c8
000a5f 1560
000a60 f409
000a61 9468                      	COMPARE answer5
000a62 f40e                      	brtc PC+2
000a63 9493                      	inc c1
000a64 940e 015b
000a66 f00e
000a67 940c 0a91
000a69 940e 0171
000a6b eae4
000a6c e0f3
000a6d 940e 0457
000a6f ef04
000a70 2e30
000a71 e002
000a72 930f
000a73 923f
000a74 e300
000a75 2e30
000a76 e006
000a77 943a
000a78 f7f1
000a79 943a
000a7a 950a
000a7b f7d9
000a7c 903f
000a7d 910f
000a7e 943a
000a7f f791
000a80 950a
000a81 f781
000a82 e22d
000a83 e065
000a84 940e 056e
000a86 e329
000a87 940e 056e
000a89 e22d
000a8a 940e 056e
000a8c e329
000a8d 940e 056e
000a8f 940c 0ab1
000a91 940e 0171
000a93 eaee
000a94 e0f3
000a95 940e 0457
000a97 ef04
000a98 2e30
000a99 e002
000a9a 930f
000a9b 923f
000a9c e300
000a9d 2e30
000a9e e006
000a9f 943a
000aa0 f7f1
000aa1 943a
000aa2 950a
000aa3 f7d9
000aa4 903f
000aa5 910f
000aa6 943a
000aa7 f791
000aa8 950a
000aa9 f781
000aaa ec21
000aab e16e
000aac 940e 056e
000aae ec21
000aaf 940e 056e
000ab1 1b55
000ab2 2744
000ab3 2733
000ab4 2722
000ab5 2d29
000ab6 e40f
000ab7 2e40
000ab8 e001
000ab9 2e50
000aba 940e 045f
000abc 6353
000abd 726f
000abe 3a65
000abf 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(248): macro 'PRINT_SCORE' called here
000ac0 0000                      	PRINT_SCORE c1
000ac1 ed00
000ac2 2e30
000ac3 e008
000ac4 930f
000ac5 923f
000ac6 e300
000ac7 2e30
000ac8 e006
000ac9 943a
000aca f7f1
000acb 943a
000acc 950a
000acd f7d9
000ace 903f
000acf 910f
000ad0 943a
000ad1 f791
000ad2 950a
000ad3 f781                      	WAIT_MS 2000
000ad4 940e 0171
000ad6 e8e8
000ad7 e0f6
000ad8 940e 0457
000ada e9ea
000adb e0f6
000adc e420
000add 940e 017d
000adf 940e 0457
000ae1 940e 0113
000ae3 940e 1329
000ae5 2f62
000ae6 7820
000ae7 f009
000ae8 940c 0b1e
000aea 3468
000aeb f741
000aec 940e 0171
000aee eaea
000aef e0f6
000af0 940e 0457
000af2 ebec
000af3 e0f6
000af4 e420
000af5 940e 017d
000af7 940e 0457
000af9 940e 0113
000afb 940e 1329
000afd 2f62
000afe 7820
000aff f009
000b00 940c 0b1e
000b02 3468
000b03 f741
000b04 940e 0171
000b06 ecec
000b07 e0f6
000b08 940e 0457
000b0a edea
000b0b e0f6
000b0c e420
000b0d 940e 017d
000b0f 940e 0457
000b11 940e 0113
000b13 940e 1329
000b15 2f62
000b16 7820
000b17 f009
000b18 940c 0b1e
000b1a 3468
000b1b f741
000b1c 940c 0ad4                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
000b1e eee4
000b1f e0f6
000b20 95c8
000b21 1560
000b22 f409
000b23 9468                      	COMPARE answer6
000b24 f40e                      	brtc PC+2
000b25 9493                      	inc c1
000b26 940e 015b
000b28 f00e
000b29 940c 0b53
000b2b 940e 0171
000b2d eae4
000b2e e0f3
000b2f 940e 0457
000b31 ef04
000b32 2e30
000b33 e002
000b34 930f
000b35 923f
000b36 e300
000b37 2e30
000b38 e006
000b39 943a
000b3a f7f1
000b3b 943a
000b3c 950a
000b3d f7d9
000b3e 903f
000b3f 910f
000b40 943a
000b41 f791
000b42 950a
000b43 f781
000b44 e22d
000b45 e065
000b46 940e 056e
000b48 e329
000b49 940e 056e
000b4b e22d
000b4c 940e 056e
000b4e e329
000b4f 940e 056e
000b51 940c 0b73
000b53 940e 0171
000b55 eaee
000b56 e0f3
000b57 940e 0457
000b59 ef04
000b5a 2e30
000b5b e002
000b5c 930f
000b5d 923f
000b5e e300
000b5f 2e30
000b60 e006
000b61 943a
000b62 f7f1
000b63 943a
000b64 950a
000b65 f7d9
000b66 903f
000b67 910f
000b68 943a
000b69 f791
000b6a 950a
000b6b f781
000b6c ec21
000b6d e16e
000b6e 940e 056e
000b70 ec21
000b71 940e 056e
000b73 1b55
000b74 2744
000b75 2733
000b76 2722
000b77 2d29
000b78 e40f
000b79 2e40
000b7a e001
000b7b 2e50
000b7c 940e 045f
000b7e 6353
000b7f 726f
000b80 3a65
000b81 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(254): macro 'PRINT_SCORE' called here
000b82 0000                      	PRINT_SCORE c1
000b83 ed00
000b84 2e30
000b85 e008
000b86 930f
000b87 923f
000b88 e300
000b89 2e30
000b8a e006
000b8b 943a
000b8c f7f1
000b8d 943a
000b8e 950a
000b8f f7d9
000b90 903f
000b91 910f
000b92 943a
000b93 f791
000b94 950a
000b95 f781                      	WAIT_MS 2000
000b96 940e 0171
000b98 eee6
000b99 e0f6
000b9a 940e 0457
000b9c efe4
000b9d e0f6
000b9e e420
000b9f 940e 017d
000ba1 940e 0457
000ba3 940e 0113
000ba5 940e 1329
000ba7 2f62
000ba8 7820
000ba9 f009
000baa 940c 0be0
000bac 3468
000bad f741
000bae 940e 0171
000bb0 e0e0
000bb1 e0f7
000bb2 940e 0457
000bb4 e1e2
000bb5 e0f7
000bb6 e420
000bb7 940e 017d
000bb9 940e 0457
000bbb 940e 0113
000bbd 940e 1329
000bbf 2f62
000bc0 7820
000bc1 f009
000bc2 940c 0be0
000bc4 3468
000bc5 f741
000bc6 940e 0171
000bc8 e1ee
000bc9 e0f7
000bca 940e 0457
000bcc e2e8
000bcd e0f7
000bce e420
000bcf 940e 017d
000bd1 940e 0457
000bd3 940e 0113
000bd5 940e 1329
000bd7 2f62
000bd8 7820
000bd9 f009
000bda 940c 0be0
000bdc 3468
000bdd f741
000bde 940c 0b96                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
000be0 e3e2
000be1 e0f7
000be2 95c8
000be3 1560
000be4 f409
000be5 9468                      	COMPARE answer7
000be6 f40e                      	brtc PC+2
000be7 9493                      	inc c1
000be8 940e 015b
000bea f00e
000beb 940c 0c15
000bed 940e 0171
000bef eae4
000bf0 e0f3
000bf1 940e 0457
000bf3 ef04
000bf4 2e30
000bf5 e002
000bf6 930f
000bf7 923f
000bf8 e300
000bf9 2e30
000bfa e006
000bfb 943a
000bfc f7f1
000bfd 943a
000bfe 950a
000bff f7d9
000c00 903f
000c01 910f
000c02 943a
000c03 f791
000c04 950a
000c05 f781
000c06 e22d
000c07 e065
000c08 940e 056e
000c0a e329
000c0b 940e 056e
000c0d e22d
000c0e 940e 056e
000c10 e329
000c11 940e 056e
000c13 940c 0c35
000c15 940e 0171
000c17 eaee
000c18 e0f3
000c19 940e 0457
000c1b ef04
000c1c 2e30
000c1d e002
000c1e 930f
000c1f 923f
000c20 e300
000c21 2e30
000c22 e006
000c23 943a
000c24 f7f1
000c25 943a
000c26 950a
000c27 f7d9
000c28 903f
000c29 910f
000c2a 943a
000c2b f791
000c2c 950a
000c2d f781
000c2e ec21
000c2f e16e
000c30 940e 056e
000c32 ec21
000c33 940e 056e
000c35 1b55
000c36 2744
000c37 2733
000c38 2722
000c39 2d29
000c3a e40f
000c3b 2e40
000c3c e001
000c3d 2e50
000c3e 940e 045f
000c40 6353
000c41 726f
000c42 3a65
000c43 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(260): macro 'PRINT_SCORE' called here
000c44 0000                      	PRINT_SCORE c1
000c45 ed00
000c46 2e30
000c47 e008
000c48 930f
000c49 923f
000c4a e300
000c4b 2e30
000c4c e006
000c4d 943a
000c4e f7f1
000c4f 943a
000c50 950a
000c51 f7d9
000c52 903f
000c53 910f
000c54 943a
000c55 f791
000c56 950a
000c57 f781                      	WAIT_MS 2000
000c58 940e 0171
000c5a e3e4
000c5b e0f7
000c5c 940e 0457
000c5e e4e6
000c5f e0f7
000c60 e420
000c61 940e 017d
000c63 940e 0457
000c65 940e 0113
000c67 940e 1329
000c69 2f62
000c6a 7820
000c6b f009
000c6c 940c 0ca2
000c6e 3468
000c6f f741
000c70 940e 0171
000c72 e5e4
000c73 e0f7
000c74 940e 0457
000c76 e5ec
000c77 e0f7
000c78 e420
000c79 940e 017d
000c7b 940e 0457
000c7d 940e 0113
000c7f 940e 1329
000c81 2f62
000c82 7820
000c83 f009
000c84 940c 0ca2
000c86 3468
000c87 f741
000c88 940e 0171
000c8a e6ea
000c8b e0f7
000c8c 940e 0457
000c8e e7e4
000c8f e0f7
000c90 e420
000c91 940e 017d
000c93 940e 0457
000c95 940e 0113
000c97 940e 1329
000c99 2f62
000c9a 7820
000c9b f009
000c9c 940c 0ca2
000c9e 3468
000c9f f741
000ca0 940c 0c58                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
000ca2 e8e6
000ca3 e0f7
000ca4 95c8
000ca5 1560
000ca6 f409
000ca7 9468                      	COMPARE answer8
000ca8 f40e                      	brtc PC+2
000ca9 9493                      	inc c1
000caa 940e 015b
000cac f00e
000cad 940c 0cd7
000caf 940e 0171
000cb1 eae4
000cb2 e0f3
000cb3 940e 0457
000cb5 ef04
000cb6 2e30
000cb7 e002
000cb8 930f
000cb9 923f
000cba e300
000cbb 2e30
000cbc e006
000cbd 943a
000cbe f7f1
000cbf 943a
000cc0 950a
000cc1 f7d9
000cc2 903f
000cc3 910f
000cc4 943a
000cc5 f791
000cc6 950a
000cc7 f781
000cc8 e22d
000cc9 e065
000cca 940e 056e
000ccc e329
000ccd 940e 056e
000ccf e22d
000cd0 940e 056e
000cd2 e329
000cd3 940e 056e
000cd5 940c 0cf7
000cd7 940e 0171
000cd9 eaee
000cda e0f3
000cdb 940e 0457
000cdd ef04
000cde 2e30
000cdf e002
000ce0 930f
000ce1 923f
000ce2 e300
000ce3 2e30
000ce4 e006
000ce5 943a
000ce6 f7f1
000ce7 943a
000ce8 950a
000ce9 f7d9
000cea 903f
000ceb 910f
000cec 943a
000ced f791
000cee 950a
000cef f781
000cf0 ec21
000cf1 e16e
000cf2 940e 056e
000cf4 ec21
000cf5 940e 056e
000cf7 1b55
000cf8 2744
000cf9 2733
000cfa 2722
000cfb 2d29
000cfc e40f
000cfd 2e40
000cfe e001
000cff 2e50
000d00 940e 045f
000d02 6353
000d03 726f
000d04 3a65
000d05 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(266): macro 'PRINT_SCORE' called here
000d06 0000                      	PRINT_SCORE c1
000d07 ed00
000d08 2e30
000d09 e008
000d0a 930f
000d0b 923f
000d0c e300
000d0d 2e30
000d0e e006
000d0f 943a
000d10 f7f1
000d11 943a
000d12 950a
000d13 f7d9
000d14 903f
000d15 910f
000d16 943a
000d17 f791
000d18 950a
000d19 f781                      	WAIT_MS 2000
000d1a 940e 0171
000d1c e8e8
000d1d e0f7
000d1e 940e 0457
000d20 e9e8
000d21 e0f7
000d22 e420
000d23 940e 017d
000d25 940e 0457
000d27 940e 0113
000d29 940e 1329
000d2b 2f62
000d2c 7820
000d2d f009
000d2e 940c 0d64
000d30 3468
000d31 f741
000d32 940e 0171
000d34 eaea
000d35 e0f7
000d36 940e 0457
000d38 ebec
000d39 e0f7
000d3a e420
000d3b 940e 017d
000d3d 940e 0457
000d3f 940e 0113
000d41 940e 1329
000d43 2f62
000d44 7820
000d45 f009
000d46 940c 0d64
000d48 3468
000d49 f741
000d4a 940e 0171
000d4c ecea
000d4d e0f7
000d4e 940e 0457
000d50 ede2
000d51 e0f7
000d52 e420
000d53 940e 017d
000d55 940e 0457
000d57 940e 0113
000d59 940e 1329
000d5b 2f62
000d5c 7820
000d5d f009
000d5e 940c 0d64
000d60 3468
000d61 f741
000d62 940c 0d1a                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
000d64 eee4
000d65 e0f7
000d66 95c8
000d67 1560
000d68 f409
000d69 9468                      	COMPARE answer9
000d6a f40e                      	brtc PC+2
000d6b 9493                      	inc c1
000d6c 940e 015b
000d6e f00e
000d6f 940c 0d99
000d71 940e 0171
000d73 eae4
000d74 e0f3
000d75 940e 0457
000d77 ef04
000d78 2e30
000d79 e002
000d7a 930f
000d7b 923f
000d7c e300
000d7d 2e30
000d7e e006
000d7f 943a
000d80 f7f1
000d81 943a
000d82 950a
000d83 f7d9
000d84 903f
000d85 910f
000d86 943a
000d87 f791
000d88 950a
000d89 f781
000d8a e22d
000d8b e065
000d8c 940e 056e
000d8e e329
000d8f 940e 056e
000d91 e22d
000d92 940e 056e
000d94 e329
000d95 940e 056e
000d97 940c 0db9
000d99 940e 0171
000d9b eaee
000d9c e0f3
000d9d 940e 0457
000d9f ef04
000da0 2e30
000da1 e002
000da2 930f
000da3 923f
000da4 e300
000da5 2e30
000da6 e006
000da7 943a
000da8 f7f1
000da9 943a
000daa 950a
000dab f7d9
000dac 903f
000dad 910f
000dae 943a
000daf f791
000db0 950a
000db1 f781
000db2 ec21
000db3 e16e
000db4 940e 056e
000db6 ec21
000db7 940e 056e
000db9 1b55
000dba 2744
000dbb 2733
000dbc 2722
000dbd 2d29
000dbe e40f
000dbf 2e40
000dc0 e001
000dc1 2e50
000dc2 940e 045f
000dc4 6353
000dc5 726f
000dc6 3a65
000dc7 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(272): macro 'PRINT_SCORE' called here
000dc8 0000                      	PRINT_SCORE c1
000dc9 ed00
000dca 2e30
000dcb e008
000dcc 930f
000dcd 923f
000dce e300
000dcf 2e30
000dd0 e006
000dd1 943a
000dd2 f7f1
000dd3 943a
000dd4 950a
000dd5 f7d9
000dd6 903f
000dd7 910f
000dd8 943a
000dd9 f791
000dda 950a
000ddb f781                      	WAIT_MS 2000
000ddc 940e 0171
000dde eee6
000ddf e0f7
000de0 940e 0457
000de2 efe4
000de3 e0f7
000de4 e420
000de5 940e 017d
000de7 940e 0457
000de9 940e 0113
000deb 940e 1329
000ded 2f62
000dee 7820
000def f009
000df0 940c 0e26
000df2 3468
000df3 f741
000df4 940e 0171
000df6 e0e0
000df7 e0f8
000df8 940e 0457
000dfa e0ee
000dfb e0f8
000dfc e420
000dfd 940e 017d
000dff 940e 0457
000e01 940e 0113
000e03 940e 1329
000e05 2f62
000e06 7820
000e07 f009
000e08 940c 0e26
000e0a 3468
000e0b f741
000e0c 940e 0171
000e0e e2e0
000e0f e0f8
000e10 940e 0457
000e12 e2ee
000e13 e0f8
000e14 e420
000e15 940e 017d
000e17 940e 0457
000e19 940e 0113
000e1b 940e 1329
000e1d 2f62
000e1e 7820
000e1f f009
000e20 940c 0e26
000e22 3468
000e23 f741
000e24 940c 0ddc                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
000e26 e3ee
000e27 e0f8
000e28 95c8
000e29 1560
000e2a f409
000e2b 9468                      	COMPARE answer10
000e2c f40e                      	brtc PC+2
000e2d 9493                      	inc c1
000e2e 940e 015b
000e30 f00e
000e31 940c 0e5b
000e33 940e 0171
000e35 eae4
000e36 e0f3
000e37 940e 0457
000e39 ef04
000e3a 2e30
000e3b e002
000e3c 930f
000e3d 923f
000e3e e300
000e3f 2e30
000e40 e006
000e41 943a
000e42 f7f1
000e43 943a
000e44 950a
000e45 f7d9
000e46 903f
000e47 910f
000e48 943a
000e49 f791
000e4a 950a
000e4b f781
000e4c e22d
000e4d e065
000e4e 940e 056e
000e50 e329
000e51 940e 056e
000e53 e22d
000e54 940e 056e
000e56 e329
000e57 940e 056e
000e59 940c 0e7b
000e5b 940e 0171
000e5d eaee
000e5e e0f3
000e5f 940e 0457
000e61 ef04
000e62 2e30
000e63 e002
000e64 930f
000e65 923f
000e66 e300
000e67 2e30
000e68 e006
000e69 943a
000e6a f7f1
000e6b 943a
000e6c 950a
000e6d f7d9
000e6e 903f
000e6f 910f
000e70 943a
000e71 f791
000e72 950a
000e73 f781
000e74 ec21
000e75 e16e
000e76 940e 056e
000e78 ec21
000e79 940e 056e
000e7b 1b55
000e7c 2744
000e7d 2733
000e7e 2722
000e7f 2d29
000e80 e40f
000e81 2e40
000e82 e001
000e83 2e50
000e84 940e 045f
000e86 6353
000e87 726f
000e88 3a65
000e89 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(278): macro 'PRINT_SCORE' called here
000e8a 0000                      	PRINT_SCORE c1
000e8b ed00
000e8c 2e30
000e8d e008
000e8e 930f
000e8f 923f
000e90 e300
000e91 2e30
000e92 e006
000e93 943a
000e94 f7f1
000e95 943a
000e96 950a
000e97 f7d9
000e98 903f
000e99 910f
000e9a 943a
000e9b f791
000e9c 950a
000e9d f781                      	WAIT_MS 2000
000e9e e005                      	ldi w, 0x05
000e9f 1690                      	cp c1, w
000ea0 f410                      	brsh trivia_won
000ea1 940c 0f2e                 	jmp trivia_lost
                                 trivia_won:
000ea3 940e 0171
000ea5 e1e4
000ea6 e0f4
000ea7 940e 0457
000ea9 e2e4
000eaa e0f4
000eab e420
000eac 940e 017d
000eae 940e 0457                     DISPLAY2 strwin1, strwin2
000eb0 e620
000eb1 e560
000eb2 940e 056e
000eb4 e820
000eb5 e36c
000eb6 940e 056e
000eb8 e620
000eb9 e560
000eba 940e 056e
000ebc e42c
000ebd e36c
000ebe 940e 056e
000ec0 e420
000ec1 e36c
000ec2 940e 056e
000ec4 e320
000ec5 e36c
000ec6 940e 056e
000ec8 e226
000ec9 ea6a
000eca 940e 056e
000ecc e320
000ecd ea6a
000ece 940e 056e
000ed0 e52b
000ed1 e560
000ed2 940e 056e
000ed4 e729
000ed5 e36c
000ed6 940e 056e
000ed8 e52b
000ed9 e560
000eda 940e 056e
000edc e428
000edd e36c
000ede 940e 056e
000ee0 e12e
000ee1 e36c
000ee2 940e 056e
000ee4 e22d
000ee5 e36c
000ee6 940e 056e
000ee8 e224
000ee9 ea6a
000eea 940e 056e
000eec e22d
000eed ea6a
000eee 940e 056e
000ef0 e521
000ef1 e560
000ef2 940e 056e
000ef4 e62c
000ef5 e36c
000ef6 940e 056e
000ef8 e521
000ef9 e560
000efa 940e 056e
000efc e420
000efd e36c
000efe 940e 056e
000f00 e326
000f01 e36c
000f02 940e 056e
000f04 e228
000f05 ea6a
000f06 940e 056e
000f08 e224
000f09 ec68
000f0a 940e 056e                 	CELEBRATE_song
000f0c 940e 0171
000f0e eee6
000f0f e0f3
000f10 940e 0457
000f12 efe0
000f13 e0f3
000f14 e420
000f15 940e 017d
000f17 940e 0457                 	DISPLAY2 strclue1a, strclue1b
000f19 ea00
000f1a 2e30
000f1b e100
000f1c 930f
000f1d 923f
000f1e e300
000f1f 2e30
000f20 e006
000f21 943a
000f22 f7f1
000f23 943a
000f24 950a
000f25 f7d9
000f26 903f
000f27 910f
000f28 943a
000f29 f791
000f2a 950a
000f2b f781                      	WAIT_MS 4000
000f2c 940c 0660                 	jmp main_loop
                                 trivia_lost:
000f2e 940e 0171
000f30 e2ec
000f31 e0f4
000f32 940e 0457
000f34 e3e6
000f35 e0f4
000f36 e420
000f37 940e 017d
000f39 940e 0457                 	DISPLAY2 strlose1, strlose2
000f3b e323
000f3c e560
000f3d 940e 056e
000f3f e30c
000f40 2e30
000f41 e001
000f42 930f
000f43 923f
000f44 e300
000f45 2e30
000f46 e006
000f47 943a
000f48 f7f1
000f49 943a
000f4a 950a
000f4b f7d9
000f4c 903f
000f4d 910f
000f4e 943a
000f4f f791
000f50 950a
000f51 f781
000f52 e224
000f53 e56a
000f54 940e 056e
000f56 e30c
000f57 2e30
000f58 e001
000f59 930f
000f5a 923f
000f5b e300
000f5c 2e30
000f5d e006
000f5e 943a
000f5f f7f1
000f60 943a
000f61 950a
000f62 f7d9
000f63 903f
000f64 910f
000f65 943a
000f66 f791
000f67 950a
000f68 f781
000f69 e224
000f6a e466
000f6b 940e 056e
000f6d e30c
000f6e 2e30
000f6f e001
000f70 930f
000f71 923f
000f72 e300
000f73 2e30
000f74 e006
000f75 943a
000f76 f7f1
000f77 943a
000f78 950a
000f79 f7d9
000f7a 903f
000f7b 910f
000f7c 943a
000f7d f791
000f7e 950a
000f7f f781
000f80 e224
000f81 e466
000f82 940e 056e
000f84 e30c
000f85 2e30
000f86 e001
000f87 930f
000f88 923f
000f89 e300
000f8a 2e30
000f8b e006
000f8c 943a
000f8d f7f1
000f8e 943a
000f8f 950a
000f90 f7d9
000f91 903f
000f92 910f
000f93 943a
000f94 f791
000f95 950a
000f96 f781
000f97 e224
000f98 e466
000f99 940e 056e
000f9b e226
000f9c e466
000f9d 940e 056e
000f9f e22a
000fa0 e466
000fa1 940e 056e
000fa3 e320
000fa4 e86c
000fa5 940e 056e
000fa7 eb0c
000fa8 2e30
000fa9 e003
000faa 930f
000fab 923f
000fac e300
000fad 2e30
000fae e006
000faf 943a
000fb0 f7f1
000fb1 943a
000fb2 950a
000fb3 f7d9
000fb4 903f
000fb5 910f
000fb6 943a
000fb7 f791
000fb8 950a
000fb9 f781
000fba e320
000fbb e664
000fbc 940e 056e
000fbe e420
000fbf e664
000fc0 940e 056e
000fc2 e42c
000fc3 e664
000fc4 940e 056e
000fc6 e326
000fc7 e664
000fc8 940e 056e
000fca e320
000fcb e664
000fcc 940e 056e
000fce e326
000fcf e664
000fd0 940e 056e
000fd2 e32c
000fd3 e664
000fd4 940e 056e
000fd6 e326
000fd7 e664
000fd8 940e 056e
000fda e32c
000fdb e664
000fdc 940e 056e
000fde e420
000fdf e560
000fe0 940e 056e
000fe2 e428
000fe3 e36c
000fe4 940e 056e
000fe6 e420
000fe7 e966
000fe8 940e 056e                 	LOSE_SONG
000fea 940c 0660                 	jmp main_loop
                                 
                                 lava:
000fec 940e 0171
000fee e6e2
000fef e0f3
000ff0 940e 0457
000ff2 e8e2
000ff3 e0f3
000ff4 e420
000ff5 940e 017d
000ff7 940e 0457                 	DISPLAY2 strwelcome, strlava
000ff9 ed00
000ffa 2e30
000ffb e008
000ffc 930f
000ffd 923f
000ffe e300
000fff 2e30
001000 e006
001001 943a
001002 f7f1
001003 943a
001004 950a
001005 f7d9
001006 903f
001007 910f
001008 943a
001009 f791
00100a 950a
00100b f781                      	WAIT_MS 2000
00100c 940e 0171
00100e ede6
00100f e0f3
001010 940e 0457                 	DISPLAY1 strlava2
001012 ed00
001013 2e30
001014 e008
001015 930f
001016 923f
001017 e300
001018 2e30
001019 e006
00101a 943a
00101b f7f1
00101c 943a
00101d 950a
00101e f7d9
00101f 903f
001020 910f
001021 943a
001022 f791
001023 950a
001024 f781                      	WAIT_MS 2000
                                 	; start counter of game wins
001025 e000
001026 2e90                      	_LDI c1, 0x00
001027 940e 0171
001029 e4e0
00102a e0f8
00102b 940e 0457                 	DISPLAY1 strlava3
00102d ed00
00102e 2e30
00102f e008
001030 930f
001031 923f
001032 e300
001033 2e30
001034 e006
001035 943a
001036 f7f1
001037 943a
001038 950a
001039 f7d9
00103a 903f
00103b 910f
00103c 943a
00103d f791
00103e 950a
00103f f781                      	WAIT_MS 2000
                                  ; add at least 0.5C
001040 940e 05e3                 	call reset_wire
001042 196c                      	sub b0, d0 ;compare final value with intial one
001043 097d                      	sbc b1, d1
001044 e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
001045 e030                      	ldi a1, 0x00
001046 1762                      	cp b0, a0
001047 0773                      	cpc b1, a1
001048 f14a                      	brmi lost1
                                 win1:
001049 940e 0171
00104b e7e0
00104c e0f8
00104d 940e 0457                 	DISPLAY1 strlavawin1
00104f ef04
001050 2e30
001051 e002
001052 930f
001053 923f
001054 e300
001055 2e30
001056 e006
001057 943a
001058 f7f1
001059 943a
00105a 950a
00105b f7d9
00105c 903f
00105d 910f
00105e 943a
00105f f791
001060 950a
001061 f781
001062 e22d
001063 e065
001064 940e 056e
001066 e329
001067 940e 056e
001069 e22d
00106a 940e 056e
00106c e329
00106d 940e 056e                 	CORRECT_SONG
00106f 9493                      	inc c1
001070 940c 1094                 	jmp task2
                                 lost1:
001072 940e 0171
001074 e8ec
001075 e0f8
001076 940e 0457                 	DISPLAY1 strlavalost
001078 ef04
001079 2e30
00107a e002
00107b 930f
00107c 923f
00107d e300
00107e 2e30
00107f e006
001080 943a
001081 f7f1
001082 943a
001083 950a
001084 f7d9
001085 903f
001086 910f
001087 943a
001088 f791
001089 950a
00108a f781
00108b ec21
00108c e16e
00108d 940e 056e
00108f ec21
001090 940e 056e                 	INCORRECT_SONG
001092 940c 1094                 	jmp task2
                                 task2:
001094 940e 0171
001096 e5e0
001097 e0f8
001098 940e 0457                 	DISPLAY1 strlava4
00109a ed00
00109b 2e30
00109c e008
00109d 930f
00109e 923f
00109f e300
0010a0 2e30
0010a1 e006
0010a2 943a
0010a3 f7f1
0010a4 943a
0010a5 950a
0010a6 f7d9
0010a7 903f
0010a8 910f
0010a9 943a
0010aa f791
0010ab 950a
0010ac f781                      	WAIT_MS 2000
                                  ; add at least 1C
0010ad 940e 05e3                 	call reset_wire
0010af 196c                      	sub b0, d0 ;compare final value with intial one
0010b0 097d                      	sbc b1, d1
0010b1 e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
0010b2 e030                      	ldi a1, 0x00
0010b3 1762                      	cp b0, a0
0010b4 0773                      	cpc b1, a1
0010b5 f192                      	brmi lost2a
0010b6 e120                      	ldi a0, 0x10 ; 0x0008 = +0.5 degree. Goal to reach
0010b7 e030                      	ldi a1, 0x00
0010b8 1b62                      	sub b0, a0
0010b9 0b73                      	sbc b1, a1
0010ba f00a                      	brmi PC+2
0010bb 940c 110a                 	jmp lost2b
                                 win2:
0010bd 940e 015b                 	call LCD_clear
0010bf 940e 0171
0010c1 e7e0
0010c2 e0f8
0010c3 940e 0457                 	DISPLAY1 strlavawin1
0010c5 ef04
0010c6 2e30
0010c7 e002
0010c8 930f
0010c9 923f
0010ca e300
0010cb 2e30
0010cc e006
0010cd 943a
0010ce f7f1
0010cf 943a
0010d0 950a
0010d1 f7d9
0010d2 903f
0010d3 910f
0010d4 943a
0010d5 f791
0010d6 950a
0010d7 f781
0010d8 e22d
0010d9 e065
0010da 940e 056e
0010dc e329
0010dd 940e 056e
0010df e22d
0010e0 940e 056e
0010e2 e329
0010e3 940e 056e                 	CORRECT_SONG
0010e5 9493                      	inc c1
0010e6 940c 112c                 	jmp task3
                                 lost2a:
0010e8 940e 0171
0010ea e8ec
0010eb e0f8
0010ec 940e 0457                 	DISPLAY1 strlavalost
0010ee ef04
0010ef 2e30
0010f0 e002
0010f1 930f
0010f2 923f
0010f3 e300
0010f4 2e30
0010f5 e006
0010f6 943a
0010f7 f7f1
0010f8 943a
0010f9 950a
0010fa f7d9
0010fb 903f
0010fc 910f
0010fd 943a
0010fe f791
0010ff 950a
001100 f781
001101 ec21
001102 e16e
001103 940e 056e
001105 ec21
001106 940e 056e                 	INCORRECT_SONG
001108 940c 112c                 	jmp task3
                                 lost2b:
00110a 940e 0171
00110c e9ec
00110d e0f8
00110e 940e 0457                 	DISPLAY1 strlavahot
001110 ef04
001111 2e30
001112 e002
001113 930f
001114 923f
001115 e300
001116 2e30
001117 e006
001118 943a
001119 f7f1
00111a 943a
00111b 950a
00111c f7d9
00111d 903f
00111e 910f
00111f 943a
001120 f791
001121 950a
001122 f781
001123 ec21
001124 e16e
001125 940e 056e
001127 ec21
001128 940e 056e                 	INCORRECT_SONG
00112a 940c 112c                 	jmp task3
                                 task3:
00112c 940e 0171
00112e e6e2
00112f e0f8
001130 940e 0457                 	DISPLAY1 strlava5
001132 ed00
001133 2e30
001134 e008
001135 930f
001136 923f
001137 e300
001138 2e30
001139 e006
00113a 943a
00113b f7f1
00113c 943a
00113d 950a
00113e f7d9
00113f 903f
001140 910f
001141 943a
001142 f791
001143 950a
001144 f781                      	WAIT_MS 2000
                                  ; add at least 1C
001145 940e 05e3                 	call reset_wire
001147 196c                      	sub b0, d0 ;compare final value with intial one
001148 097d                      	sbc b1, d1
001149 e120                      	ldi a0, 0x10 ; 0x0010 = +1 degree. Goal to reach
00114a e030                      	ldi a1, 0x00
00114b 1762                      	cp b0, a0
00114c 0773                      	cpc b1, a1
00114d f14a                      	brmi lost3
                                 win3:
00114e 940e 0171
001150 e7e0
001151 e0f8
001152 940e 0457                 	DISPLAY1 strlavawin1
001154 ef04
001155 2e30
001156 e002
001157 930f
001158 923f
001159 e300
00115a 2e30
00115b e006
00115c 943a
00115d f7f1
00115e 943a
00115f 950a
001160 f7d9
001161 903f
001162 910f
001163 943a
001164 f791
001165 950a
001166 f781
001167 e22d
001168 e065
001169 940e 056e
00116b e329
00116c 940e 056e
00116e e22d
00116f 940e 056e
001171 e329
001172 940e 056e                 	CORRECT_SONG
001174 9493                      	inc c1
001175 940c 1199                 	jmp end_game
                                 lost3:
001177 940e 0171
001179 e8ec
00117a e0f8
00117b 940e 0457                 	DISPLAY1 strlavalost
00117d ef04
00117e 2e30
00117f e002
001180 930f
001181 923f
001182 e300
001183 2e30
001184 e006
001185 943a
001186 f7f1
001187 943a
001188 950a
001189 f7d9
00118a 903f
00118b 910f
00118c 943a
00118d f791
00118e 950a
00118f f781
001190 ec21
001191 e16e
001192 940e 056e
001194 ec21
001195 940e 056e                 	INCORRECT_SONG
001197 940c 1199                 	jmp end_game
                                 end_game:
001199 e002                      	ldi w, 0x02
00119a 1690                      	cp c1, w
00119b f410                      	brsh lava_won
00119c 940c 1229                 	jmp lava_lost
                                 lava_won:
00119e 940e 0171
0011a0 e7e0
0011a1 e0f8
0011a2 940e 0457
0011a4 e7ea
0011a5 e0f8
0011a6 e420
0011a7 940e 017d
0011a9 940e 0457                     DISPLAY2 strlavawin1, strlavawin2
0011ab e620
0011ac e560
0011ad 940e 056e
0011af e820
0011b0 e36c
0011b1 940e 056e
0011b3 e620
0011b4 e560
0011b5 940e 056e
0011b7 e42c
0011b8 e36c
0011b9 940e 056e
0011bb e420
0011bc e36c
0011bd 940e 056e
0011bf e320
0011c0 e36c
0011c1 940e 056e
0011c3 e226
0011c4 ea6a
0011c5 940e 056e
0011c7 e320
0011c8 ea6a
0011c9 940e 056e
0011cb e52b
0011cc e560
0011cd 940e 056e
0011cf e729
0011d0 e36c
0011d1 940e 056e
0011d3 e52b
0011d4 e560
0011d5 940e 056e
0011d7 e428
0011d8 e36c
0011d9 940e 056e
0011db e12e
0011dc e36c
0011dd 940e 056e
0011df e22d
0011e0 e36c
0011e1 940e 056e
0011e3 e224
0011e4 ea6a
0011e5 940e 056e
0011e7 e22d
0011e8 ea6a
0011e9 940e 056e
0011eb e521
0011ec e560
0011ed 940e 056e
0011ef e62c
0011f0 e36c
0011f1 940e 056e
0011f3 e521
0011f4 e560
0011f5 940e 056e
0011f7 e420
0011f8 e36c
0011f9 940e 056e
0011fb e326
0011fc e36c
0011fd 940e 056e
0011ff e228
001200 ea6a
001201 940e 056e
001203 e224
001204 ec68
001205 940e 056e                 	CELEBRATE_song
001207 940e 0171
001209 efec
00120a e0f3
00120b 940e 0457
00120d e0e6
00120e e0f4
00120f e420
001210 940e 017d
001212 940e 0457                 	DISPLAY2 strclue2a, strclue2b
001214 ea00
001215 2e30
001216 e100
001217 930f
001218 923f
001219 e300
00121a 2e30
00121b e006
00121c 943a
00121d f7f1
00121e 943a
00121f 950a
001220 f7d9
001221 903f
001222 910f
001223 943a
001224 f791
001225 950a
001226 f781                      	WAIT_MS 4000
001227 940c 0660                 	jmp main_loop
                                 lava_lost:
001229 940e 0171
00122b e2ec
00122c e0f4
00122d 940e 0457
00122f e3e6
001230 e0f4
001231 e420
001232 940e 017d
001234 940e 0457                 	DISPLAY2 strlose1, strlose2
001236 e323
001237 e560
001238 940e 056e
00123a e30c
00123b 2e30
00123c e001
00123d 930f
00123e 923f
00123f e300
001240 2e30
001241 e006
001242 943a
001243 f7f1
001244 943a
001245 950a
001246 f7d9
001247 903f
001248 910f
001249 943a
00124a f791
00124b 950a
00124c f781
00124d e224
00124e e56a
00124f 940e 056e
001251 e30c
001252 2e30
001253 e001
001254 930f
001255 923f
001256 e300
001257 2e30
001258 e006
001259 943a
00125a f7f1
00125b 943a
00125c 950a
00125d f7d9
00125e 903f
00125f 910f
001260 943a
001261 f791
001262 950a
001263 f781
001264 e224
001265 e466
001266 940e 056e
001268 e30c
001269 2e30
00126a e001
00126b 930f
00126c 923f
00126d e300
00126e 2e30
00126f e006
001270 943a
001271 f7f1
001272 943a
001273 950a
001274 f7d9
001275 903f
001276 910f
001277 943a
001278 f791
001279 950a
00127a f781
00127b e224
00127c e466
00127d 940e 056e
00127f e30c
001280 2e30
001281 e001
001282 930f
001283 923f
001284 e300
001285 2e30
001286 e006
001287 943a
001288 f7f1
001289 943a
00128a 950a
00128b f7d9
00128c 903f
00128d 910f
00128e 943a
00128f f791
001290 950a
001291 f781
001292 e224
001293 e466
001294 940e 056e
001296 e226
001297 e466
001298 940e 056e
00129a e22a
00129b e466
00129c 940e 056e
00129e e320
00129f e86c
0012a0 940e 056e
0012a2 eb0c
0012a3 2e30
0012a4 e003
0012a5 930f
0012a6 923f
0012a7 e300
0012a8 2e30
0012a9 e006
0012aa 943a
0012ab f7f1
0012ac 943a
0012ad 950a
0012ae f7d9
0012af 903f
0012b0 910f
0012b1 943a
0012b2 f791
0012b3 950a
0012b4 f781
0012b5 e320
0012b6 e664
0012b7 940e 056e
0012b9 e420
0012ba e664
0012bb 940e 056e
0012bd e42c
0012be e664
0012bf 940e 056e
0012c1 e326
0012c2 e664
0012c3 940e 056e
0012c5 e320
0012c6 e664
0012c7 940e 056e
0012c9 e326
0012ca e664
0012cb 940e 056e
0012cd e32c
0012ce e664
0012cf 940e 056e
0012d1 e326
0012d2 e664
0012d3 940e 056e
0012d5 e32c
0012d6 e664
0012d7 940e 056e
0012d9 e420
0012da e560
0012db 940e 056e
0012dd e428
0012de e36c
0012df 940e 056e
0012e1 e420
0012e2 e966
0012e3 940e 056e                 	LOSE_SONG
0012e5 940c 0660                 	jmp main_loop
                                 
                                 
                                 dance:
0012e7 940e 0171
0012e9 e6e2
0012ea e0f3
0012eb 940e 0457
0012ed e9e4
0012ee e0f3
0012ef e420
0012f0 940e 017d
0012f2 940e 0457                 	DISPLAY2 strwelcome, strdance
0012f4 ed00
0012f5 2e30
0012f6 e008
0012f7 930f
0012f8 923f
0012f9 e300
0012fa 2e30
0012fb e006
0012fc 943a
0012fd f7f1
0012fe 943a
0012ff 950a
001300 f7d9
001301 903f
001302 910f
001303 943a
001304 f791
001305 950a
001306 f781                      	WAIT_MS 2000
                                 
                                 
                                 
                                 end:
001307 940e 0171
001309 ebe8
00130a e0f4
00130b 940e 0457
00130d ece4
00130e e0f4
00130f e420
001310 940e 017d
001312 940e 0457                 	DISPLAY2 str10, str11
001314 ed00
001315 2e30
001316 e008
001317 930f
001318 923f
001319 e300
00131a 2e30
00131b e006
00131c 943a
00131d f7f1
00131e 943a
00131f 950a
001320 f7d9
001321 903f
001322 910f
001323 943a
001324 f791
001325 950a
001326 f781                      	WAIT_MS 2000
001327 940c 0645                 	jmp reset
                                 
                                 check_reset:
001329 e108
00132a 1680                      	_CPI c0, 0x18 ; check if * key pressed
00132b f409                      	brne PC+2
00132c 940c 0645                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  20 r1 :   6 r2 :   6 r3 : 478 r4 :  13 
r5 :  13 r6 :   0 r7 :   0 r8 :  11 r9 :  32 r10:   5 r11:   9 r12:  15 
r13:   4 r14:   8 r15:   4 r16: 917 r17:   1 r18: 354 r19:  49 r20:  28 
r21:  36 r22: 233 r23:  38 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 145 r31: 139 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  51 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   5 
brne  : 338 brpl  :   1 brsh  :   3 brtc  :  15 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 514 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :   1 clv   :   0 clz   :   0 com   :   8 cp    :  18 cpc   :   6 
cpi   :  49 cpse  :   0 dec   : 351 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  15 
jmp   :  89 ld    :   6 ldd   :   0 ldi   : 990 lds   :   3 lpm   :  48 
lsl   :   1 lsr   :   3 mov   : 250 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  21 
pop   : 161 push  : 160 rcall :  50 ret   :  35 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   9 sbci  :   1 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  23 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  11 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  19 subi  :  10 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00265e   8226   1552   9778  131072   7.5%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 79 warnings
