{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448783263496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448783263498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 02:47:40 2015 " "Processing started: Sun Nov 29 02:47:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448783263498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448783263498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g24_mastermind_controller -c g24_mastermind_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off g24_mastermind_controller -c g24_mastermind_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448783263498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1448783263839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g24_mastermind_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g24_mastermind_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_mastermind_controller-arch " "Found design unit 1: g24_mastermind_controller-arch" {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448783264388 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_mastermind_controller " "Found entity 1: g24_mastermind_controller" {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448783264388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448783264388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g24_mastermind_controller " "Elaborating entity \"g24_mastermind_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448783264499 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SR_SEL g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"SR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264526 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SR_LD g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"SR_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264526 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P_SEL g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"P_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264528 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_SEL g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"GR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264529 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_LD g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"GR_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264529 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_IN g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"TM_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264529 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_EN g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"TM_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264529 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_EN g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"TC_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264530 "|g24_mastermind_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_RST g24_mastermind_controller.vhd(6) " "VHDL Signal Declaration warning at g24_mastermind_controller.vhd(6): used implicit default value for signal \"TC_RST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1448783264530 "|g24_mastermind_controller"}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "g24_mastermind_controller.vhd(20) " "VHDL Process Statement error at g24_mastermind_controller.vhd(20): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "g24_mastermind_controller.vhd" "" { Text "P:/323/lab4/lab4/mastermind_stuff/g24_mastermind_controller.vhd" 20 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Quartus II" 0 -1 1448783264535 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1448783264536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448783264822 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 29 02:47:44 2015 " "Processing ended: Sun Nov 29 02:47:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448783264822 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448783264822 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448783264822 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448783264822 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448783265647 ""}
