static void tegra30_clk_measure_input_freq(void)\r\n{\r\nu32 osc_ctrl = readl_relaxed(clk_base + OSC_CTRL);\r\nu32 auto_clk_control = osc_ctrl & OSC_CTRL_OSC_FREQ_MASK;\r\nu32 pll_ref_div = osc_ctrl & OSC_CTRL_PLL_REF_DIV_MASK;\r\nswitch (auto_clk_control) {\r\ncase OSC_CTRL_OSC_FREQ_12MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_1);\r\ninput_freq = 12000000;\r\nbreak;\r\ncase OSC_CTRL_OSC_FREQ_13MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_1);\r\ninput_freq = 13000000;\r\nbreak;\r\ncase OSC_CTRL_OSC_FREQ_19_2MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_1);\r\ninput_freq = 19200000;\r\nbreak;\r\ncase OSC_CTRL_OSC_FREQ_26MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_1);\r\ninput_freq = 26000000;\r\nbreak;\r\ncase OSC_CTRL_OSC_FREQ_16_8MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_1);\r\ninput_freq = 16800000;\r\nbreak;\r\ncase OSC_CTRL_OSC_FREQ_38_4MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_2);\r\ninput_freq = 38400000;\r\nbreak;\r\ncase OSC_CTRL_OSC_FREQ_48MHZ:\r\nBUG_ON(pll_ref_div != OSC_CTRL_PLL_REF_DIV_4);\r\ninput_freq = 48000000;\r\nbreak;\r\ndefault:\r\npr_err("Unexpected auto clock control value %d",\r\nauto_clk_control);\r\nBUG();\r\nreturn;\r\n}\r\n}\r\nstatic unsigned int tegra30_get_pll_ref_div(void)\r\n{\r\nu32 pll_ref_div = readl_relaxed(clk_base + OSC_CTRL) &\r\nOSC_CTRL_PLL_REF_DIV_MASK;\r\nswitch (pll_ref_div) {\r\ncase OSC_CTRL_PLL_REF_DIV_1:\r\nreturn 1;\r\ncase OSC_CTRL_PLL_REF_DIV_2:\r\nreturn 2;\r\ncase OSC_CTRL_PLL_REF_DIV_4:\r\nreturn 4;\r\ndefault:\r\npr_err("Invalid pll ref divider %d", pll_ref_div);\r\nBUG();\r\n}\r\nreturn 0;\r\n}\r\nstatic void tegra30_utmi_param_configure(void)\r\n{\r\nu32 reg;\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(utmi_parameters); i++) {\r\nif (input_freq == utmi_parameters[i].osc_frequency)\r\nbreak;\r\n}\r\nif (i >= ARRAY_SIZE(utmi_parameters)) {\r\npr_err("%s: Unexpected input rate %lu\n", __func__, input_freq);\r\nreturn;\r\n}\r\nreg = readl_relaxed(clk_base + UTMIP_PLL_CFG2);\r\nreg &= ~UTMIP_PLL_CFG2_STABLE_COUNT(~0);\r\nreg |= UTMIP_PLL_CFG2_STABLE_COUNT(\r\nutmi_parameters[i].stable_count);\r\nreg &= ~UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(~0);\r\nreg |= UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(\r\nutmi_parameters[i].active_delay_count);\r\nreg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN;\r\nreg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN;\r\nreg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN;\r\nwritel_relaxed(reg, clk_base + UTMIP_PLL_CFG2);\r\nreg = readl_relaxed(clk_base + UTMIP_PLL_CFG1);\r\nreg &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0);\r\nreg |= UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(\r\nutmi_parameters[i].enable_delay_count);\r\nreg &= ~UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(~0);\r\nreg |= UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(\r\nutmi_parameters[i].xtal_freq_count);\r\nreg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN;\r\nreg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN;\r\nreg &= ~UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN;\r\nwritel_relaxed(reg, clk_base + UTMIP_PLL_CFG1);\r\n}\r\nstatic void __init tegra30_pll_init(void)\r\n{\r\nstruct clk *clk;\r\nclk = tegra_clk_register_pll("pll_c", "pll_ref", clk_base, pmc_base, 0,\r\n0, &pll_c_params,\r\nTEGRA_PLL_HAS_CPCON | TEGRA_PLL_USE_LOCK,\r\npll_c_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_c", NULL);\r\nclks[pll_c] = clk;\r\nclk = tegra_clk_register_divider("pll_c_out1_div", "pll_c",\r\nclk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\r\n8, 8, 1, NULL);\r\nclk = tegra_clk_register_pll_out("pll_c_out1", "pll_c_out1_div",\r\nclk_base + PLLC_OUT, 1, 0, CLK_SET_RATE_PARENT,\r\n0, NULL);\r\nclk_register_clkdev(clk, "pll_c_out1", NULL);\r\nclks[pll_c_out1] = clk;\r\nclk = tegra_clk_register_pll("pll_p", "pll_ref", clk_base, pmc_base, 0,\r\n408000000, &pll_p_params,\r\nTEGRA_PLL_FIXED | TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_USE_LOCK, pll_p_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_p", NULL);\r\nclks[pll_p] = clk;\r\nclk = tegra_clk_register_divider("pll_p_out1_div", "pll_p",\r\nclk_base + PLLP_OUTA, 0, TEGRA_DIVIDER_FIXED |\r\nTEGRA_DIVIDER_ROUND_UP, 8, 8, 1,\r\n&pll_div_lock);\r\nclk = tegra_clk_register_pll_out("pll_p_out1", "pll_p_out1_div",\r\nclk_base + PLLP_OUTA, 1, 0,\r\nCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0,\r\n&pll_div_lock);\r\nclk_register_clkdev(clk, "pll_p_out1", NULL);\r\nclks[pll_p_out1] = clk;\r\nclk = tegra_clk_register_divider("pll_p_out2_div", "pll_p",\r\nclk_base + PLLP_OUTA, 0, TEGRA_DIVIDER_FIXED |\r\nTEGRA_DIVIDER_ROUND_UP, 24, 8, 1,\r\n&pll_div_lock);\r\nclk = tegra_clk_register_pll_out("pll_p_out2", "pll_p_out2_div",\r\nclk_base + PLLP_OUTA, 17, 16,\r\nCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0,\r\n&pll_div_lock);\r\nclk_register_clkdev(clk, "pll_p_out2", NULL);\r\nclks[pll_p_out2] = clk;\r\nclk = tegra_clk_register_divider("pll_p_out3_div", "pll_p",\r\nclk_base + PLLP_OUTB, 0, TEGRA_DIVIDER_FIXED |\r\nTEGRA_DIVIDER_ROUND_UP, 8, 8, 1,\r\n&pll_div_lock);\r\nclk = tegra_clk_register_pll_out("pll_p_out3", "pll_p_out3_div",\r\nclk_base + PLLP_OUTB, 1, 0,\r\nCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0,\r\n&pll_div_lock);\r\nclk_register_clkdev(clk, "pll_p_out3", NULL);\r\nclks[pll_p_out3] = clk;\r\nclk = tegra_clk_register_divider("pll_p_out4_div", "pll_p",\r\nclk_base + PLLP_OUTB, 0, TEGRA_DIVIDER_FIXED |\r\nTEGRA_DIVIDER_ROUND_UP, 24, 8, 1,\r\n&pll_div_lock);\r\nclk = tegra_clk_register_pll_out("pll_p_out4", "pll_p_out4_div",\r\nclk_base + PLLP_OUTB, 17, 16,\r\nCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0,\r\n&pll_div_lock);\r\nclk_register_clkdev(clk, "pll_p_out4", NULL);\r\nclks[pll_p_out4] = clk;\r\nclk = tegra_clk_register_pll("pll_m", "pll_ref", clk_base, pmc_base,\r\nCLK_IGNORE_UNUSED | CLK_SET_RATE_GATE, 0,\r\n&pll_m_params, TEGRA_PLLM | TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_SET_DCCON | TEGRA_PLL_USE_LOCK,\r\npll_m_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_m", NULL);\r\nclks[pll_m] = clk;\r\nclk = tegra_clk_register_divider("pll_m_out1_div", "pll_m",\r\nclk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\r\n8, 8, 1, NULL);\r\nclk = tegra_clk_register_pll_out("pll_m_out1", "pll_m_out1_div",\r\nclk_base + PLLM_OUT, 1, 0, CLK_IGNORE_UNUSED |\r\nCLK_SET_RATE_PARENT, 0, NULL);\r\nclk_register_clkdev(clk, "pll_m_out1", NULL);\r\nclks[pll_m_out1] = clk;\r\nclk = tegra_clk_register_pll("pll_x", "pll_ref", clk_base, pmc_base, 0,\r\n0, &pll_x_params, TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_SET_DCCON | TEGRA_PLL_USE_LOCK,\r\npll_x_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_x", NULL);\r\nclks[pll_x] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_x_out0", "pll_x",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll_x_out0", NULL);\r\nclks[pll_x_out0] = clk;\r\nclk = tegra_clk_register_pll("pll_u", "pll_ref", clk_base, pmc_base, 0,\r\n0, &pll_u_params, TEGRA_PLLU | TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_SET_LFCON,\r\npll_u_freq_table,\r\nNULL);\r\nclk_register_clkdev(clk, "pll_u", NULL);\r\nclks[pll_u] = clk;\r\ntegra30_utmi_param_configure();\r\nclk = tegra_clk_register_pll("pll_d", "pll_ref", clk_base, pmc_base, 0,\r\n0, &pll_d_params, TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_SET_LFCON | TEGRA_PLL_USE_LOCK,\r\npll_d_freq_table, &pll_d_lock);\r\nclk_register_clkdev(clk, "pll_d", NULL);\r\nclks[pll_d] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_d_out0", "pll_d",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll_d_out0", NULL);\r\nclks[pll_d_out0] = clk;\r\nclk = tegra_clk_register_pll("pll_d2", "pll_ref", clk_base, pmc_base, 0,\r\n0, &pll_d2_params, TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_SET_LFCON | TEGRA_PLL_USE_LOCK,\r\npll_d_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_d2", NULL);\r\nclks[pll_d2] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_d2_out0", "pll_d2",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll_d2_out0", NULL);\r\nclks[pll_d2_out0] = clk;\r\nclk = tegra_clk_register_pll("pll_a", "pll_p_out1", clk_base, pmc_base,\r\n0, 0, &pll_a_params, TEGRA_PLL_HAS_CPCON |\r\nTEGRA_PLL_USE_LOCK, pll_a_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_a", NULL);\r\nclks[pll_a] = clk;\r\nclk = tegra_clk_register_divider("pll_a_out0_div", "pll_a",\r\nclk_base + PLLA_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\r\n8, 8, 1, NULL);\r\nclk = tegra_clk_register_pll_out("pll_a_out0", "pll_a_out0_div",\r\nclk_base + PLLA_OUT, 1, 0, CLK_IGNORE_UNUSED |\r\nCLK_SET_RATE_PARENT, 0, NULL);\r\nclk_register_clkdev(clk, "pll_a_out0", NULL);\r\nclks[pll_a_out0] = clk;\r\nclk = clk_register_mux(NULL, "pll_e_mux", pll_e_parents,\r\nARRAY_SIZE(pll_e_parents),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + PLLE_AUX, 2, 1, 0, NULL);\r\nclk = tegra_clk_register_plle("pll_e", "pll_e_mux", clk_base, pmc_base,\r\nCLK_GET_RATE_NOCACHE, 100000000, &pll_e_params,\r\nTEGRA_PLLE_CONFIGURE, pll_e_freq_table, NULL);\r\nclk_register_clkdev(clk, "pll_e", NULL);\r\nclks[pll_e] = clk;\r\n}\r\nstatic void __init tegra30_audio_clk_init(void)\r\n{\r\nstruct clk *clk;\r\nclk = tegra_clk_register_sync_source("spdif_in_sync", 24000000,\r\n24000000);\r\nclk_register_clkdev(clk, "spdif_in_sync", NULL);\r\nclks[spdif_in_sync] = clk;\r\nclk = tegra_clk_register_sync_source("i2s0_sync", 24000000, 24000000);\r\nclk_register_clkdev(clk, "i2s0_sync", NULL);\r\nclks[i2s0_sync] = clk;\r\nclk = tegra_clk_register_sync_source("i2s1_sync", 24000000, 24000000);\r\nclk_register_clkdev(clk, "i2s1_sync", NULL);\r\nclks[i2s1_sync] = clk;\r\nclk = tegra_clk_register_sync_source("i2s2_sync", 24000000, 24000000);\r\nclk_register_clkdev(clk, "i2s2_sync", NULL);\r\nclks[i2s2_sync] = clk;\r\nclk = tegra_clk_register_sync_source("i2s3_sync", 24000000, 24000000);\r\nclk_register_clkdev(clk, "i2s3_sync", NULL);\r\nclks[i2s3_sync] = clk;\r\nclk = tegra_clk_register_sync_source("i2s4_sync", 24000000, 24000000);\r\nclk_register_clkdev(clk, "i2s4_sync", NULL);\r\nclks[i2s4_sync] = clk;\r\nclk = tegra_clk_register_sync_source("vimclk_sync", 24000000, 24000000);\r\nclk_register_clkdev(clk, "vimclk_sync", NULL);\r\nclks[vimclk_sync] = clk;\r\nclk = clk_register_mux(NULL, "audio0_mux", mux_audio_sync_clk,\r\nARRAY_SIZE(mux_audio_sync_clk),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + AUDIO_SYNC_CLK_I2S0, 0, 3, 0, NULL);\r\nclk = clk_register_gate(NULL, "audio0", "audio0_mux", 0,\r\nclk_base + AUDIO_SYNC_CLK_I2S0, 4,\r\nCLK_GATE_SET_TO_DISABLE, NULL);\r\nclk_register_clkdev(clk, "audio0", NULL);\r\nclks[audio0] = clk;\r\nclk = clk_register_mux(NULL, "audio1_mux", mux_audio_sync_clk,\r\nARRAY_SIZE(mux_audio_sync_clk),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + AUDIO_SYNC_CLK_I2S1, 0, 3, 0, NULL);\r\nclk = clk_register_gate(NULL, "audio1", "audio1_mux", 0,\r\nclk_base + AUDIO_SYNC_CLK_I2S1, 4,\r\nCLK_GATE_SET_TO_DISABLE, NULL);\r\nclk_register_clkdev(clk, "audio1", NULL);\r\nclks[audio1] = clk;\r\nclk = clk_register_mux(NULL, "audio2_mux", mux_audio_sync_clk,\r\nARRAY_SIZE(mux_audio_sync_clk),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + AUDIO_SYNC_CLK_I2S2, 0, 3, 0, NULL);\r\nclk = clk_register_gate(NULL, "audio2", "audio2_mux", 0,\r\nclk_base + AUDIO_SYNC_CLK_I2S2, 4,\r\nCLK_GATE_SET_TO_DISABLE, NULL);\r\nclk_register_clkdev(clk, "audio2", NULL);\r\nclks[audio2] = clk;\r\nclk = clk_register_mux(NULL, "audio3_mux", mux_audio_sync_clk,\r\nARRAY_SIZE(mux_audio_sync_clk),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + AUDIO_SYNC_CLK_I2S3, 0, 3, 0, NULL);\r\nclk = clk_register_gate(NULL, "audio3", "audio3_mux", 0,\r\nclk_base + AUDIO_SYNC_CLK_I2S3, 4,\r\nCLK_GATE_SET_TO_DISABLE, NULL);\r\nclk_register_clkdev(clk, "audio3", NULL);\r\nclks[audio3] = clk;\r\nclk = clk_register_mux(NULL, "audio4_mux", mux_audio_sync_clk,\r\nARRAY_SIZE(mux_audio_sync_clk),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + AUDIO_SYNC_CLK_I2S4, 0, 3, 0, NULL);\r\nclk = clk_register_gate(NULL, "audio4", "audio4_mux", 0,\r\nclk_base + AUDIO_SYNC_CLK_I2S4, 4,\r\nCLK_GATE_SET_TO_DISABLE, NULL);\r\nclk_register_clkdev(clk, "audio4", NULL);\r\nclks[audio4] = clk;\r\nclk = clk_register_mux(NULL, "spdif_mux", mux_audio_sync_clk,\r\nARRAY_SIZE(mux_audio_sync_clk),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + AUDIO_SYNC_CLK_SPDIF, 0, 3, 0, NULL);\r\nclk = clk_register_gate(NULL, "spdif", "spdif_mux", 0,\r\nclk_base + AUDIO_SYNC_CLK_SPDIF, 4,\r\nCLK_GATE_SET_TO_DISABLE, NULL);\r\nclk_register_clkdev(clk, "spdif", NULL);\r\nclks[spdif] = clk;\r\nclk = clk_register_fixed_factor(NULL, "audio0_doubler", "audio0",\r\nCLK_SET_RATE_PARENT, 2, 1);\r\nclk = tegra_clk_register_divider("audio0_div", "audio0_doubler",\r\nclk_base + AUDIO_SYNC_DOUBLER, 0, 0, 24, 1, 0,\r\n&clk_doubler_lock);\r\nclk = tegra_clk_register_periph_gate("audio0_2x", "audio0_div",\r\nTEGRA_PERIPH_NO_RESET, clk_base,\r\nCLK_SET_RATE_PARENT, 113, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "audio0_2x", NULL);\r\nclks[audio0_2x] = clk;\r\nclk = clk_register_fixed_factor(NULL, "audio1_doubler", "audio1",\r\nCLK_SET_RATE_PARENT, 2, 1);\r\nclk = tegra_clk_register_divider("audio1_div", "audio1_doubler",\r\nclk_base + AUDIO_SYNC_DOUBLER, 0, 0, 25, 1, 0,\r\n&clk_doubler_lock);\r\nclk = tegra_clk_register_periph_gate("audio1_2x", "audio1_div",\r\nTEGRA_PERIPH_NO_RESET, clk_base,\r\nCLK_SET_RATE_PARENT, 114, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "audio1_2x", NULL);\r\nclks[audio1_2x] = clk;\r\nclk = clk_register_fixed_factor(NULL, "audio2_doubler", "audio2",\r\nCLK_SET_RATE_PARENT, 2, 1);\r\nclk = tegra_clk_register_divider("audio2_div", "audio2_doubler",\r\nclk_base + AUDIO_SYNC_DOUBLER, 0, 0, 26, 1, 0,\r\n&clk_doubler_lock);\r\nclk = tegra_clk_register_periph_gate("audio2_2x", "audio2_div",\r\nTEGRA_PERIPH_NO_RESET, clk_base,\r\nCLK_SET_RATE_PARENT, 115, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "audio2_2x", NULL);\r\nclks[audio2_2x] = clk;\r\nclk = clk_register_fixed_factor(NULL, "audio3_doubler", "audio3",\r\nCLK_SET_RATE_PARENT, 2, 1);\r\nclk = tegra_clk_register_divider("audio3_div", "audio3_doubler",\r\nclk_base + AUDIO_SYNC_DOUBLER, 0, 0, 27, 1, 0,\r\n&clk_doubler_lock);\r\nclk = tegra_clk_register_periph_gate("audio3_2x", "audio3_div",\r\nTEGRA_PERIPH_NO_RESET, clk_base,\r\nCLK_SET_RATE_PARENT, 116, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "audio3_2x", NULL);\r\nclks[audio3_2x] = clk;\r\nclk = clk_register_fixed_factor(NULL, "audio4_doubler", "audio4",\r\nCLK_SET_RATE_PARENT, 2, 1);\r\nclk = tegra_clk_register_divider("audio4_div", "audio4_doubler",\r\nclk_base + AUDIO_SYNC_DOUBLER, 0, 0, 28, 1, 0,\r\n&clk_doubler_lock);\r\nclk = tegra_clk_register_periph_gate("audio4_2x", "audio4_div",\r\nTEGRA_PERIPH_NO_RESET, clk_base,\r\nCLK_SET_RATE_PARENT, 117, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "audio4_2x", NULL);\r\nclks[audio4_2x] = clk;\r\nclk = clk_register_fixed_factor(NULL, "spdif_doubler", "spdif",\r\nCLK_SET_RATE_PARENT, 2, 1);\r\nclk = tegra_clk_register_divider("spdif_div", "spdif_doubler",\r\nclk_base + AUDIO_SYNC_DOUBLER, 0, 0, 29, 1, 0,\r\n&clk_doubler_lock);\r\nclk = tegra_clk_register_periph_gate("spdif_2x", "spdif_div",\r\nTEGRA_PERIPH_NO_RESET, clk_base,\r\nCLK_SET_RATE_PARENT, 118, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "spdif_2x", NULL);\r\nclks[spdif_2x] = clk;\r\n}\r\nstatic void __init tegra30_pmc_clk_init(void)\r\n{\r\nstruct clk *clk;\r\nclk = clk_register_mux(NULL, "clk_out_1_mux", clk_out1_parents,\r\nARRAY_SIZE(clk_out1_parents),\r\nCLK_SET_RATE_NO_REPARENT,\r\npmc_base + PMC_CLK_OUT_CNTRL, 6, 3, 0,\r\n&clk_out_lock);\r\nclks[clk_out_1_mux] = clk;\r\nclk = clk_register_gate(NULL, "clk_out_1", "clk_out_1_mux", 0,\r\npmc_base + PMC_CLK_OUT_CNTRL, 2, 0,\r\n&clk_out_lock);\r\nclk_register_clkdev(clk, "extern1", "clk_out_1");\r\nclks[clk_out_1] = clk;\r\nclk = clk_register_mux(NULL, "clk_out_2_mux", clk_out2_parents,\r\nARRAY_SIZE(clk_out2_parents),\r\nCLK_SET_RATE_NO_REPARENT,\r\npmc_base + PMC_CLK_OUT_CNTRL, 14, 3, 0,\r\n&clk_out_lock);\r\nclk = clk_register_gate(NULL, "clk_out_2", "clk_out_2_mux", 0,\r\npmc_base + PMC_CLK_OUT_CNTRL, 10, 0,\r\n&clk_out_lock);\r\nclk_register_clkdev(clk, "extern2", "clk_out_2");\r\nclks[clk_out_2] = clk;\r\nclk = clk_register_mux(NULL, "clk_out_3_mux", clk_out3_parents,\r\nARRAY_SIZE(clk_out3_parents),\r\nCLK_SET_RATE_NO_REPARENT,\r\npmc_base + PMC_CLK_OUT_CNTRL, 22, 3, 0,\r\n&clk_out_lock);\r\nclk = clk_register_gate(NULL, "clk_out_3", "clk_out_3_mux", 0,\r\npmc_base + PMC_CLK_OUT_CNTRL, 18, 0,\r\n&clk_out_lock);\r\nclk_register_clkdev(clk, "extern3", "clk_out_3");\r\nclks[clk_out_3] = clk;\r\nwritel_relaxed(0, pmc_base + PMC_BLINK_TIMER);\r\nclk = clk_register_gate(NULL, "blink_override", "clk_32k", 0,\r\npmc_base + PMC_DPD_PADS_ORIDE,\r\nPMC_DPD_PADS_ORIDE_BLINK_ENB, 0, NULL);\r\nclk = clk_register_gate(NULL, "blink", "blink_override", 0,\r\npmc_base + PMC_CTRL,\r\nPMC_CTRL_BLINK_ENB, 0, NULL);\r\nclk_register_clkdev(clk, "blink", NULL);\r\nclks[blink] = clk;\r\n}\r\nstatic void __init tegra30_super_clk_init(void)\r\n{\r\nstruct clk *clk;\r\nclk = tegra_clk_register_divider("pll_p_cclkg", "pll_p",\r\nclk_base + SUPER_CCLKG_DIVIDER, 0,\r\nTEGRA_DIVIDER_INT, 16, 8, 1, NULL);\r\nclk_register_clkdev(clk, "pll_p_cclkg", NULL);\r\nclk = tegra_clk_register_divider("pll_p_out3_cclkg", "pll_p_out3",\r\nclk_base + SUPER_CCLKG_DIVIDER, 0,\r\nTEGRA_DIVIDER_INT, 16, 8, 1, NULL);\r\nclk_register_clkdev(clk, "pll_p_out3_cclkg", NULL);\r\nclk = tegra_clk_register_divider("pll_p_out4_cclkg", "pll_p_out4",\r\nclk_base + SUPER_CCLKG_DIVIDER, 0,\r\nTEGRA_DIVIDER_INT, 16, 8, 1, NULL);\r\nclk_register_clkdev(clk, "pll_p_out4_cclkg", NULL);\r\nclk = tegra_clk_register_super_mux("cclk_g", cclk_g_parents,\r\nARRAY_SIZE(cclk_g_parents),\r\nCLK_SET_RATE_PARENT,\r\nclk_base + CCLKG_BURST_POLICY,\r\n0, 4, 0, 0, NULL);\r\nclk_register_clkdev(clk, "cclk_g", NULL);\r\nclks[cclk_g] = clk;\r\nclk = tegra_clk_register_divider("pll_p_cclklp", "pll_p",\r\nclk_base + SUPER_CCLKLP_DIVIDER, 0,\r\nTEGRA_DIVIDER_INT, 16, 8, 1, NULL);\r\nclk_register_clkdev(clk, "pll_p_cclklp", NULL);\r\nclk = tegra_clk_register_divider("pll_p_out3_cclklp", "pll_p_out3",\r\nclk_base + SUPER_CCLKG_DIVIDER, 0,\r\nTEGRA_DIVIDER_INT, 16, 8, 1, NULL);\r\nclk_register_clkdev(clk, "pll_p_out3_cclklp", NULL);\r\nclk = tegra_clk_register_divider("pll_p_out4_cclklp", "pll_p_out4",\r\nclk_base + SUPER_CCLKLP_DIVIDER, 0,\r\nTEGRA_DIVIDER_INT, 16, 8, 1, NULL);\r\nclk_register_clkdev(clk, "pll_p_out4_cclklp", NULL);\r\nclk = tegra_clk_register_super_mux("cclk_lp", cclk_lp_parents,\r\nARRAY_SIZE(cclk_lp_parents),\r\nCLK_SET_RATE_PARENT,\r\nclk_base + CCLKLP_BURST_POLICY,\r\nTEGRA_DIVIDER_2, 4, 8, 9,\r\nNULL);\r\nclk_register_clkdev(clk, "cclk_lp", NULL);\r\nclks[cclk_lp] = clk;\r\nclk = tegra_clk_register_super_mux("sclk", sclk_parents,\r\nARRAY_SIZE(sclk_parents),\r\nCLK_SET_RATE_PARENT,\r\nclk_base + SCLK_BURST_POLICY,\r\n0, 4, 0, 0, NULL);\r\nclk_register_clkdev(clk, "sclk", NULL);\r\nclks[sclk] = clk;\r\nclk = clk_register_divider(NULL, "hclk_div", "sclk", 0,\r\nclk_base + SYSTEM_CLK_RATE, 4, 2, 0,\r\n&sysrate_lock);\r\nclk = clk_register_gate(NULL, "hclk", "hclk_div", CLK_SET_RATE_PARENT,\r\nclk_base + SYSTEM_CLK_RATE, 7,\r\nCLK_GATE_SET_TO_DISABLE, &sysrate_lock);\r\nclk_register_clkdev(clk, "hclk", NULL);\r\nclks[hclk] = clk;\r\nclk = clk_register_divider(NULL, "pclk_div", "hclk", 0,\r\nclk_base + SYSTEM_CLK_RATE, 0, 2, 0,\r\n&sysrate_lock);\r\nclk = clk_register_gate(NULL, "pclk", "pclk_div", CLK_SET_RATE_PARENT,\r\nclk_base + SYSTEM_CLK_RATE, 3,\r\nCLK_GATE_SET_TO_DISABLE, &sysrate_lock);\r\nclk_register_clkdev(clk, "pclk", NULL);\r\nclks[pclk] = clk;\r\nclk = clk_register_fixed_factor(NULL, "twd", "cclk_g",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "twd", NULL);\r\nclks[twd] = clk;\r\n}\r\nstatic void __init tegra30_periph_clk_init(void)\r\n{\r\nstruct tegra_periph_init_data *data;\r\nstruct clk *clk;\r\nint i;\r\nclk = tegra_clk_register_periph_gate("apbdma", "clk_m", 0, clk_base, 0, 34,\r\n&periph_h_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "tegra-apbdma");\r\nclks[apbdma] = clk;\r\nclk = tegra_clk_register_periph_gate("rtc", "clk_32k",\r\nTEGRA_PERIPH_NO_RESET | TEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 4, &periph_l_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "rtc-tegra");\r\nclks[rtc] = clk;\r\nclk = tegra_clk_register_periph_gate("timer", "clk_m", 0, clk_base, 0,\r\n5, &periph_l_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "timer");\r\nclks[timer] = clk;\r\nclk = tegra_clk_register_periph_gate("kbc", "clk_32k",\r\nTEGRA_PERIPH_NO_RESET | TEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 36, &periph_h_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "tegra-kbc");\r\nclks[kbc] = clk;\r\nclk = tegra_clk_register_periph_gate("csus", "clk_m",\r\nTEGRA_PERIPH_NO_RESET | TEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 92, &periph_u_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "csus", "tengra_camera");\r\nclks[csus] = clk;\r\nclk = tegra_clk_register_periph_gate("vcp", "clk_m", 0, clk_base, 0, 29,\r\n&periph_l_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "vcp", "tegra-avp");\r\nclks[vcp] = clk;\r\nclk = tegra_clk_register_periph_gate("bsea", "clk_m", 0, clk_base, 0,\r\n62, &periph_h_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "bsea", "tegra-avp");\r\nclks[bsea] = clk;\r\nclk = tegra_clk_register_periph_gate("bsev", "clk_m", 0, clk_base, 0,\r\n63, &periph_h_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "bsev", "tegra-aes");\r\nclks[bsev] = clk;\r\nclk = tegra_clk_register_periph_gate("usbd", "clk_m", 0, clk_base, 0,\r\n22, &periph_l_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "fsl-tegra-udc");\r\nclks[usbd] = clk;\r\nclk = tegra_clk_register_periph_gate("usb2", "clk_m", 0, clk_base, 0,\r\n58, &periph_h_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "tegra-ehci.1");\r\nclks[usb2] = clk;\r\nclk = tegra_clk_register_periph_gate("usb3", "clk_m", 0, clk_base, 0,\r\n59, &periph_h_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "tegra-ehci.2");\r\nclks[usb3] = clk;\r\nclk = tegra_clk_register_periph_gate("dsia", "pll_d_out0", 0, clk_base,\r\n0, 48, &periph_h_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "dsia", "tegradc.0");\r\nclks[dsia] = clk;\r\nclk = tegra_clk_register_periph_gate("csi", "pll_p_out3", 0, clk_base,\r\n0, 52, &periph_h_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "csi", "tegra_camera");\r\nclks[csi] = clk;\r\nclk = tegra_clk_register_periph_gate("isp", "clk_m", 0, clk_base, 0, 23,\r\n&periph_l_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "isp", "tegra_camera");\r\nclks[isp] = clk;\r\nclk = tegra_clk_register_periph_gate("pcie", "clk_m", 0, clk_base, 0,\r\n70, &periph_u_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "pcie", "tegra-pcie");\r\nclks[pcie] = clk;\r\nclk = tegra_clk_register_periph_gate("afi", "clk_m", 0, clk_base, 0, 72,\r\n&periph_u_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "afi", "tegra-pcie");\r\nclks[afi] = clk;\r\nclk = tegra_clk_register_periph_gate("pciex", "pll_e", 0, clk_base, 0,\r\n74, &periph_u_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "pciex", "tegra-pcie");\r\nclks[pciex] = clk;\r\nclk = tegra_clk_register_periph_gate("kfuse", "clk_m",\r\nTEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 40, &periph_h_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "kfuse-tegra");\r\nclks[kfuse] = clk;\r\nclk = tegra_clk_register_periph_gate("fuse", "clk_m",\r\nTEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 39, &periph_h_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "fuse", "fuse-tegra");\r\nclks[fuse] = clk;\r\nclk = tegra_clk_register_periph_gate("fuse_burn", "clk_m",\r\nTEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 39, &periph_h_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "fuse_burn", "fuse-tegra");\r\nclks[fuse_burn] = clk;\r\nclk = tegra_clk_register_periph_gate("apbif", "clk_m", 0,\r\nclk_base, 0, 107, &periph_v_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "apbif", "tegra30-ahub");\r\nclks[apbif] = clk;\r\nclk = tegra_clk_register_periph_gate("hda2hdmi", "clk_m",\r\nTEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 128, &periph_w_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "hda2hdmi", "tegra30-hda");\r\nclks[hda2hdmi] = clk;\r\nclk = tegra_clk_register_periph_gate("sata_cold", "clk_m",\r\nTEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 129, &periph_w_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "tegra_sata_cold");\r\nclks[sata_cold] = clk;\r\nclk = tegra_clk_register_periph_gate("dtv", "clk_m",\r\nTEGRA_PERIPH_ON_APB,\r\nclk_base, 0, 79, &periph_u_regs,\r\nperiph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, NULL, "dtv");\r\nclks[dtv] = clk;\r\nclk = clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm,\r\nARRAY_SIZE(mux_pllmcp_clkm),\r\nCLK_SET_RATE_NO_REPARENT,\r\nclk_base + CLK_SOURCE_EMC,\r\n30, 2, 0, NULL);\r\nclk = tegra_clk_register_periph_gate("emc", "emc_mux", 0, clk_base, 0,\r\n57, &periph_h_regs, periph_clk_enb_refcnt);\r\nclk_register_clkdev(clk, "emc", NULL);\r\nclks[emc] = clk;\r\nfor (i = 0; i < ARRAY_SIZE(tegra_periph_clk_list); i++) {\r\ndata = &tegra_periph_clk_list[i];\r\nclk = tegra_clk_register_periph(data->name, data->parent_names,\r\ndata->num_parents, &data->periph,\r\nclk_base, data->offset, data->flags);\r\nclk_register_clkdev(clk, data->con_id, data->dev_id);\r\nclks[data->clk_id] = clk;\r\n}\r\nfor (i = 0; i < ARRAY_SIZE(tegra_periph_nodiv_clk_list); i++) {\r\ndata = &tegra_periph_nodiv_clk_list[i];\r\nclk = tegra_clk_register_periph_nodiv(data->name,\r\ndata->parent_names,\r\ndata->num_parents, &data->periph,\r\nclk_base, data->offset);\r\nclk_register_clkdev(clk, data->con_id, data->dev_id);\r\nclks[data->clk_id] = clk;\r\n}\r\n}\r\nstatic void __init tegra30_fixed_clk_init(void)\r\n{\r\nstruct clk *clk;\r\nclk = clk_register_fixed_rate(NULL, "clk_32k", NULL, CLK_IS_ROOT,\r\n32768);\r\nclk_register_clkdev(clk, "clk_32k", NULL);\r\nclks[clk_32k] = clk;\r\nclk = clk_register_fixed_factor(NULL, "clk_m_div2", "clk_m",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "clk_m_div2", NULL);\r\nclks[clk_m_div2] = clk;\r\nclk = clk_register_fixed_factor(NULL, "clk_m_div4", "clk_m",\r\nCLK_SET_RATE_PARENT, 1, 4);\r\nclk_register_clkdev(clk, "clk_m_div4", NULL);\r\nclks[clk_m_div4] = clk;\r\nclk = clk_register_gate(NULL, "cml0", "pll_e", 0, clk_base + PLLE_AUX,\r\n0, 0, &cml_lock);\r\nclk_register_clkdev(clk, "cml0", NULL);\r\nclks[cml0] = clk;\r\nclk = clk_register_gate(NULL, "cml1", "pll_e", 0, clk_base + PLLE_AUX,\r\n1, 0, &cml_lock);\r\nclk_register_clkdev(clk, "cml1", NULL);\r\nclks[cml1] = clk;\r\n}\r\nstatic void __init tegra30_osc_clk_init(void)\r\n{\r\nstruct clk *clk;\r\nunsigned int pll_ref_div;\r\ntegra30_clk_measure_input_freq();\r\nclk = clk_register_fixed_rate(NULL, "clk_m", NULL, CLK_IS_ROOT,\r\ninput_freq);\r\nclk_register_clkdev(clk, "clk_m", NULL);\r\nclks[clk_m] = clk;\r\npll_ref_div = tegra30_get_pll_ref_div();\r\nclk = clk_register_fixed_factor(NULL, "pll_ref", "clk_m",\r\nCLK_SET_RATE_PARENT, 1, pll_ref_div);\r\nclk_register_clkdev(clk, "pll_ref", NULL);\r\nclks[pll_ref] = clk;\r\n}\r\nstatic void tegra30_wait_cpu_in_reset(u32 cpu)\r\n{\r\nunsigned int reg;\r\ndo {\r\nreg = readl(clk_base +\r\nTEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS);\r\ncpu_relax();\r\n} while (!(reg & (1 << cpu)));\r\nreturn;\r\n}\r\nstatic void tegra30_put_cpu_in_reset(u32 cpu)\r\n{\r\nwritel(CPU_RESET(cpu),\r\nclk_base + TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET);\r\ndmb();\r\n}\r\nstatic void tegra30_cpu_out_of_reset(u32 cpu)\r\n{\r\nwritel(CPU_RESET(cpu),\r\nclk_base + TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR);\r\nwmb();\r\n}\r\nstatic void tegra30_enable_cpu_clock(u32 cpu)\r\n{\r\nunsigned int reg;\r\nwritel(CPU_CLOCK(cpu),\r\nclk_base + TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR);\r\nreg = readl(clk_base +\r\nTEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR);\r\n}\r\nstatic void tegra30_disable_cpu_clock(u32 cpu)\r\n{\r\nunsigned int reg;\r\nreg = readl(clk_base + TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX);\r\nwritel(reg | CPU_CLOCK(cpu),\r\nclk_base + TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX);\r\n}\r\nstatic bool tegra30_cpu_rail_off_ready(void)\r\n{\r\nunsigned int cpu_rst_status;\r\nint cpu_pwr_status;\r\ncpu_rst_status = readl(clk_base +\r\nTEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS);\r\ncpu_pwr_status = tegra_powergate_is_powered(TEGRA_POWERGATE_CPU1) ||\r\ntegra_powergate_is_powered(TEGRA_POWERGATE_CPU2) ||\r\ntegra_powergate_is_powered(TEGRA_POWERGATE_CPU3);\r\nif (((cpu_rst_status & 0xE) != 0xE) || cpu_pwr_status)\r\nreturn false;\r\nreturn true;\r\n}\r\nstatic void tegra30_cpu_clock_suspend(void)\r\n{\r\ntegra30_cpu_clk_sctx.clk_csite_src =\r\nreadl(clk_base + CLK_RESET_SOURCE_CSITE);\r\nwritel(3<<30, clk_base + CLK_RESET_SOURCE_CSITE);\r\ntegra30_cpu_clk_sctx.cpu_burst =\r\nreadl(clk_base + CLK_RESET_CCLK_BURST);\r\ntegra30_cpu_clk_sctx.pllx_base =\r\nreadl(clk_base + CLK_RESET_PLLX_BASE);\r\ntegra30_cpu_clk_sctx.pllx_misc =\r\nreadl(clk_base + CLK_RESET_PLLX_MISC);\r\ntegra30_cpu_clk_sctx.cclk_divider =\r\nreadl(clk_base + CLK_RESET_CCLK_DIVIDER);\r\n}\r\nstatic void tegra30_cpu_clock_resume(void)\r\n{\r\nunsigned int reg, policy;\r\nreg = readl(clk_base + CLK_RESET_CCLK_BURST);\r\npolicy = (reg >> CLK_RESET_CCLK_BURST_POLICY_SHIFT) & 0xF;\r\nif (policy == CLK_RESET_CCLK_IDLE_POLICY)\r\nreg = (reg >> CLK_RESET_CCLK_IDLE_POLICY_SHIFT) & 0xF;\r\nelse if (policy == CLK_RESET_CCLK_RUN_POLICY)\r\nreg = (reg >> CLK_RESET_CCLK_RUN_POLICY_SHIFT) & 0xF;\r\nelse\r\nBUG();\r\nif (reg != CLK_RESET_CCLK_BURST_POLICY_PLLX) {\r\nwritel(tegra30_cpu_clk_sctx.pllx_misc,\r\nclk_base + CLK_RESET_PLLX_MISC);\r\nwritel(tegra30_cpu_clk_sctx.pllx_base,\r\nclk_base + CLK_RESET_PLLX_BASE);\r\nif (tegra30_cpu_clk_sctx.pllx_base & (1 << 30))\r\nudelay(300);\r\n}\r\nwritel(tegra30_cpu_clk_sctx.cclk_divider,\r\nclk_base + CLK_RESET_CCLK_DIVIDER);\r\nwritel(tegra30_cpu_clk_sctx.cpu_burst,\r\nclk_base + CLK_RESET_CCLK_BURST);\r\nwritel(tegra30_cpu_clk_sctx.clk_csite_src,\r\nclk_base + CLK_RESET_SOURCE_CSITE);\r\n}\r\nstatic void __init tegra30_clock_apply_init_table(void)\r\n{\r\ntegra_init_from_table(init_table, clks, clk_max);\r\n}\r\nstatic void __init tegra30_clock_init(struct device_node *np)\r\n{\r\nstruct device_node *node;\r\nint i;\r\nclk_base = of_iomap(np, 0);\r\nif (!clk_base) {\r\npr_err("ioremap tegra30 CAR failed\n");\r\nreturn;\r\n}\r\nnode = of_find_matching_node(NULL, pmc_match);\r\nif (!node) {\r\npr_err("Failed to find pmc node\n");\r\nBUG();\r\n}\r\npmc_base = of_iomap(node, 0);\r\nif (!pmc_base) {\r\npr_err("Can't map pmc registers\n");\r\nBUG();\r\n}\r\ntegra30_osc_clk_init();\r\ntegra30_fixed_clk_init();\r\ntegra30_pll_init();\r\ntegra30_super_clk_init();\r\ntegra30_periph_clk_init();\r\ntegra30_audio_clk_init();\r\ntegra30_pmc_clk_init();\r\nfor (i = 0; i < ARRAY_SIZE(clks); i++) {\r\nif (IS_ERR(clks[i])) {\r\npr_err("Tegra30 clk %d: register failed with %ld\n",\r\ni, PTR_ERR(clks[i]));\r\nBUG();\r\n}\r\nif (!clks[i])\r\nclks[i] = ERR_PTR(-EINVAL);\r\n}\r\ntegra_init_dup_clks(tegra_clk_duplicates, clks, clk_max);\r\nclk_data.clks = clks;\r\nclk_data.clk_num = ARRAY_SIZE(clks);\r\nof_clk_add_provider(np, of_clk_src_onecell_get, &clk_data);\r\ntegra_clk_apply_init_table = tegra30_clock_apply_init_table;\r\ntegra_cpu_car_ops = &tegra30_cpu_car_ops;\r\n}
