
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000041                       # Number of seconds simulated
sim_ticks                                    40714500                       # Number of ticks simulated
final_tick                                   40714500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 216952                       # Simulator instruction rate (inst/s)
host_op_rate                                   225923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13850793                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733972                       # Number of bytes of host memory used
host_seconds                                     2.94                       # Real time elapsed on the host
sim_insts                                      637723                       # Number of instructions simulated
sim_ops                                        664098                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             125824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        941581009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        542312935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         23578823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         86455685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         83311842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         80167999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         23578823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         78596078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         23578823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         83311842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         23578823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         86455685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         26722666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         81739921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         23578823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         83311842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         23578823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         83311842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         25150745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3090397770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    941581009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     86455685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     83311842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     80167999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     78596078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     83311842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     86455685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     81739921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     83311842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     83311842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2178683270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25150745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25150745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       941581009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       542312935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        23578823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        86455685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        83311842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        80167999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        23578823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        78596078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        23578823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        83311842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        23578823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        86455685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        26722666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        81739921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        23578823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        83311842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        23578823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        83311842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        25150745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3115548515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 125888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  125888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         7                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      40707000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     19                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.726161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.299520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.850823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          193     47.19%     47.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           73     17.85%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      6.11%     71.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      5.87%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      3.91%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.96%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.96%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.98%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58     14.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          409                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     88527250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125408500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45006.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63756.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3091.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3091.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20527.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2835000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1546875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13611000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26670015                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               120000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               47325690                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1207.557554                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        75500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37829500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1365000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26171550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               557250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30998835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.963161                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1016750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37115250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  9961                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            7600                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             966                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               6717                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  3489                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           51.942832                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   966                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                760                       # Number of system calls
system.cpu00.numCycles                          81430                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            18675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        48409                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      9961                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             4455                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       25677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2113                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    5623                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 640                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            45410                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.244990                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.678816                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  35892     79.04%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    715      1.57%     80.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                    876      1.93%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    711      1.57%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    508      1.12%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    576      1.27%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                    572      1.26%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                    889      1.96%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   4671     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              45410                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.122326                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.594486                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  14661                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               21903                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    7405                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 685                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  756                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                987                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                49015                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1118                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  756                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  15345                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  2549                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14098                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    7372                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                5290                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                47042                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                  169                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                   58                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 4824                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             56623                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              220128                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          56831                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              24                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               37611                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  19012                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              162                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    3178                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               7403                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              6203                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             652                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            695                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    43716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               302                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   38361                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued              77                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         13640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        34010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        45410                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.844770                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.774951                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             33666     74.14%     74.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              3268      7.20%     81.33% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              2021      4.45%     85.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              1646      3.62%     89.41% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              1536      3.38%     92.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5              1117      2.46%     95.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6               887      1.95%     97.21% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              1090      2.40%     99.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8               179      0.39%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         45410                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                   647     57.21%     57.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    1      0.09%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     57.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                  222     19.63%     76.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 261     23.08%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               25898     67.51%     67.51% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                138      0.36%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.87% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     67.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.88% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               6937     18.08%     85.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              5385     14.04%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                38361                       # Type of FU issued
system.cpu00.iq.rate                         0.471092                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      1131                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.029483                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           123278                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           57691                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        36201                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                62                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               32                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                39458                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    34                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            137                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2853                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1499                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  756                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  1861                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 621                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             44026                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             228                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                7403                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               6203                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              149                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 594                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          132                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          601                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                733                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               37415                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                6597                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             946                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      11782                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   6338                       # Number of branches executed
system.cpu00.iew.exec_stores                     5185                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.459474                       # Inst execution rate
system.cpu00.iew.wb_sent                        36552                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       36229                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   19877                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   41672                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.444910                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.476987                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         13651                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             666                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        43255                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.702300                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.814459                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        34424     79.58%     79.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         3172      7.33%     86.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1353      3.13%     90.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3          656      1.52%     91.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          917      2.12%     93.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          668      1.54%     95.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          329      0.76%     95.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          338      0.78%     96.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         1398      3.23%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        43255                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              25806                       # Number of instructions committed
system.cpu00.commit.committedOps                30378                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                         9254                       # Number of memory references committed
system.cpu00.commit.loads                        4550                       # Number of loads committed
system.cpu00.commit.membars                       121                       # Number of memory barriers committed
system.cpu00.commit.branches                     5253                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   25762                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                361                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          21002     69.14%     69.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           119      0.39%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     69.53% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     69.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     69.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.54% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          4550     14.98%     84.52% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         4704     15.48%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           30378                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                1398                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      85222                       # The number of ROB reads
system.cpu00.rob.rob_writes                     90229                       # The number of ROB writes
system.cpu00.timesIdled                           400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         36020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     25806                       # Number of Instructions Simulated
system.cpu00.committedOps                       30378                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.155468                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.155468                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.316910                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.316910                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  43911                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 20055                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  129531                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  24496                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 12864                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              25                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         180.233845                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              8746                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             323                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           27.077399                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   180.233845                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.176010                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.176010                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           21980                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          21980                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5869                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5869                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         2776                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         2776                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         8645                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           8645                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         8650                       # number of overall hits
system.cpu00.dcache.overall_hits::total          8650                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          279                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         1777                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1777                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::cpu00.data            1                       # number of SoftPFReq misses
system.cpu00.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2056                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2056                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2057                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2057                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     16410248                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     16410248                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    111803721                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    111803721                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       166250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       166250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        38499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    128213969                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    128213969                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    128213969                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    128213969                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         6148                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         6148                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         4553                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         4553                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        10701                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        10701                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        10707                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        10707                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.045381                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.045381                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.390292                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.390292                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::cpu00.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.192132                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.192132                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.192117                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.192117                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 58818.093190                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 58818.093190                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 62917.119302                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 62917.119302                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 41562.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 41562.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        12833                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        12833                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 62360.879864                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 62360.879864                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 62330.563442                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 62330.563442                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          454                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.266667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu00.dcache.writebacks::total              16                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          125                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         1578                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         1578                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         1703                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         1703                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         1703                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         1703                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          154                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          199                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          199                       # number of WriteReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::cpu00.data            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          353                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          354                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10423000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10423000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     13771503                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     13771503                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::cpu00.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     24194503                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     24194503                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     24246753                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     24246753                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.025049                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.025049                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.043707                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.043707                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.032988                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.032988                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.033062                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.033062                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 67681.818182                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 67681.818182                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 69203.532663                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 69203.532663                       # average WriteReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::cpu00.data        52250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9333.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 68539.668555                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 68539.668555                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 68493.652542                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 68493.652542                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             222                       # number of replacements
system.cpu00.icache.tags.tagsinuse         255.559521                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              4821                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             599                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            8.048414                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   255.559521                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.499140                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.499140                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           11845                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          11845                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         4821                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          4821                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         4821                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           4821                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         4821                       # number of overall hits
system.cpu00.icache.overall_hits::total          4821                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          802                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          802                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          802                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          802                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          802                       # number of overall misses
system.cpu00.icache.overall_misses::total          802                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     46327000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     46327000                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     46327000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     46327000                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     46327000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     46327000                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         5623                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         5623                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         5623                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         5623                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         5623                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         5623                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.142628                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.142628                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.142628                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.142628                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.142628                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.142628                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57764.339152                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57764.339152                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57764.339152                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57764.339152                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57764.339152                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57764.339152                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          202                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          202                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          202                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          600                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          600                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          600                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35384500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35384500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35384500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35384500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35384500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35384500                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.106705                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.106705                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.106705                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.106705                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.106705                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.106705                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58974.166667                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58974.166667                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58974.166667                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58974.166667                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58974.166667                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58974.166667                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 17627                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           16765                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             177                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              13128                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  8887                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.695003                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   400                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          23460                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             3118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        72533                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     17627                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             9287                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       14462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   505                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    1583                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            17854                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            4.261342                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.833674                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   7412     41.51%     41.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    308      1.73%     43.24% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    121      0.68%     43.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    382      2.14%     46.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    287      1.61%     47.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    326      1.83%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    257      1.44%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                     22      0.12%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8739     48.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              17854                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.751364                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.091773                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2529                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                5700                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    8328                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1072                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  224                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                403                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                70824                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  224                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3202                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1238                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         3351                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    8656                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                1182                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                69528                       # Number of instructions processed by rename
system.cpu01.rename.IQFullEvents                  621                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            122823                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              337292                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          93569                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              109437                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  13386                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               93                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           92                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    5275                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               9518                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1663                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             794                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            863                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    67941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               166                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   65157                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              50                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          6746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        16859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        17854                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.649434                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      3.168796                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              6484     36.32%     36.32% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               806      4.51%     40.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2               730      4.09%     44.92% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3               551      3.09%     48.01% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4               213      1.19%     49.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5               344      1.93%     51.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              2513     14.08%     65.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              6116     34.26%     99.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                97      0.54%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         17854                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4679     94.28%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     94.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  199      4.01%     98.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                  85      1.71%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               54098     83.03%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 52      0.08%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.11% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               9522     14.61%     97.72% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1485      2.28%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                65157                       # Type of FU issued
system.cpu01.iq.rate                         2.777366                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4963                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.076170                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           153181                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           74863                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        64551                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                70120                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1001                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          332                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  224                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   727                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 498                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             68110                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                9518                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1663                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 498                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           78                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               64963                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                9429                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             194                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      10875                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  15148                       # Number of branches executed
system.cpu01.iew.exec_stores                     1446                       # Number of stores executed
system.cpu01.iew.exec_rate                   2.769096                       # Inst execution rate
system.cpu01.iew.wb_sent                        64715                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       64551                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   45941                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   92530                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     2.751535                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.496498                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          6748                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             149                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        16902                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.630399                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.721219                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         6650     39.34%     39.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         2279     13.48%     52.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          216      1.28%     54.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          294      1.74%     55.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          147      0.87%     56.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5           80      0.47%     57.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           88      0.52%     57.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          932      5.51%     63.22% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6216     36.78%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        16902                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              59284                       # Number of instructions committed
system.cpu01.commit.committedOps                61361                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         9848                       # Number of memory references committed
system.cpu01.commit.loads                        8517                       # Number of loads committed
system.cpu01.commit.membars                        77                       # Number of memory barriers committed
system.cpu01.commit.branches                    14541                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   47180                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                219                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          51462     83.87%     83.87% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            51      0.08%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          8517     13.88%     97.83% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         1331      2.17%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           61361                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6216                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      77911                       # The number of ROB reads
system.cpu01.rob.rob_writes                    137171                       # The number of ROB writes
system.cpu01.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      57969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     59284                       # Number of Instructions Simulated
system.cpu01.committedOps                       61361                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.395722                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.395722                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             2.527025                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       2.527025                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  86827                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 27303                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  222432                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  87683                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 11652                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           6.829355                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             10505                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          362.241379                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     6.829355                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.006669                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.006669                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           21328                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          21328                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         9213                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          9213                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         1299                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1299                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data        10512                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          10512                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        10514                       # number of overall hits
system.cpu01.dcache.overall_hits::total         10514                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data           88                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           21                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            4                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          109                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          109                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          113                       # number of overall misses
system.cpu01.dcache.overall_misses::total          113                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      4530960                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      4530960                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3342750                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3342750                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       144993                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       144993                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      7873710                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      7873710                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      7873710                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      7873710                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         9301                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         9301                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1320                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1320                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        10621                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        10621                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        10627                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        10627                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.009461                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.009461                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.015909                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.015909                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.010263                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.010263                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.010633                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.010633                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 51488.181818                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 51488.181818                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 159178.571429                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 159178.571429                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 18124.125000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 18124.125000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9375                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 72235.871560                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 72235.871560                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 69678.849558                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 69678.849558                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           72                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           57                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           13                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           70                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           70                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           31                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data            8                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           39                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           42                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1312502                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1312502                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1084750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1084750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data       126000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total       126000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       117007                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       117007                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2397252                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2397252                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2523252                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2523252                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.006061                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.006061                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.003672                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.003672                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.003952                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.003952                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 42338.774194                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 42338.774194                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 135593.750000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 135593.750000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        42000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        42000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 14625.875000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14625.875000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         7125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data        61468                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total        61468                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 60077.428571                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 60077.428571                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.926213                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1505                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           28.942308                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.926213                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.021340                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.021340                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3218                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3218                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1505                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1505                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1505                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1505                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1505                       # number of overall hits
system.cpu01.icache.overall_hits::total          1505                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           78                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           78                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           78                       # number of overall misses
system.cpu01.icache.overall_misses::total           78                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      8043750                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      8043750                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      8043750                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      8043750                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      8043750                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      8043750                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1583                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1583                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1583                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1583                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1583                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1583                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.049274                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.049274                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.049274                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.049274                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.049274                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.049274                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst       103125                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total       103125                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst       103125                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total       103125                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst       103125                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total       103125                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          644                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          644                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           26                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           26                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           26                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      6187250                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      6187250                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      6187250                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      6187250                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      6187250                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      6187250                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032849                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032849                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032849                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032849                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032849                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032849                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 118985.576923                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 118985.576923                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 118985.576923                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 118985.576923                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 118985.576923                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 118985.576923                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 15410                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           14602                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             179                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              11496                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  7747                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           67.388657                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   362                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          22933                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             3202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        63668                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     15410                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             8109                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       13997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   491                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    1480                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            17466                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.834879                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.848534                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   8257     47.27%     47.27% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    264      1.51%     48.79% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                     93      0.53%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    357      2.04%     51.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    253      1.45%     52.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    338      1.94%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    230      1.32%     56.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                     15      0.09%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7659     43.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              17466                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.671957                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.776261                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2454                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                6532                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    7312                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                 951                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  216                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                373                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                62175                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  216                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3058                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  2077                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3472                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    7596                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1046                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                60936                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  543                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            107120                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              295569                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          81956                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               95022                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  12083                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               92                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    4623                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               8345                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1545                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             694                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            780                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    59383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               161                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   56910                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              49                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          6215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        15258                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        17466                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.258330                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      3.188140                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              7439     42.59%     42.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               766      4.39%     46.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2               671      3.84%     50.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3               488      2.79%     53.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4               197      1.13%     54.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               326      1.87%     56.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              2215     12.68%     69.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              5282     30.24%     99.53% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                82      0.47%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         17466                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  4006     93.84%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     93.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  184      4.31%     98.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                  79      1.85%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               47139     82.83%     82.83% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                 52      0.09%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.92% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               8362     14.69%     97.62% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1357      2.38%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                56910                       # Type of FU issued
system.cpu02.iq.rate                         2.481577                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4269                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.075013                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           135604                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           65771                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        56315                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                61179                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          924                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          377                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  216                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   658                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 618                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             59547                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                8345                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1545                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 618                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           69                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                157                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               56708                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                8275                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             202                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9589                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  13194                       # Number of branches executed
system.cpu02.iew.exec_stores                     1314                       # Number of stores executed
system.cpu02.iew.exec_rate                   2.472768                       # Inst execution rate
system.cpu02.iew.wb_sent                        56464                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       56315                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   40017                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   80518                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     2.455632                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.496994                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          6145                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             150                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16591                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.214333                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.683728                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         7645     46.08%     46.08% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         2000     12.05%     58.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          205      1.24%     59.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          265      1.60%     60.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          130      0.78%     61.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5           70      0.42%     62.17% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           76      0.46%     62.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          802      4.83%     67.46% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         5398     32.54%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16591                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              51521                       # Number of instructions committed
system.cpu02.commit.committedOps                53329                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         8589                       # Number of memory references committed
system.cpu02.commit.loads                        7421                       # Number of loads committed
system.cpu02.commit.membars                        69                       # Number of memory barriers committed
system.cpu02.commit.branches                    12626                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   41016                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                191                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          44689     83.80%     83.80% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult            51      0.10%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          7421     13.92%     97.81% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         1168      2.19%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           53329                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                5398                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      69900                       # The number of ROB reads
system.cpu02.rob.rob_writes                    119904                       # The number of ROB writes
system.cpu02.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      58496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     51521                       # Number of Instructions Simulated
system.cpu02.committedOps                       53329                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.445119                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.445119                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             2.246588                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       2.246588                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  75726                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 23887                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  194241                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  76220                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 10342                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           7.018888                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              9155                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              33                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          277.424242                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     7.018888                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.006854                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.006854                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           33                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.032227                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           18674                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          18674                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         8032                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          8032                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         1124                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         1124                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         9156                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           9156                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         9158                       # number of overall hits
system.cpu02.dcache.overall_hits::total          9158                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data           99                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           26                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            4                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           15                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          125                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          125                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          129                       # number of overall misses
system.cpu02.dcache.overall_misses::total          129                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     11065613                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     11065613                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      6080000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      6080000                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       259984                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       259984                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     17145613                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     17145613                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     17145613                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     17145613                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         8131                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         8131                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1150                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1150                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         9281                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         9281                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         9287                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         9287                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.012176                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.012176                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.022609                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.022609                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.013468                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.013468                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.013890                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.013890                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 111773.868687                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 111773.868687                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 233846.153846                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 233846.153846                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 17332.266667                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 17332.266667                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         9375                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 137164.904000                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 137164.904000                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 132911.728682                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 132911.728682                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          881                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          881                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           68                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           85                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           85                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           31                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           15                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           40                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           43                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1432758                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1432758                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1667750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1667750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data       139501                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total       139501                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       205016                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       205016                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      3100508                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      3100508                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      3240009                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      3240009                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.003813                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.007826                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.007826                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.004310                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.004310                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.004630                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.004630                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data        46218                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total        46218                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 185305.555556                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 185305.555556                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data 46500.333333                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total 46500.333333                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 13667.733333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13667.733333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         7125                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 77512.700000                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 77512.700000                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 75349.046512                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 75349.046512                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          10.681902                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1400                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           25.454545                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    10.681902                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.020863                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.020863                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            3015                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           3015                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1400                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1400                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1400                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1400                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1400                       # number of overall hits
system.cpu02.icache.overall_hits::total          1400                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           80                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           80                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           80                       # number of overall misses
system.cpu02.icache.overall_misses::total           80                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      7366000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      7366000                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      7366000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      7366000                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      7366000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      7366000                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1480                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1480                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1480                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1480                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1480                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1480                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.054054                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.054054                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.054054                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.054054                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.054054                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.054054                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst        92075                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total        92075                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst        92075                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total        92075                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst        92075                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total        92075                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    82.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           25                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           25                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           25                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           55                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           55                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           55                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5708250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5708250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5708250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5708250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5708250                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5708250                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.037162                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.037162                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.037162                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.037162                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.037162                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.037162                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 103786.363636                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 103786.363636                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 103786.363636                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 103786.363636                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 103786.363636                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 103786.363636                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 16897                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           16060                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             175                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              12168                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  8516                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           69.986851                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   387                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          22634                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             3189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        69574                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     16897                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             8903                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       13605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   495                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    1540                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17063                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            4.281076                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.830499                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   7029     41.19%     41.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    298      1.75%     42.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    123      0.72%     43.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    370      2.17%     45.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    273      1.60%     47.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    312      1.83%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    250      1.47%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                     22      0.13%     50.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   8386     49.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17063                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.746532                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.073871                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2437                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                5366                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    8005                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1035                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  219                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                392                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                68054                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  219                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3082                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   833                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3469                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    8327                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1132                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                66792                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  595                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            117810                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              324017                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          89879                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              104776                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13031                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               86                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    5034                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               9153                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1628                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             755                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            835                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    65230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               157                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   62568                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              47                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          6637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        16264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17063                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.666882                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      3.162264                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              6116     35.84%     35.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               796      4.67%     40.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2               705      4.13%     44.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3               516      3.02%     47.66% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4               230      1.35%     49.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               345      2.02%     51.03% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              2414     14.15%     65.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              5843     34.24%     99.43% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                98      0.57%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17063                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  4472     94.21%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     94.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  190      4.00%     98.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  85      1.79%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               51911     82.97%     82.97% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                 52      0.08%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.05% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               9164     14.65%     97.70% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1441      2.30%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                62568                       # Type of FU issued
system.cpu03.iq.rate                         2.764337                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4747                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.075869                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           146993                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           72036                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        61954                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                67315                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          992                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          361                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  219                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   708                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                  78                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             65390                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                9153                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1628                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               74                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  78                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               62366                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                9073                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             202                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      10472                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  14537                       # Number of branches executed
system.cpu03.iew.exec_stores                     1399                       # Number of stores executed
system.cpu03.iew.exec_rate                   2.755412                       # Inst execution rate
system.cpu03.iew.wb_sent                        62116                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       61954                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   44088                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   88745                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     2.737210                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.496794                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          6575                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             147                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        16135                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.641153                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.720396                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         6308     39.10%     39.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         2187     13.55%     52.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          216      1.34%     53.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          281      1.74%     55.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          144      0.89%     56.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5           75      0.46%     57.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           82      0.51%     57.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          891      5.52%     63.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5951     36.88%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        16135                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              56768                       # Number of instructions committed
system.cpu03.commit.committedOps                58750                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         9428                       # Number of memory references committed
system.cpu03.commit.loads                        8161                       # Number of loads committed
system.cpu03.commit.membars                        75                       # Number of memory barriers committed
system.cpu03.commit.branches                    13922                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   45171                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                209                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          49271     83.87%     83.87% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult            51      0.09%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          8161     13.89%     97.84% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         1267      2.16%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           58750                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5951                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      74664                       # The number of ROB reads
system.cpu03.rob.rob_writes                    131651                       # The number of ROB writes
system.cpu03.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      58795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     56768                       # Number of Instructions Simulated
system.cpu03.committedOps                       58750                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.398711                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.398711                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             2.508085                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       2.508085                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  83316                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 26224                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  213564                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  84067                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 11248                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           6.508940                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10067                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          347.137931                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     6.508940                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.006356                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.006356                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           20470                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          20470                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         8840                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          8840                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         1234                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         1234                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data        10074                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          10074                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        10076                       # number of overall hits
system.cpu03.dcache.overall_hits::total         10076                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           98                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           24                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            4                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            5                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          122                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          126                       # number of overall misses
system.cpu03.dcache.overall_misses::total          126                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      5726710                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      5726710                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3192000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3192000                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        78987                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        78987                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        60000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        60000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      8918710                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      8918710                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      8918710                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      8918710                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         8938                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         8938                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1258                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1258                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        10196                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        10196                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        10202                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        10202                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.010964                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.010964                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.019078                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.019078                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.011965                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.011965                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.012351                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.012351                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 58435.816327                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 58435.816327                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data       133000                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total       133000                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 15797.400000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 15797.400000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9374.750000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 73104.180328                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 73104.180328                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 70783.412698                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 70783.412698                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          124                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    41.333333                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           68                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           16                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           84                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           84                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           30                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data            8                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           38                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           41                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1677502                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1677502                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       996500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       996500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data       150750                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total       150750                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        60513                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        60513                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2674002                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2674002                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2824752                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2824752                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.003356                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.006359                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.006359                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.003727                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.003727                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.004019                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.004019                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 55916.733333                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 55916.733333                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 124562.500000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 124562.500000                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data        50250                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total        50250                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12102.600000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12102.600000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 70368.473684                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 70368.473684                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 68896.390244                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 68896.390244                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          10.549658                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1465                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           27.641509                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.549658                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.020605                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.020605                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3133                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3133                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1465                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1465                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1465                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1465                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1465                       # number of overall hits
system.cpu03.icache.overall_hits::total          1465                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           75                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           75                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           75                       # number of overall misses
system.cpu03.icache.overall_misses::total           75                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7198250                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7198250                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7198250                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7198250                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7198250                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7198250                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1540                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1540                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1540                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1540                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1540                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1540                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.048701                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.048701                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.048701                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.048701                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.048701                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.048701                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 95976.666667                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 95976.666667                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 95976.666667                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 95976.666667                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 95976.666667                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 95976.666667                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    82.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           22                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           22                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           53                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           53                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5635500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5635500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5635500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5635500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5635500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5635500                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.034416                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.034416                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.034416                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.034416                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.034416                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.034416                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 106330.188679                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 106330.188679                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 106330.188679                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 106330.188679                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 106330.188679                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 106330.188679                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 16116                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           15334                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             154                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              11455                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  8130                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           70.973374                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   362                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          22200                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2953                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        65895                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     16116                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             8492                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       12945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   443                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    1380                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16141                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            4.283316                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.834683                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   6669     41.32%     41.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    277      1.72%     43.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                     98      0.61%     43.64% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    351      2.17%     45.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    257      1.59%     47.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    286      1.77%     49.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    227      1.41%     50.59% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                     17      0.11%     50.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   7959     49.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16141                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.725946                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.968243                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2317                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                5102                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    7561                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 966                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  194                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                364                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                64362                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  194                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   2924                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   962                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3137                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    7856                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1067                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                63212                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  554                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            111978                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              306629                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          84984                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              100104                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11873                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               83                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4819                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               8566                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1507                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             732                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            808                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    61844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               148                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   59395                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              49                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          5966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        14748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16141                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.679760                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      3.172388                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              5859     36.30%     36.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               675      4.18%     40.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2               632      3.92%     44.40% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3               486      3.01%     47.41% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4               195      1.21%     48.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               318      1.97%     50.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              2291     14.19%     64.78% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              5598     34.68%     99.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                87      0.54%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16141                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  4285     94.24%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     94.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  181      3.98%     98.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                  81      1.78%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               49435     83.23%     83.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  3      0.01%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.24% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               8590     14.46%     97.70% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1367      2.30%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                59395                       # Type of FU issued
system.cpu04.iq.rate                         2.675450                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4547                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.076555                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           139527                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           67967                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        58885                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                63942                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          831                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          308                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  194                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   644                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 268                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             61995                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                8566                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1507                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               70                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 268                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           60                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                131                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               59238                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                8519                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             157                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9848                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  13875                       # Number of branches executed
system.cpu04.iew.exec_stores                     1329                       # Number of stores executed
system.cpu04.iew.exec_rate                   2.668378                       # Inst execution rate
system.cpu04.iew.wb_sent                        59021                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       58885                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   41881                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   84470                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     2.652477                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.495809                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          5916                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             127                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        15302                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.661351                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.728877                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         6004     39.24%     39.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         2030     13.27%     52.50% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          186      1.22%     53.72% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          262      1.71%     55.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          128      0.84%     56.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5           70      0.46%     56.72% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           73      0.48%     57.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          854      5.58%     62.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         5695     37.22%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        15302                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              54120                       # Number of instructions committed
system.cpu04.commit.committedOps                56026                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         8934                       # Number of memory references committed
system.cpu04.commit.loads                        7735                       # Number of loads committed
system.cpu04.commit.membars                        72                       # Number of memory barriers committed
system.cpu04.commit.branches                    13329                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   43028                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                201                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          47090     84.05%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.05% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          7735     13.81%     97.86% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         1199      2.14%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           56026                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                5695                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      70730                       # The number of ROB reads
system.cpu04.rob.rob_writes                    124784                       # The number of ROB writes
system.cpu04.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      59229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     54120                       # Number of Instructions Simulated
system.cpu04.committedOps                       56026                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.410200                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.410200                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             2.437838                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       2.437838                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  79104                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 24756                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  202608                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  80279                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 10611                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           6.210509                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              9501                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          351.888889                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     6.210509                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.006065                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.006065                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           19229                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          19229                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         8328                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          8328                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         1171                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1171                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         9499                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           9499                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         9501                       # number of overall hits
system.cpu04.dcache.overall_hits::total          9501                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data           62                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           22                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            4                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data           84                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data           88                       # number of overall misses
system.cpu04.dcache.overall_misses::total           88                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      4570448                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      4570448                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3247000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3247000                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        37000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        39500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        39500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      7817448                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      7817448                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      7817448                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      7817448                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         8390                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         8390                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         1193                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1193                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         9583                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         9583                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         9589                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         9589                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.007390                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.007390                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.018441                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.018441                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.008766                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.008766                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.009177                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.009177                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 73716.903226                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 73716.903226                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 147590.909091                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 147590.909091                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 13166.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 13166.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 93064.857143                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 93064.857143                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 88834.636364                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 88834.636364                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          129                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          129                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           35                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           50                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           50                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           27                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data            7                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           34                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           37                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1388754                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1388754                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1004500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1004500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data       137000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total       137000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        30500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        30500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      2393254                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      2393254                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      2530254                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      2530254                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.005868                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.005868                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.003548                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.003859                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.003859                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 51435.333333                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 51435.333333                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data       143500                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total       143500                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data 45666.666667                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total 45666.666667                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 10166.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 10166.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 70389.823529                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 70389.823529                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 68385.243243                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 68385.243243                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          10.012380                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1303                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.549020                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    10.012380                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.019555                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.019555                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            2811                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           2811                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1303                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1303                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1303                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1303                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1303                       # number of overall hits
system.cpu04.icache.overall_hits::total          1303                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           77                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           77                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           77                       # number of overall misses
system.cpu04.icache.overall_misses::total           77                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      7538500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      7538500                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      7538500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      7538500                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      7538500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      7538500                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1380                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1380                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1380                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1380                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1380                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1380                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.055797                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.055797                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.055797                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.055797                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.055797                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.055797                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 97902.597403                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 97902.597403                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 97902.597403                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 97902.597403                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 97902.597403                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 97902.597403                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          173                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           26                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           26                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           26                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5703000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5703000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5703000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5703000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5703000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5703000                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.036957                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.036957                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.036957                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.036957                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.036957                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.036957                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 111823.529412                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 111823.529412                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 111823.529412                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 111823.529412                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 111823.529412                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 111823.529412                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 15911                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           15133                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             152                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              12133                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  8028                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           66.166653                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   361                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          21626                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        65024                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     15911                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             8389                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       12860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   441                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    1369                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            15967                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            4.272500                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.834378                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   6609     41.39%     41.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    278      1.74%     43.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    107      0.67%     43.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    345      2.16%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    248      1.55%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    295      1.85%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    218      1.37%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                     19      0.12%     50.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   7848     49.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              15967                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.735735                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.006751                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2345                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                5013                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7447                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 968                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  193                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                359                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                63477                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  193                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   2945                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   753                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         3263                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    7751                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1061                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                62372                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  553                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.RenamedOperands            110520                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              302543                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          83836                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               98701                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11804                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               89                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4799                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               8434                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1472                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             717                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            791                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    60986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               156                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   58609                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          5866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        14317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        15967                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.670633                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      3.171305                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              5788     36.25%     36.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               712      4.46%     40.71% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2               612      3.83%     44.54% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3               469      2.94%     47.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4               207      1.30%     48.78% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               326      2.04%     50.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2255     14.12%     64.94% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              5506     34.48%     99.42% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                92      0.58%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         15967                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4231     94.38%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     94.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  170      3.79%     98.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                  82      1.83%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               48812     83.28%     83.28% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.01%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.29% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               8464     14.44%     97.73% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1330      2.27%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                58609                       # Type of FU issued
system.cpu05.iq.rate                         2.710117                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4483                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.076490                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           137725                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           67018                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        58121                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                63092                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          798                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          279                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  193                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   628                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             61145                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                8434                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1472                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               76                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           67                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                129                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               58460                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                8397                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             149                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9689                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  13704                       # Number of branches executed
system.cpu05.iew.exec_stores                     1292                       # Number of stores executed
system.cpu05.iew.exec_rate                   2.703228                       # Inst execution rate
system.cpu05.iew.wb_sent                        58251                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       58121                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   41355                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   83421                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     2.687552                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.495738                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          5804                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             125                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15146                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.649544                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.727883                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         5948     39.27%     39.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         2033     13.42%     52.69% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          189      1.25%     53.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          252      1.66%     55.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          126      0.83%     56.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5           67      0.44%     56.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           71      0.47%     57.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          836      5.52%     62.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         5624     37.13%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15146                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              53394                       # Number of instructions committed
system.cpu05.commit.committedOps                55276                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         8829                       # Number of memory references committed
system.cpu05.commit.loads                        7636                       # Number of loads committed
system.cpu05.commit.membars                        71                       # Number of memory barriers committed
system.cpu05.commit.branches                    13146                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   42457                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                199                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          46445     84.02%     84.02% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.03% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          7636     13.81%     97.84% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         1193      2.16%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           55276                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                5624                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      69796                       # The number of ROB reads
system.cpu05.rob.rob_writes                    123054                       # The number of ROB writes
system.cpu05.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      59803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     53394                       # Number of Instructions Simulated
system.cpu05.committedOps                       55276                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.405027                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.405027                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             2.468973                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       2.468973                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  78064                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 24418                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  199959                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  79302                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 10492                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           6.245644                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              9351                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          346.333333                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     6.245644                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.006099                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.006099                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           18970                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          18970                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         8188                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          8188                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         1161                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         1161                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         9349                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           9349                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         9351                       # number of overall hits
system.cpu05.dcache.overall_hits::total          9351                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data           74                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           19                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            4                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data           93                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data           97                       # number of overall misses
system.cpu05.dcache.overall_misses::total           97                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      4797230                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      4797230                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      2735000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      2735000                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       186998                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       186998                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      7532230                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      7532230                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      7532230                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      7532230                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         8262                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         8262                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         1180                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1180                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         9442                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         9442                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         9448                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         9448                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.008957                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.008957                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.016102                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.016102                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.009850                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.009850                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.010267                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.010267                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 64827.432432                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 64827.432432                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 143947.368421                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 143947.368421                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 20777.555556                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 20777.555556                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         9250                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         9250                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 80991.720430                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 80991.720430                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 77651.855670                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 77651.855670                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           47                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           12                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           59                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           59                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           27                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data            7                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            9                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           34                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           37                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1199251                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1199251                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       807250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       807250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data       100250                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total       100250                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       155502                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       155502                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      2006501                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      2006501                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      2106751                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      2106751                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.003268                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.003268                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.005932                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.005932                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.003601                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.003601                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.003916                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.003916                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 44416.703704                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 44416.703704                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 115321.428571                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 115321.428571                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data 33416.666667                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total 33416.666667                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data        17278                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total        17278                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         7000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 59014.735294                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 59014.735294                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 56939.216216                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 56939.216216                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.868960                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1293                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           25.860000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.868960                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.019275                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.019275                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            2788                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           2788                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1293                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1293                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1293                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1293                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1293                       # number of overall hits
system.cpu05.icache.overall_hits::total          1293                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           76                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           76                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           76                       # number of overall misses
system.cpu05.icache.overall_misses::total           76                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      7248250                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      7248250                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      7248250                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      7248250                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      7248250                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      7248250                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1369                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1369                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1369                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1369                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1369                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1369                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.055515                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.055515                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.055515                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.055515                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.055515                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.055515                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 95371.710526                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 95371.710526                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 95371.710526                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 95371.710526                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 95371.710526                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 95371.710526                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          181                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           26                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           26                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           26                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           50                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           50                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           50                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5429250                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5429250                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5429250                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5429250                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5429250                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5429250                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.036523                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.036523                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.036523                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.036523                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.036523                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.036523                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst       108585                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total       108585                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst       108585                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total       108585                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst       108585                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total       108585                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 14029                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           13338                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             145                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               9673                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  7067                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           73.059030                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   312                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          21088                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        57388                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     14029                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             7379                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       11588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   407                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    1214                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            14675                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            4.104123                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.851129                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   6438     43.87%     43.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    229      1.56%     45.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     75      0.51%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    309      2.11%     48.05% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    224      1.53%     49.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    256      1.74%     51.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    198      1.35%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                     10      0.07%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   6936     47.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              14675                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.665260                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.721358                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2228                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                4846                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    6572                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 852                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  176                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                320                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                56041                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  176                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   2760                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  1382                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2568                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    6837                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                 951                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                55031                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  501                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             97417                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              266934                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          73980                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               86907                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  10495                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               72                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4233                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               7461                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1319                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             626                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            701                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    53840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               129                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   51728                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              45                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          5315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        12805                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        14675                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.524906                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      3.185378                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              5680     38.71%     38.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               611      4.16%     42.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2               566      3.86%     46.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3               428      2.92%     49.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4               174      1.19%     50.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5               287      1.96%     52.78% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              2008     13.68%     66.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              4846     33.02%     99.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                75      0.51%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         14675                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3689     94.06%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     94.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  159      4.05%     98.11% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  74      1.89%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               43038     83.20%     83.20% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.01%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.21% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               7492     14.48%     97.69% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1195      2.31%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                51728                       # Type of FU issued
system.cpu06.iq.rate                         2.452959                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3922                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.075820                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           122098                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           59293                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        51268                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                55650                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          743                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          276                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  176                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   565                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 678                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             53972                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                7461                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1319                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               61                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 678                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           60                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               51586                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                7432                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             142                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       8589                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  12080                       # Number of branches executed
system.cpu06.iew.exec_stores                     1157                       # Number of stores executed
system.cpu06.iew.exec_rate                   2.446225                       # Inst execution rate
system.cpu06.iew.wb_sent                        51389                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       51268                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   36454                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   73487                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     2.431146                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.496061                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          5245                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           121                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        13933                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.491997                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.719535                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         5844     41.94%     41.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         1766     12.67%     54.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          171      1.23%     55.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          234      1.68%     57.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          112      0.80%     58.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5           62      0.44%     58.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           62      0.44%     59.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          742      5.33%     64.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4940     35.46%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        13933                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              47004                       # Number of instructions committed
system.cpu06.commit.committedOps                48654                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7761                       # Number of memory references committed
system.cpu06.commit.loads                        6718                       # Number of loads committed
system.cpu06.commit.membars                        63                       # Number of memory barriers committed
system.cpu06.commit.branches                    11574                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   37367                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                175                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          40891     84.04%     84.04% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.05% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          6718     13.81%     97.86% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         1043      2.14%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           48654                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4940                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      62190                       # The number of ROB reads
system.cpu06.rob.rob_writes                    108613                       # The number of ROB writes
system.cpu06.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      60341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     47004                       # Number of Instructions Simulated
system.cpu06.committedOps                       48654                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.448643                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.448643                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             2.228945                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       2.228945                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  68866                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 21569                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  176454                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  69864                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  9323                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           5.882991                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              8250                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          294.642857                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     5.882991                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.005745                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.005745                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           16755                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          16755                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         7232                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          7232                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         1016                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         1016                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data         8248                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           8248                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         8250                       # number of overall hits
system.cpu06.dcache.overall_hits::total          8250                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data           75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           20                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            4                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data           95                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           95                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data           99                       # number of overall misses
system.cpu06.dcache.overall_misses::total           99                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      6144730                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      6144730                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      4351500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      4351500                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        61000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        61000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     10496230                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     10496230                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     10496230                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     10496230                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         7307                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         7307                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         1036                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1036                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8343                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8343                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8349                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8349                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.010264                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.010264                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.019305                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.019305                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.011387                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.011387                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.011858                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.011858                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 81929.733333                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 81929.733333                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data       217575                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total       217575                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        15250                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        15250                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 110486.631579                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 110486.631579                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 106022.525253                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 106022.525253                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets   110.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           47                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           13                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           60                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           60                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           28                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data            7                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            4                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           35                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           38                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      1730251                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      1730251                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1545500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1545500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data       170750                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total       170750                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        49000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        49000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      3275751                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      3275751                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      3446501                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      3446501                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.003832                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.003832                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.006757                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.006757                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.004195                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.004195                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.004551                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.004551                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 61794.678571                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 61794.678571                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 220785.714286                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 220785.714286                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data 56916.666667                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total 56916.666667                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        12250                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12250                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 93592.885714                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 93592.885714                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 90697.394737                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 90697.394737                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.448312                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1136                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           21.846154                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.448312                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.018454                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.018454                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            2480                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           2480                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1136                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1136                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1136                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1136                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1136                       # number of overall hits
system.cpu06.icache.overall_hits::total          1136                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           78                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           78                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           78                       # number of overall misses
system.cpu06.icache.overall_misses::total           78                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      8394000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      8394000                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      8394000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      8394000                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      8394000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      8394000                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1214                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1214                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1214                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1214                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1214                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1214                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.064250                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.064250                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.064250                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.064250                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.064250                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.064250                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 107615.384615                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 107615.384615                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 107615.384615                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 107615.384615                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 107615.384615                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 107615.384615                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          138                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           26                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           26                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           26                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           52                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           52                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      6318250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      6318250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      6318250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      6318250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      6318250                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      6318250                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.042834                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.042834                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.042834                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.042834                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.042834                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.042834                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 121504.807692                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 121504.807692                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 121504.807692                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 121504.807692                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 121504.807692                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 121504.807692                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 13106                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           12422                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             149                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               9029                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  6605                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           73.153173                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   304                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20522                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             3335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        53680                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     13106                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             6909                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       11259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   409                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    1201                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14820                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.809447                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.851203                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   7064     47.67%     47.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    224      1.51%     49.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     75      0.51%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    308      2.08%     51.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    219      1.48%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    254      1.71%     54.95% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    192      1.30%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                     12      0.08%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   6472     43.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14820                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.638632                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.615729                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2201                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                5464                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    6169                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 808                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  177                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                322                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                52518                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  177                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   2705                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  1149                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         3472                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    6420                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 896                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                51524                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  470                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             90864                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              249836                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          69164                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               80782                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  10073                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               78                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           76                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    3952                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6983                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1288                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             588                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            673                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    50302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               134                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   48317                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              56                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          5153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        12154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14820                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.260256                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      3.193040                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              6343     42.80%     42.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               633      4.27%     47.07% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2               547      3.69%     50.76% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3               403      2.72%     53.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4               174      1.17%     54.66% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5               282      1.90%     56.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1867     12.60%     69.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              4495     30.33%     99.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                76      0.51%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14820                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  3412     93.99%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     93.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  148      4.08%     98.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                  70      1.93%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               40151     83.10%     83.10% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.01%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               7015     14.52%     97.62% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1148      2.38%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                48317                       # Type of FU issued
system.cpu07.iq.rate                         2.354400                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3630                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.075129                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           115140                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           55598                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        47859                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                51947                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          719                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          292                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  177                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   553                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 468                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             50439                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6983                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1288                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               64                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 468                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               48163                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6958                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             154                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       8065                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  11272                       # Number of branches executed
system.cpu07.iew.exec_stores                     1107                       # Number of stores executed
system.cpu07.iew.exec_rate                   2.346896                       # Inst execution rate
system.cpu07.iew.wb_sent                        47972                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       47859                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   33985                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   68418                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     2.332083                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.496726                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          5149                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             122                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14089                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.214068                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.685291                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         6501     46.14%     46.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         1699     12.06%     58.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          170      1.21%     59.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          217      1.54%     60.95% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          107      0.76%     61.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5           60      0.43%     62.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           59      0.42%     62.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          697      4.95%     67.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4579     32.50%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14089                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              43721                       # Number of instructions committed
system.cpu07.commit.committedOps                45283                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7260                       # Number of memory references committed
system.cpu07.commit.loads                        6264                       # Number of loads committed
system.cpu07.commit.membars                        60                       # Number of memory barriers committed
system.cpu07.commit.branches                    10761                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   34794                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                166                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          38021     83.96%     83.96% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          6264     13.83%     97.80% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          996      2.20%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           45283                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4579                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      59279                       # The number of ROB reads
system.cpu07.rob.rob_writes                    101606                       # The number of ROB writes
system.cpu07.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      60907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     43721                       # Number of Instructions Simulated
system.cpu07.committedOps                       45283                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.469385                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.469385                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             2.130445                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       2.130445                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  64215                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 20185                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  164802                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  65008                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  8808                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           5.781245                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              7700                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 275                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     5.781245                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.005646                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.005646                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           15707                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          15707                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         6735                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          6735                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          963                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          963                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         7698                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           7698                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         7700                       # number of overall hits
system.cpu07.dcache.overall_hits::total          7700                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data           91                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           19                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            4                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           11                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          110                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          110                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          114                       # number of overall misses
system.cpu07.dcache.overall_misses::total          114                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      5885825                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      5885825                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      4617000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      4617000                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       225499                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       225499                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     10502825                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     10502825                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     10502825                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     10502825                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         6826                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         6826                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          982                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          982                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         7808                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         7808                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         7814                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         7814                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.013331                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.013331                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.019348                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.019348                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.014088                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.014088                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.014589                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.014589                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 64679.395604                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 64679.395604                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data       243000                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total       243000                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 20499.909091                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 20499.909091                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         9375                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 95480.227273                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 95480.227273                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 92130.043860                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 92130.043860                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          210                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           63                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           12                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           75                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           75                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           28                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data            7                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           11                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           35                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           38                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1488509                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1488509                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1344250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1344250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data       134750                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total       134750                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       190501                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       190501                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      2832759                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      2832759                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      2967509                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      2967509                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.007128                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.007128                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.004483                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.004483                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.004863                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.004863                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 53161.035714                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 53161.035714                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 192035.714286                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 192035.714286                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data 44916.666667                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total 44916.666667                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 17318.272727                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17318.272727                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         7125                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 80935.971429                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 80935.971429                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 78092.342105                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 78092.342105                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           9.278078                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1123                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           21.596154                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     9.278078                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.018121                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.018121                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            2454                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           2454                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1123                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1123                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1123                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1123                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1123                       # number of overall hits
system.cpu07.icache.overall_hits::total          1123                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           78                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           78                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           78                       # number of overall misses
system.cpu07.icache.overall_misses::total           78                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7578250                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7578250                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7578250                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7578250                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7578250                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7578250                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1201                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1201                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1201                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1201                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1201                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1201                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.064946                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.064946                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.064946                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.064946                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.064946                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.064946                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 97157.051282                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 97157.051282                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 97157.051282                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 97157.051282                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 97157.051282                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 97157.051282                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          179                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           26                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           26                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           26                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           52                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           52                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5885250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5885250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5885250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5885250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5885250                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5885250                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.043297                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.043297                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.043297                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.043297                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.043297                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.043297                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 113177.884615                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 113177.884615                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 113177.884615                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 113177.884615                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 113177.884615                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 113177.884615                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 13254                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           12567                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             147                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               8558                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  6678                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           78.032251                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   306                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          19690                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2742                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        54299                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     13254                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             6984                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       10812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   405                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    1206                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            13778                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            4.145449                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.841308                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   5927     43.02%     43.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    232      1.68%     44.70% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     91      0.66%     45.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    303      2.20%     47.56% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    212      1.54%     49.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    252      1.83%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    193      1.40%     52.33% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                     17      0.12%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   6551     47.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              13778                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.673134                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.757694                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2128                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                4414                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    6251                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 809                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  175                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                323                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                53110                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  175                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   2633                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   920                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2657                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    6502                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 890                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                52124                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  468                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands             91918                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              252783                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          69985                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               81651                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  10252                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           72                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    3978                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               7077                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1323                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             586                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            665                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    50936                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               130                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   48865                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              58                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          5309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        12494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        13778                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.546596                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      3.179955                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              5248     38.09%     38.09% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               610      4.43%     42.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2               534      3.88%     46.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3               404      2.93%     49.33% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4               181      1.31%     50.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5               279      2.02%     52.66% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              1879     13.64%     66.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              4562     33.11%     99.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                81      0.59%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         13778                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  3498     94.36%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     94.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  138      3.72%     98.08% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                  71      1.92%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               40615     83.12%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.01%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.12% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               7084     14.50%     97.62% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1163      2.38%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                48865                       # Type of FU issued
system.cpu08.iq.rate                         2.481717                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3707                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.075862                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           115273                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           56384                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        48423                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                52572                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          749                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          328                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  175                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   563                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 338                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             51069                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                7077                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1323                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               60                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 338                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                126                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               48716                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                7028                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             149                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       8152                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  11403                       # Number of branches executed
system.cpu08.iew.exec_stores                     1124                       # Number of stores executed
system.cpu08.iew.exec_rate                   2.474149                       # Inst execution rate
system.cpu08.iew.wb_sent                        48537                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       48423                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   34385                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   69252                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     2.459269                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.496520                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          5231                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13039                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.509242                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.715746                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         5394     41.37%     41.37% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         1692     12.98%     54.34% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          172      1.32%     55.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          216      1.66%     57.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          110      0.84%     58.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5           61      0.47%     58.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           60      0.46%     59.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          704      5.40%     64.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         4630     35.51%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13039                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              44185                       # Number of instructions committed
system.cpu08.commit.committedOps                45757                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         7323                       # Number of memory references committed
system.cpu08.commit.loads                        6328                       # Number of loads committed
system.cpu08.commit.membars                        61                       # Number of memory barriers committed
system.cpu08.commit.branches                    10877                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   35153                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                167                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          38432     83.99%     83.99% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.00% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          6328     13.83%     97.83% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          995      2.17%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           45757                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                4630                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      58734                       # The number of ROB reads
system.cpu08.rob.rob_writes                    102804                       # The number of ROB writes
system.cpu08.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      61739                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     44185                       # Number of Instructions Simulated
system.cpu08.committedOps                       45757                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.445626                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.445626                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             2.244033                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.244033                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  64953                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 20421                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  166689                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  65764                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  8895                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           5.331768                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              7795                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          288.703704                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     5.331768                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.005207                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.005207                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           15874                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          15874                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         6825                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          6825                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          968                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          968                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         7793                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           7793                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         7795                       # number of overall hits
system.cpu08.dcache.overall_hits::total          7795                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           89                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           19                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            4                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            6                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          108                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          112                       # number of overall misses
system.cpu08.dcache.overall_misses::total          112                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      4832739                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      4832739                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3197000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3197000                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       124496                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       124496                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      8029739                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      8029739                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      8029739                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      8029739                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         6914                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         6914                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          987                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          987                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         7901                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         7901                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         7907                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         7907                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.012872                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.012872                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.019250                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.019250                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.013669                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.013669                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.014165                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.014165                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 54300.438202                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 54300.438202                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 168263.157895                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 168263.157895                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 20749.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 20749.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 74349.435185                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 74349.435185                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 71694.098214                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 71694.098214                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    31.333333                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           62                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           12                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           74                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           74                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           27                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            6                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           34                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           37                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1442264                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1442264                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       987000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       987000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data       114500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total       114500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       104504                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       104504                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      2429264                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      2429264                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      2543764                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      2543764                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.007092                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.007092                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.004303                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.004303                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.004679                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.004679                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 53417.185185                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 53417.185185                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data       141000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total       141000                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data 38166.666667                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total 38166.666667                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 17417.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17417.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 71448.941176                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 71448.941176                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 68750.378378                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 68750.378378                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.931641                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1130                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           21.730769                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.931641                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.017445                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.017445                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            2464                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           2464                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1130                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1130                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1130                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1130                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1130                       # number of overall hits
system.cpu08.icache.overall_hits::total          1130                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           76                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           76                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           76                       # number of overall misses
system.cpu08.icache.overall_misses::total           76                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      8155250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      8155250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      8155250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      8155250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      8155250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      8155250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1206                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1206                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1206                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1206                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1206                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1206                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.063018                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.063018                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.063018                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.063018                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.063018                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.063018                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 107305.921053                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 107305.921053                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 107305.921053                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 107305.921053                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 107305.921053                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 107305.921053                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          179                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           24                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           24                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           24                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           52                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           52                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      6406250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      6406250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      6406250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      6406250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      6406250                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      6406250                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.043118                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.043118                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.043118                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.043118                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.043118                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.043118                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 123197.115385                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 123197.115385                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 123197.115385                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 123197.115385                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 123197.115385                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 123197.115385                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 11634                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           11013                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             139                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               7858                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  5832                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           74.217358                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   281                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          18393                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        47665                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     11634                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             6113                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   379                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    1088                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            12806                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.919413                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.853758                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   5918     46.21%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    200      1.56%     47.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     78      0.61%     48.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    259      2.02%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    175      1.37%     51.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    229      1.79%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    175      1.37%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                     12      0.09%     55.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5760     44.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              12806                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.632523                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.591475                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2000                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                4441                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    5495                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 708                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  161                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                293                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                46657                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  161                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   2444                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   885                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2825                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    5714                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                 776                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                45808                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  403                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             80685                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              222099                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          61464                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               71496                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   9174                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    3492                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6238                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1192                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             523                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            581                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    44760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               120                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   42896                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              52                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        11314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        12806                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.349680                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      3.189500                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              5282     41.25%     41.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               562      4.39%     45.63% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2               477      3.72%     49.36% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3               361      2.82%     52.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4               156      1.22%     53.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5               252      1.97%     55.36% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1669     13.03%     68.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              3977     31.06%     99.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                70      0.55%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         12806                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3032     94.19%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     94.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  122      3.79%     97.98% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  65      2.02%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               35619     83.04%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.01%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.04% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               6233     14.53%     97.57% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1041      2.43%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                42896                       # Type of FU issued
system.cpu09.iq.rate                         2.332192                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3219                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.075042                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           101869                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           49678                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        42482                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                46115                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          693                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          308                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  161                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   508                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 329                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             44883                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6238                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1192                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 328                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                115                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               42759                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6182                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             137                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       7186                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   9988                       # Number of branches executed
system.cpu09.iew.exec_stores                     1004                       # Number of stores executed
system.cpu09.iew.exec_rate                   2.324743                       # Inst execution rate
system.cpu09.iew.wb_sent                        42587                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       42482                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   30124                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   60720                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     2.309683                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.496113                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4694                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        12137                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.303287                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.696243                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         5422     44.67%     44.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1497     12.33%     57.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          154      1.27%     58.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          194      1.60%     59.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           92      0.76%     60.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5           52      0.43%     61.06% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           55      0.45%     61.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          621      5.12%     66.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         4050     33.37%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        12137                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              38703                       # Number of instructions committed
system.cpu09.commit.committedOps                40092                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         6429                       # Number of memory references committed
system.cpu09.commit.loads                        5545                       # Number of loads committed
system.cpu09.commit.membars                        54                       # Number of memory barriers committed
system.cpu09.commit.branches                     9525                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   30809                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                148                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          33661     83.96%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.96% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          5545     13.83%     97.80% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          884      2.20%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           40092                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                4050                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      52288                       # The number of ROB reads
system.cpu09.rob.rob_writes                     90347                       # The number of ROB writes
system.cpu09.timesIdled                            37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      63036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     38703                       # Number of Instructions Simulated
system.cpu09.committedOps                       40092                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.475234                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.475234                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             2.104224                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.104224                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  56991                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 17963                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  146295                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  57579                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  7880                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           5.050774                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6847                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          253.592593                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     5.050774                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.004932                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.004932                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           13954                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          13954                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         5993                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          5993                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          852                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          852                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6845                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6845                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6847                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6847                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           70                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           22                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            4                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            7                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data           92                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data           96                       # number of overall misses
system.cpu09.dcache.overall_misses::total           96                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4413690                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4413690                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2841250                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2841250                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        96989                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        96989                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      7254940                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      7254940                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      7254940                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      7254940                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         6063                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         6063                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          874                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          874                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         6937                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6937                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         6943                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6943                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.011545                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.011545                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.025172                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.025172                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.013262                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.013262                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.013827                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.013827                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 63052.714286                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 63052.714286                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 129147.727273                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 129147.727273                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 13855.571429                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 13855.571429                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         9375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 78858.043478                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 78858.043478                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 75572.291667                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 75572.291667                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           61                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           43                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           15                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           58                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           58                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           27                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            7                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           34                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           37                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1371253                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1371253                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       872750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       872750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data       108250                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total       108250                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        73011                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        73011                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      2244003                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      2244003                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      2352253                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      2352253                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.004453                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.004453                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.008009                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.008009                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.004901                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.004901                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.005329                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.005329                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 50787.148148                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 50787.148148                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 124678.571429                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 124678.571429                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data 36083.333333                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total 36083.333333                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10430.142857                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10430.142857                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         7125                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 66000.088235                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 66000.088235                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 63574.405405                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 63574.405405                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.464989                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1007                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                  19                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.464989                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.016533                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.016533                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            2229                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           2229                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1007                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1007                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1007                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1007                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1007                       # number of overall hits
system.cpu09.icache.overall_hits::total          1007                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           81                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           81                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           81                       # number of overall misses
system.cpu09.icache.overall_misses::total           81                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      7574750                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      7574750                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      7574750                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      7574750                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      7574750                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      7574750                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1088                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1088                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1088                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1088                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1088                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1088                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.074449                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.074449                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.074449                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.074449                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.074449                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.074449                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 93515.432099                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 93515.432099                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 93515.432099                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 93515.432099                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 93515.432099                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 93515.432099                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          181                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           28                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           28                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           28                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           53                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5764750                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5764750                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5764750                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5764750                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5764750                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5764750                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.048713                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.048713                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.048713                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.048713                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.048713                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.048713                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 108768.867925                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 108768.867925                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 108768.867925                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 108768.867925                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 108768.867925                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 108768.867925                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 11539                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           10911                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             137                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               7800                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  5783                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           74.141026                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   281                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          17659                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        47198                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     11539                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             6064                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                        9527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   375                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    1083                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12332                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            4.032760                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.848004                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   5491     44.53%     44.53% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    209      1.69%     46.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     86      0.70%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    255      2.07%     48.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    175      1.42%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    226      1.83%     52.24% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    173      1.40%     53.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                     18      0.15%     53.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5699     46.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12332                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.653435                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.672745                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2063                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                3961                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    5448                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 699                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  160                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                286                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                46193                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  160                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   2506                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   573                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2671                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    5658                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 763                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                45316                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  396                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.RenamedOperands             79890                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              219714                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          60803                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               71011                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   8877                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    3473                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6167                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1142                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             505                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            570                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    44258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               117                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   42512                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              44                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        10726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12332                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.447292                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      3.185055                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              4877     39.55%     39.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               569      4.61%     44.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2               461      3.74%     47.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3               343      2.78%     50.68% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4               174      1.41%     52.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               254      2.06%     54.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1622     13.15%     67.30% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              3962     32.13%     99.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                70      0.57%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12332                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  3042     94.41%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     94.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  114      3.54%     97.95% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                  66      2.05%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               35321     83.08%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.01%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               6159     14.49%     97.58% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1029      2.42%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                42512                       # Type of FU issued
system.cpu10.iq.rate                         2.407384                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3222                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.075790                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           100622                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           48942                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        42087                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                45734                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          666                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          262                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  160                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   488                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             44378                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6167                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1142                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                114                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               42372                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6110                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             140                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       7100                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   9908                       # Number of branches executed
system.cpu10.iew.exec_stores                      990                       # Number of stores executed
system.cpu10.iew.exec_rate                   2.399456                       # Inst execution rate
system.cpu10.iew.wb_sent                        42192                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       42087                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   29846                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   60158                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     2.383317                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.496127                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4550                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             110                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        11684                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.407908                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.707484                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         5017     42.94%     42.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         1486     12.72%     55.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          158      1.35%     57.01% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          185      1.58%     58.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           91      0.78%     59.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5           52      0.45%     59.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           55      0.47%     60.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          613      5.25%     65.53% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4027     34.47%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        11684                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              38439                       # Number of instructions committed
system.cpu10.commit.committedOps                39818                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         6381                       # Number of memory references committed
system.cpu10.commit.loads                        5501                       # Number of loads committed
system.cpu10.commit.membars                        53                       # Number of memory barriers committed
system.cpu10.commit.branches                     9461                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   30598                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                147                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          33435     83.97%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.01%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          5501     13.82%     97.79% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          880      2.21%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           39818                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4027                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      51440                       # The number of ROB reads
system.cpu10.rob.rob_writes                     89398                       # The number of ROB writes
system.cpu10.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      63770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     38439                       # Number of Instructions Simulated
system.cpu10.committedOps                       39818                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.459403                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.459403                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             2.176737                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.176737                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  56482                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 17769                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  144912                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  57123                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  7797                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           5.114622                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6770                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          241.785714                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     5.114622                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.004995                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.004995                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           13812                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          13812                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         5919                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          5919                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          849                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          849                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6768                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6768                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6770                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6770                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           77                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           20                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            4                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data           97                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           97                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          101                       # number of overall misses
system.cpu10.dcache.overall_misses::total          101                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      4550999                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      4550999                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      2377250                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      2377250                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       188493                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       188493                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      6928249                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      6928249                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      6928249                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      6928249                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5996                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5996                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          869                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          869                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         6865                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         6865                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         6871                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         6871                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.012842                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.012842                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.023015                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.023015                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.014130                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.014130                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.014699                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.014699                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 59103.883117                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 59103.883117                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 118862.500000                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 118862.500000                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 20943.666667                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 20943.666667                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        12500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 71425.247423                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 71425.247423                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 68596.524752                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 68596.524752                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    85.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           49                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           13                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           62                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           62                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           38                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      1372251                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      1372251                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data       748250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total       748250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data       168250                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total       168250                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       157007                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       157007                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      2120501                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      2120501                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      2288751                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      2288751                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.008055                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.008055                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.005098                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.005098                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.005530                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.005530                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 49008.964286                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 49008.964286                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 106892.857143                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 106892.857143                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data 56083.333333                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total 56083.333333                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 17445.222222                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17445.222222                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         9500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 60585.742857                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 60585.742857                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 60230.289474                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 60230.289474                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           8.234635                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1007                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           19.365385                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     8.234635                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.016083                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.016083                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            2218                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           2218                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1007                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1007                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1007                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1007                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1007                       # number of overall hits
system.cpu10.icache.overall_hits::total          1007                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           76                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           76                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           76                       # number of overall misses
system.cpu10.icache.overall_misses::total           76                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7608500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7608500                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7608500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7608500                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7608500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7608500                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1083                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1083                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1083                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1083                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1083                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1083                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.070175                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.070175                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.070175                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.070175                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.070175                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.070175                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 100111.842105                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 100111.842105                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 100111.842105                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 100111.842105                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 100111.842105                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 100111.842105                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           24                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           24                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           24                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           52                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           52                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5802000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5802000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5802000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5802000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5802000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5802000                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.048015                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.048015                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.048015                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.048015                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.048015                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.048015                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 111576.923077                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 111576.923077                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 111576.923077                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 111576.923077                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 111576.923077                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 111576.923077                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  8912                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            8379                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             125                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               8624                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  4439                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           51.472635                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   220                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          17046                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        36634                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      8912                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             4659                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        8440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   327                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                     899                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11002                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.516724                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.830200                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   5662     51.46%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    175      1.59%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     47      0.43%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    209      1.90%     55.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    142      1.29%     56.67% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    202      1.84%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    137      1.25%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                     29      0.26%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   4399     39.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11002                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.522821                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.149126                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   1802                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                4305                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    4220                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 539                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  135                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                252                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                35770                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  135                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2154                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1243                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2503                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    4374                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                 592                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                35050                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                  304                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             61360                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              169838                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          46965                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               54110                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   7235                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    2646                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               4758                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               955                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             387                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            420                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    34112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   32630                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              49                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         9035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11002                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.965824                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      3.180295                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              5227     47.51%     47.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               474      4.31%     51.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2               379      3.44%     55.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3               285      2.59%     57.85% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4               115      1.05%     58.90% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               196      1.78%     60.68% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1229     11.17%     71.85% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              3047     27.69%     99.55% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                50      0.45%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11002                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2362     94.25%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     94.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                   97      3.87%     98.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                  47      1.88%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               27051     82.90%     82.90% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.01%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.91% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               4746     14.54%     97.46% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               830      2.54%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                32630                       # Type of FU issued
system.cpu11.iq.rate                         1.914232                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      2506                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.076800                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            78817                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           38055                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        32284                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                35136                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          556                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          268                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  135                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   407                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 825                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             34215                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              80                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                4758                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                955                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               50                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 824                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                 99                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               32495                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                4702                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             135                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       5491                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   7578                       # Number of branches executed
system.cpu11.iew.exec_stores                      789                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.906312                       # Inst execution rate
system.cpu11.iew.wb_sent                        32360                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       32284                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   22848                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   46079                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.893934                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.495844                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          3772                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts              97                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        10460                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.904207                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.624291                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         5344     51.09%     51.09% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         1152     11.01%     62.10% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          130      1.24%     63.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          150      1.43%     64.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           69      0.66%     65.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5           39      0.37%     65.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           44      0.42%     66.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          475      4.54%     70.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         3057     29.23%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        10460                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              29317                       # Number of instructions committed
system.cpu11.commit.committedOps                30378                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         4889                       # Number of memory references committed
system.cpu11.commit.loads                        4202                       # Number of loads committed
system.cpu11.commit.membars                        42                       # Number of memory barriers committed
system.cpu11.commit.branches                     7211                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   23353                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                114                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          25487     83.90%     83.90% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.01%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.91% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4202     13.83%     97.74% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          687      2.26%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           30378                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                3057                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      41111                       # The number of ROB reads
system.cpu11.rob.rob_writes                     68915                       # The number of ROB writes
system.cpu11.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      64383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     29317                       # Number of Instructions Simulated
system.cpu11.committedOps                       30378                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.581437                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.581437                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.719876                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.719876                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  43242                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 13730                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  111204                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  43553                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  6158                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           5.041490                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              5213                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          179.758621                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     5.041490                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.004923                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.004923                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           10662                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          10662                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4557                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4557                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          652                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          652                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         5209                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           5209                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         5211                       # number of overall hits
system.cpu11.dcache.overall_hits::total          5211                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           54                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           19                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            4                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           13                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           73                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           77                       # number of overall misses
system.cpu11.dcache.overall_misses::total           77                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      4577500                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      4577500                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3788250                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3788250                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       237990                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       237990                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        38500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      8365750                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      8365750                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      8365750                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      8365750                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         4611                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4611                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          671                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          671                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         5282                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         5282                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         5288                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         5288                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.011711                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.011711                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.028316                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.028316                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.013821                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.013821                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.014561                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.014561                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 84768.518519                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 84768.518519                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 199381.578947                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 199381.578947                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 18306.923077                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 18306.923077                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         9625                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         9625                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 114599.315068                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 114599.315068                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 108646.103896                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 108646.103896                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           27                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           12                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           39                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           39                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           27                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           34                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           37                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1547000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1547000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1233250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1233250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data       109000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total       109000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       194510                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       194510                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2780250                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2780250                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2889250                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2889250                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.005856                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.005856                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.010432                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.010432                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.006437                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.006437                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.006997                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.006997                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 57296.296296                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 57296.296296                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 176178.571429                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 176178.571429                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data 36333.333333                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total 36333.333333                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 14962.307692                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14962.307692                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         7375                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         7375                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 81772.058824                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 81772.058824                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 78087.837838                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 78087.837838                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.769039                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs               827                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           15.903846                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.769039                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.015174                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.015174                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            1850                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           1850                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst          827                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           827                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst          827                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            827                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst          827                       # number of overall hits
system.cpu11.icache.overall_hits::total           827                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           72                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           72                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           72                       # number of overall misses
system.cpu11.icache.overall_misses::total           72                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7093750                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7093750                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7093750                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7093750                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7093750                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7093750                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst          899                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          899                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst          899                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          899                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst          899                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          899                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.080089                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.080089                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.080089                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.080089                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.080089                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.080089                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 98524.305556                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 98524.305556                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 98524.305556                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 98524.305556                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 98524.305556                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 98524.305556                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          181                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           20                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           20                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           52                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           52                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           52                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5587000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5587000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5587000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5587000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5587000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5587000                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.057842                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.057842                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.057842                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.057842                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.057842                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.057842                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 107442.307692                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 107442.307692                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 107442.307692                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 107442.307692                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 107442.307692                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 107442.307692                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  8025                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            7463                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             139                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               4387                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  3976                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           90.631411                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   218                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          16116                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        33206                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      8025                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             4194                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        7863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                     928                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            10460                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.388432                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.800690                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   5533     52.90%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    149      1.42%     54.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     45      0.43%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    233      2.23%     56.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    128      1.22%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    227      2.17%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    140      1.34%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                     22      0.21%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   3983     38.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              10460                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.497952                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.060437                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1815                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                4128                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    3876                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 495                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                267                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                32710                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                  88                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2138                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1185                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2451                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    4017                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 523                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                31946                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                  267                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             55101                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              154644                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          42624                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               48101                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   7000                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    2352                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               4346                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1088                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             360                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            474                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    30998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               102                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   29489                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              40                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         9381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        10460                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.819216                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      3.153666                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              5153     49.26%     49.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               502      4.80%     54.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2               370      3.54%     57.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3               249      2.38%     59.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4               123      1.18%     61.16% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               194      1.85%     63.01% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1105     10.56%     73.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              2704     25.85%     99.43% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                60      0.57%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         10460                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2086     93.92%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     93.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                   86      3.87%     97.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                  49      2.21%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               24328     82.50%     82.50% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.01%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               4309     14.61%     97.12% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               849      2.88%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                29489                       # Type of FU issued
system.cpu12.iq.rate                         1.829796                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2221                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.075316                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            71699                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           35162                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        29099                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                31710                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          589                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          460                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   439                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 736                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             31103                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                4346                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1088                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               50                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 736                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                116                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               29295                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                4266                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             194                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       5043                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   6816                       # Number of branches executed
system.cpu12.iew.exec_stores                      777                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.817759                       # Inst execution rate
system.cpu12.iew.wb_sent                        29172                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       29099                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   20511                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   41236                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.805597                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.497405                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          3975                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples         9874                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.739214                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.570157                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         5242     53.09%     53.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         1088     11.02%     64.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          133      1.35%     65.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          141      1.43%     66.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           67      0.68%     67.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5           38      0.38%     67.95% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           39      0.39%     68.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          430      4.35%     72.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2696     27.30%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total         9874                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              26084                       # Number of instructions committed
system.cpu12.commit.committedOps                27047                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         4385                       # Number of memory references committed
system.cpu12.commit.loads                        3757                       # Number of loads committed
system.cpu12.commit.membars                        40                       # Number of memory barriers committed
system.cpu12.commit.branches                     6412                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   20803                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                104                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          22660     83.78%     83.78% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.01%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          3757     13.89%     97.68% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          628      2.32%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           27047                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2696                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      37810                       # The number of ROB reads
system.cpu12.rob.rob_writes                     62713                       # The number of ROB writes
system.cpu12.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      65313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     26084                       # Number of Instructions Simulated
system.cpu12.committedOps                       27047                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.617850                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.617850                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.618516                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.618516                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  38773                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 12519                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  100341                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  38729                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  5721                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   72                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           4.597122                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              4690                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          167.500000                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     4.597122                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.004489                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.004489                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            9670                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           9670                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4096                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4096                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          590                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          590                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         4686                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           4686                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         4688                       # number of overall hits
system.cpu12.dcache.overall_hits::total          4688                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           75                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           19                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            4                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           15                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           94                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           94                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           98                       # number of overall misses
system.cpu12.dcache.overall_misses::total           98                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      4657750                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      4657750                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3678500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3678500                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       234984                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       234984                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        55500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        55500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      8336250                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      8336250                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      8336250                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      8336250                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         4171                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         4171                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          609                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          609                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         4780                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         4780                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         4786                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         4786                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.017981                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.017981                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.031199                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.031199                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.019665                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019665                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.020476                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.020476                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 62103.333333                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 62103.333333                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 193605.263158                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 193605.263158                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 15665.600000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 15665.600000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         7500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 88683.510638                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 88683.510638                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 85063.775510                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 85063.775510                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           47                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           12                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           59                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           59                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           15                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           38                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1556500                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1556500                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1246750                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1246750                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        97250                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        97250                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       181016                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       181016                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      2803250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      2803250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      2900500                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      2900500                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.006713                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.006713                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.011494                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.011494                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.007322                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.007322                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.007940                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.007940                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 55589.285714                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 55589.285714                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 178107.142857                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 178107.142857                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data 32416.666667                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total 32416.666667                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 12067.733333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12067.733333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         5700                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 80092.857143                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 80092.857143                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 76328.947368                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 76328.947368                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           7.630679                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs               854                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           15.527273                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     7.630679                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.014904                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.014904                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            1911                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           1911                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst          854                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           854                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst          854                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            854                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst          854                       # number of overall hits
system.cpu12.icache.overall_hits::total           854                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           74                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           74                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           74                       # number of overall misses
system.cpu12.icache.overall_misses::total           74                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7217750                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7217750                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7217750                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7217750                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7217750                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7217750                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst          928                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          928                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst          928                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          928                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst          928                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          928                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.079741                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.079741                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.079741                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.079741                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.079741                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.079741                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 97537.162162                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 97537.162162                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 97537.162162                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 97537.162162                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 97537.162162                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 97537.162162                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          104                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           19                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           19                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           19                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5400250                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5400250                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5400250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5400250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5400250                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5400250                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.059267                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.059267                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.059267                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.059267                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.059267                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.059267                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 98186.363636                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 98186.363636                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 98186.363636                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 98186.363636                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 98186.363636                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 98186.363636                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7589                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            7112                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             120                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               4156                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  3771                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           90.736285                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   213                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          15473                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        31377                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7589                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             3984                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        7475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   303                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                     828                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples             9988                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.335803                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.801231                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   5374     53.80%     53.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    136      1.36%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     48      0.48%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    201      2.01%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    117      1.17%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    207      2.07%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    122      1.22%     62.12% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                     16      0.16%     62.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   3767     37.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total               9988                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.490467                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.027855                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1697                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                4066                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    3637                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 464                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  123                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                30755                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                  94                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  123                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   1999                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  1281                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2316                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    3770                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 498                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                30117                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                  252                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             52358                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              145850                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          40252                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               46292                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6065                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    2231                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               4090                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               938                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             291                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            137                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    29311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   28043                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              40                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          3411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         8065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples         9988                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.807669                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      3.186055                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              5090     50.96%     50.96% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               385      3.85%     54.82% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2               307      3.07%     57.89% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3               203      2.03%     59.92% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4                92      0.92%     60.84% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5               187      1.87%     62.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1045     10.46%     73.18% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2570     25.73%     98.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               109      1.09%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total          9988                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1978     91.57%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     91.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  113      5.23%     96.81% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                  69      3.19%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               23122     82.45%     82.45% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.01%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.46% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               4086     14.57%     97.03% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               832      2.97%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                28043                       # Type of FU issued
system.cpu13.iq.rate                         1.812383                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      2160                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.077025                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            68274                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           32824                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        27685                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                30203                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          495                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          345                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  123                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   368                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 906                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             29410                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                4090                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                938                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 906                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           59                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                 94                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               27898                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                4052                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             145                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       4814                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   6484                       # Number of branches executed
system.cpu13.iew.exec_stores                      762                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.803012                       # Inst execution rate
system.cpu13.iew.wb_sent                        27756                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       27685                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   19552                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   39354                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.789246                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.496824                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          3392                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts              92                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9496                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.737574                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.591284                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         5201     54.77%     54.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          897      9.45%     64.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2           92      0.97%     65.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          131      1.38%     66.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           60      0.63%     67.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5           60      0.63%     67.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           36      0.38%     68.21% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          386      4.06%     72.27% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2633     27.73%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9496                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              25088                       # Number of instructions committed
system.cpu13.commit.committedOps                25996                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         4188                       # Number of memory references committed
system.cpu13.commit.loads                        3595                       # Number of loads committed
system.cpu13.commit.membars                        37                       # Number of memory barriers committed
system.cpu13.commit.branches                     6172                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   19983                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 98                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          21806     83.88%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.01%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          3595     13.83%     97.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          593      2.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           25996                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2633                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      35887                       # The number of ROB reads
system.cpu13.rob.rob_writes                     59291                       # The number of ROB writes
system.cpu13.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      65956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     25088                       # Number of Instructions Simulated
system.cpu13.committedOps                       25996                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.616749                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.616749                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.621405                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.621405                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  37068                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 11800                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   95445                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  37048                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  5425                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           4.288951                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              4448                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          164.740741                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     4.288951                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.004188                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.004188                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            9141                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           9141                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         3887                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          3887                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          557                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          557                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         4444                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           4444                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         4446                       # number of overall hits
system.cpu13.dcache.overall_hits::total          4446                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           57                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           19                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            4                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           14                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           76                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           80                       # number of overall misses
system.cpu13.dcache.overall_misses::total           80                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      4111702                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      4111702                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3906250                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3906250                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       241980                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       241980                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      8017952                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      8017952                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      8017952                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      8017952                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3944                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3944                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          576                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          576                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         4520                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         4520                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         4526                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         4526                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.014452                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.014452                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.032986                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.032986                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.016814                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.016814                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.017676                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.017676                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 72135.122807                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 72135.122807                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 205592.105263                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 205592.105263                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 17284.285714                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 17284.285714                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         9375                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 105499.368421                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 105499.368421                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 100224.400000                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 100224.400000                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           30                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           42                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           42                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           27                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           14                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           34                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           37                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      1239006                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      1239006                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1235250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1235250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data       107250                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total       107250                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       191520                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       191520                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      2474256                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      2474256                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      2581506                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      2581506                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.012153                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.012153                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.007522                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.007522                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.008175                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.008175                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 45889.111111                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 45889.111111                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 176464.285714                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 176464.285714                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data        35750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total        35750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data        13680                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13680                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         7125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 72772.235294                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 72772.235294                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 69770.432432                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 69770.432432                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.966837                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs               757                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           14.557692                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.966837                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.013607                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.013607                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            1708                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           1708                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst          757                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           757                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst          757                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            757                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst          757                       # number of overall hits
system.cpu13.icache.overall_hits::total           757                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           71                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           71                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           71                       # number of overall misses
system.cpu13.icache.overall_misses::total           71                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      7205250                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      7205250                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      7205250                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      7205250                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      7205250                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      7205250                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst          828                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          828                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst          828                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          828                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst          828                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          828                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.085749                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.085749                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.085749                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.085749                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.085749                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.085749                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 101482.394366                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 101482.394366                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 101482.394366                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 101482.394366                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 101482.394366                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 101482.394366                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          202                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           19                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           19                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           19                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           52                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           52                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5600750                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5600750                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5600750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5600750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5600750                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5600750                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.062802                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.062802                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.062802                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.062802                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.062802                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.062802                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 107706.730769                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 107706.730769                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 107706.730769                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 107706.730769                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 107706.730769                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 107706.730769                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7166                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            6683                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             124                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               3751                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  3547                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           94.561450                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          14742                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        29738                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7166                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             3732                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        6804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   309                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                     809                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples             9648                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.278503                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.792545                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   5276     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    119      1.23%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     34      0.35%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    200      2.07%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    111      1.15%     59.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    207      2.15%     61.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    117      1.21%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                      9      0.09%     62.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   3575     37.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total               9648                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.486094                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.017230                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1704                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                3927                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    3445                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                 444                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  127                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                220                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                29154                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  127                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   1993                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1203                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2266                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    3573                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 485                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                28476                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                  253                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             49272                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              137915                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          38085                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               43175                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6082                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    2089                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3845                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               863                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             267                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            129                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    27551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   26392                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              35                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          3353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         7433                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples         9648                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.735489                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      3.163473                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4982     51.64%     51.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               398      4.13%     55.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2               305      3.16%     58.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3               205      2.12%     61.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4                90      0.93%     61.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               189      1.96%     63.94% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6               987     10.23%     74.17% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              2394     24.81%     98.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                98      1.02%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total          9648                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1808     91.27%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     91.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  109      5.50%     96.77% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                  64      3.23%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               21751     82.42%     82.42% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.01%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.43% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               3854     14.60%     97.03% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               784      2.97%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                26392                       # Type of FU issued
system.cpu14.iq.rate                         1.790259                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1981                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.075061                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            64448                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           31001                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        26040                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                28373                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          475                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          296                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  127                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   347                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 846                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             27645                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3845                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                863                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 846                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                102                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               26239                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                3824                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             153                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       4536                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   6101                       # Number of branches executed
system.cpu14.iew.exec_stores                      712                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.779881                       # Inst execution rate
system.cpu14.iew.wb_sent                        26111                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       26040                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   18384                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   36978                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.766382                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.497160                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          3291                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts              97                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         9173                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.647880                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.557800                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         5127     55.89%     55.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          860      9.38%     65.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2           94      1.02%     66.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          128      1.40%     67.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           60      0.65%     68.34% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5           61      0.66%     69.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           34      0.37%     69.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          364      3.97%     73.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2445     26.65%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         9173                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              23422                       # Number of instructions committed
system.cpu14.commit.committedOps                24289                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         3937                       # Number of memory references committed
system.cpu14.commit.loads                        3370                       # Number of loads committed
system.cpu14.commit.membars                        36                       # Number of memory barriers committed
system.cpu14.commit.branches                     5757                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   18684                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 94                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          20350     83.78%     83.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.01%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          3370     13.87%     97.67% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          567      2.33%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           24289                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2445                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      33957                       # The number of ROB reads
system.cpu14.rob.rob_writes                     55709                       # The number of ROB writes
system.cpu14.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      66687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     23422                       # Number of Instructions Simulated
system.cpu14.committedOps                       24289                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.629408                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.629408                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.588794                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.588794                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  34813                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 11139                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   89826                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  34770                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  5155                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           3.944117                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              4192                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          155.259259                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     3.944117                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.003852                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.003852                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            8639                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           8639                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3652                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3652                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          531                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          531                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         4183                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           4183                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         4185                       # number of overall hits
system.cpu14.dcache.overall_hits::total          4185                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           68                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           19                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            4                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           13                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           87                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           91                       # number of overall misses
system.cpu14.dcache.overall_misses::total           91                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      4037860                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      4037860                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3680000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3680000                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       175990                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       175990                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      7717860                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      7717860                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      7717860                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      7717860                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         3720                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         3720                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          550                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          550                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         4270                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         4270                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         4276                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         4276                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.018280                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.018280                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.034545                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.034545                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.020375                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.020375                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.021282                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.021282                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 59380.294118                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 59380.294118                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 193684.210526                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 193684.210526                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 13537.692308                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 13537.692308                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         9375                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 88711.034483                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 88711.034483                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 84811.648352                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 84811.648352                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           42                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           12                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           54                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           54                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           26                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           13                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           33                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           36                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      1149257                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      1149257                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1199500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1199500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data       133501                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total       133501                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       134010                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       134010                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      2348757                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      2348757                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      2482258                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      2482258                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.006989                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.006989                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.012727                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.012727                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.007728                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.007728                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.008419                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.008419                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 44202.192308                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 44202.192308                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 171357.142857                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 171357.142857                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data 44500.333333                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total 44500.333333                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 10308.461538                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10308.461538                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         7125                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 71174.454545                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 71174.454545                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 68951.611111                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 68951.611111                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.783831                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs               734                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           13.849057                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.783831                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.013250                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.013250                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            1671                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           1671                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst          734                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           734                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst          734                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            734                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst          734                       # number of overall hits
system.cpu14.icache.overall_hits::total           734                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           75                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           75                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           75                       # number of overall misses
system.cpu14.icache.overall_misses::total           75                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6587500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6587500                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6587500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6587500                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6587500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6587500                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst          809                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          809                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst          809                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          809                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst          809                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          809                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.092707                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.092707                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.092707                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.092707                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.092707                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.092707                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 87833.333333                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 87833.333333                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 87833.333333                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 87833.333333                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 87833.333333                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 87833.333333                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           22                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           22                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           22                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           53                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           53                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           53                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5096750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5096750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5096750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5096750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5096750                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5096750                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.065513                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.065513                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.065513                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.065513                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.065513                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.065513                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 96165.094340                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 96165.094340                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 96165.094340                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 96165.094340                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 96165.094340                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 96165.094340                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  6398                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5929                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             115                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               6154                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  3120                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           50.698733                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   164                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          14258                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        26590                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      6398                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3284                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        6396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   291                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                     770                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9253                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.067330                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.757699                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   5325     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    121      1.31%     58.86% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                     40      0.43%     59.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    162      1.75%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    104      1.12%     62.16% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    155      1.68%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    118      1.28%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                     28      0.30%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   3200     34.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9253                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.448731                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.864918                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1739                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                3917                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    3100                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                 381                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  115                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                215                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                26048                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  115                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2003                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   812                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2725                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    3193                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 404                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                25379                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                  203                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             43739                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              122882                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          33905                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               38448                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   5291                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    1872                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               3455                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               825                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             291                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            320                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    24591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                81                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   23482                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              21                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          3008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9253                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.537772                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      3.111004                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              5029     54.35%     54.35% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               400      4.32%     58.67% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2               294      3.18%     61.85% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3               205      2.22%     64.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4                89      0.96%     65.03% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               157      1.70%     66.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6               860      9.29%     76.02% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              2174     23.50%     99.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                45      0.49%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9253                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1675     93.73%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     93.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                   75      4.20%     97.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                  37      2.07%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               19347     82.39%     82.39% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.01%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.40% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               3433     14.62%     97.02% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               699      2.98%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                23482                       # Type of FU issued
system.cpu15.iq.rate                         1.646935                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1787                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.076101                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            58025                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           27689                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        23195                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                25269                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          444                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          300                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  115                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   315                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 491                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             24675                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                3455                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                825                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 491                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           25                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           63                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                 88                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               23337                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                3401                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             145                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       4042                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   5411                       # Number of branches executed
system.cpu15.iew.exec_stores                      641                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.636765                       # Inst execution rate
system.cpu15.iew.wb_sent                        23262                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       23195                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   16282                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   32752                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.626806                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.497130                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          2930                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts              85                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         8821                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.455957                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.482547                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         5125     58.10%     58.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          851      9.65%     67.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          110      1.25%     68.99% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          112      1.27%     70.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           55      0.62%     70.89% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5           30      0.34%     71.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           35      0.40%     71.62% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          347      3.93%     75.56% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2156     24.44%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         8821                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              20867                       # Number of instructions committed
system.cpu15.commit.committedOps                21664                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         3536                       # Number of memory references committed
system.cpu15.commit.loads                        3011                       # Number of loads committed
system.cpu15.commit.membars                        34                       # Number of memory barriers committed
system.cpu15.commit.branches                     5120                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   16682                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 86                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          18126     83.67%     83.67% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.01%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          3011     13.90%     97.58% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          525      2.42%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           21664                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2156                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      30921                       # The number of ROB reads
system.cpu15.rob.rob_writes                     49701                       # The number of ROB writes
system.cpu15.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      67171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     20867                       # Number of Instructions Simulated
system.cpu15.committedOps                       21664                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.683280                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.683280                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.463529                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.463529                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  30897                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 10051                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   79998                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  30710                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  4732                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           4.240345                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              3791                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              31                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          122.290323                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     4.240345                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.004141                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.004141                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.030273                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            7780                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           7780                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3294                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3294                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          491                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          491                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         3785                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           3785                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         3787                       # number of overall hits
system.cpu15.dcache.overall_hits::total          3787                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           41                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           20                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            4                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            9                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data           61                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data           65                       # number of overall misses
system.cpu15.dcache.overall_misses::total           65                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      3015750                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      3015750                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      3764500                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      3764500                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       177995                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       177995                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        28501                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        28501                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      6780250                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      6780250                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      6780250                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      6780250                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         3335                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         3335                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          511                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          511                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         3846                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         3846                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         3852                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         3852                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.012294                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.012294                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.039139                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.039139                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.015861                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.015861                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.016874                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.016874                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 73554.878049                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 73554.878049                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data       188225                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total       188225                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 19777.222222                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 19777.222222                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 111151.639344                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 111151.639344                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 104311.538462                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 104311.538462                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           14                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           25                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           25                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           27                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data            9                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            9                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           36                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           39                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      1213250                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      1213250                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      1199750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      1199750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data       132000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total       132000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       148005                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       148005                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        25499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        25499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      2413000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      2413000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      2545000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      2545000                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.017613                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.017613                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.009360                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.009360                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.010125                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.010125                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 44935.185185                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 44935.185185                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 133305.555556                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 133305.555556                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data        44000                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total        44000                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        16445                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16445                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 67027.777778                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 67027.777778                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 65256.410256                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 65256.410256                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           6.390961                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs               702                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           13.245283                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     6.390961                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.012482                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.012482                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            1593                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           1593                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst          702                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           702                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst          702                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            702                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst          702                       # number of overall hits
system.cpu15.icache.overall_hits::total           702                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           68                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           68                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           68                       # number of overall misses
system.cpu15.icache.overall_misses::total           68                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5746250                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5746250                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5746250                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5746250                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5746250                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5746250                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst          770                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          770                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst          770                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          770                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst          770                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          770                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.088312                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.088312                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.088312                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.088312                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.088312                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.088312                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 84503.676471                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 84503.676471                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 84503.676471                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 84503.676471                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 84503.676471                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 84503.676471                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          158                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           15                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           15                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           15                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           53                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           53                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4764250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4764250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4764250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4764250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4764250                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4764250                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.068831                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.068831                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.068831                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.068831                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.068831                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.068831                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 89891.509434                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 89891.509434                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 89891.509434                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 89891.509434                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 89891.509434                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 89891.509434                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2151                       # Transaction distribution
system.membus.trans_dist::ReadResp               2147                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               285                       # Transaction distribution
system.membus.trans_dist::ReadExResp              285                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        23104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  126848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoop_fanout::samples              2544                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   2544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                2544                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3066997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3185500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1902741                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             262741                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             296750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            310975                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            286500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            245234                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer17.occupancy            275500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            206746                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer21.occupancy            269750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            245747                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer25.occupancy            281250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            216499                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer29.occupancy            281250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer30.occupancy            259990                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer33.occupancy            279250                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer34.occupancy            224732                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer37.occupancy            289250                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer38.occupancy            232736                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer41.occupancy            279000                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer42.occupancy            245242                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer45.occupancy            279500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer46.occupancy            261740                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer49.occupancy            295750                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer50.occupancy            285984                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer53.occupancy            281250                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer54.occupancy            272474                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer57.occupancy            286750                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer58.occupancy            260732                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer61.occupancy            286250                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer62.occupancy            243496                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
