============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Aug 13 08:37:39 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.023431s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (96.0%)

RUN-1004 : used memory is 139 MB, reserved memory is 116 MB, peak memory is 139 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.352822s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (11.5%)

RUN-1004 : used memory is 146 MB, reserved memory is 123 MB, peak memory is 146 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.943736s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (42.4%)

RUN-1004 : used memory is 111 MB, reserved memory is 88 MB, peak memory is 146 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.771101s wall, 2.745618s user + 0.062400s system = 2.808018s CPU (101.3%)

RUN-1004 : used memory is 143 MB, reserved memory is 117 MB, peak memory is 146 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.145645s wall, 1.060807s user + 0.046800s system = 1.107607s CPU (96.7%)

RUN-1004 : used memory is 180 MB, reserved memory is 155 MB, peak memory is 180 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7701/0 useful/useless nets, 6838/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10157/0 useful/useless nets, 9294/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10155/0 useful/useless nets, 9292/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11003/0 useful/useless nets, 10140/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41355, tnet num: 10994, tinst num: 10115, tnode num: 76786, tedge num: 78199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.323697s wall, 1.170008s user + 0.140401s system = 1.310408s CPU (99.0%)

RUN-1004 : used memory is 297 MB, reserved memory is 271 MB, peak memory is 297 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 6619/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3437 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.128077s wall, 12.901283s user + 0.280802s system = 13.182085s CPU (100.4%)

RUN-1004 : used memory is 244 MB, reserved memory is 222 MB, peak memory is 358 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.222606s wall, 2.168414s user + 0.078001s system = 2.246414s CPU (101.1%)

RUN-1004 : used memory is 266 MB, reserved memory is 243 MB, peak memory is 358 MB
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.142221s wall, 3.057620s user + 0.078001s system = 3.135620s CPU (99.8%)

RUN-1004 : used memory is 237 MB, reserved memory is 211 MB, peak memory is 358 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.058800s wall, 3.073220s user + 0.015600s system = 3.088820s CPU (101.0%)

RUN-1004 : used memory is 279 MB, reserved memory is 255 MB, peak memory is 358 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.394052s wall, 2.418016s user + 0.015600s system = 2.433616s CPU (101.7%)

RUN-1004 : used memory is 290 MB, reserved memory is 266 MB, peak memory is 358 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6043/0 useful/useless nets, 2373/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2370/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2427/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2427/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2567/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26570, tnet num: 6237, tinst num: 2562, tnode num: 33800, tedge num: 45265.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2462/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2296 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.373472s wall, 2.386815s user + 0.031200s system = 2.418016s CPU (101.9%)

RUN-1004 : used memory is 382 MB, reserved memory is 358 MB, peak memory is 384 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.140291s wall, 5.132433s user + 0.109201s system = 5.241634s CPU (102.0%)

RUN-1004 : used memory is 382 MB, reserved memory is 358 MB, peak memory is 384 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2221 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2219 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25759, tnet num: 5992, tinst num: 2219, tnode num: 31456, tedge num: 43284.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.144392s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (103.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 954624
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 563681, overlap = 203
PHY-3002 : Step(2): len = 397985, overlap = 270
PHY-3002 : Step(3): len = 311843, overlap = 291
PHY-3002 : Step(4): len = 251660, overlap = 311.75
PHY-3002 : Step(5): len = 207510, overlap = 328.5
PHY-3002 : Step(6): len = 169345, overlap = 349.25
PHY-3002 : Step(7): len = 138335, overlap = 370.25
PHY-3002 : Step(8): len = 115250, overlap = 382
PHY-3002 : Step(9): len = 99427.5, overlap = 389.75
PHY-3002 : Step(10): len = 86258.1, overlap = 394
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.36993e-07
PHY-3002 : Step(11): len = 84756.7, overlap = 393.25
PHY-3002 : Step(12): len = 84790.1, overlap = 393.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.45041e-06
PHY-3002 : Step(13): len = 85007.7, overlap = 391.5
PHY-3002 : Step(14): len = 101197, overlap = 359
PHY-3002 : Step(15): len = 116422, overlap = 332.5
PHY-3002 : Step(16): len = 113205, overlap = 333.5
PHY-3002 : Step(17): len = 111834, overlap = 334.5
PHY-3002 : Step(18): len = 111317, overlap = 332.75
PHY-3002 : Step(19): len = 108378, overlap = 332.75
PHY-3002 : Step(20): len = 108986, overlap = 333.25
PHY-3002 : Step(21): len = 108611, overlap = 331.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.90082e-06
PHY-3002 : Step(22): len = 109351, overlap = 321.5
PHY-3002 : Step(23): len = 114109, overlap = 319.25
PHY-3002 : Step(24): len = 120902, overlap = 298.5
PHY-3002 : Step(25): len = 120412, overlap = 293.75
PHY-3002 : Step(26): len = 122147, overlap = 282.5
PHY-3002 : Step(27): len = 123782, overlap = 274.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.80163e-06
PHY-3002 : Step(28): len = 124126, overlap = 264.75
PHY-3002 : Step(29): len = 126704, overlap = 258
PHY-3002 : Step(30): len = 134347, overlap = 247.25
PHY-3002 : Step(31): len = 134188, overlap = 241.75
PHY-3002 : Step(32): len = 135801, overlap = 234
PHY-3002 : Step(33): len = 134598, overlap = 234.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.16033e-05
PHY-3002 : Step(34): len = 136211, overlap = 225.75
PHY-3002 : Step(35): len = 138002, overlap = 227.25
PHY-3002 : Step(36): len = 142140, overlap = 214.75
PHY-3002 : Step(37): len = 143629, overlap = 202.75
PHY-3002 : Step(38): len = 145733, overlap = 198.75
PHY-3002 : Step(39): len = 144924, overlap = 201.75
PHY-3002 : Step(40): len = 145115, overlap = 197.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.24616e-05
PHY-3002 : Step(41): len = 146288, overlap = 194.25
PHY-3002 : Step(42): len = 148329, overlap = 181
PHY-3002 : Step(43): len = 157520, overlap = 172.25
PHY-3002 : Step(44): len = 155730, overlap = 173.75
PHY-3002 : Step(45): len = 155583, overlap = 174.25
PHY-3002 : Step(46): len = 154933, overlap = 173.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.19327e-05
PHY-3002 : Step(47): len = 155604, overlap = 168.25
PHY-3002 : Step(48): len = 160579, overlap = 164.75
PHY-3002 : Step(49): len = 161706, overlap = 164.5
PHY-3002 : Step(50): len = 161696, overlap = 159
PHY-3002 : Step(51): len = 161291, overlap = 161.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.81149e-05
PHY-3002 : Step(52): len = 161869, overlap = 155.75
PHY-3002 : Step(53): len = 163875, overlap = 157.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.117541s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.689572s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.181e-06
PHY-3002 : Step(54): len = 162368, overlap = 146.5
PHY-3002 : Step(55): len = 161274, overlap = 149
PHY-3002 : Step(56): len = 160022, overlap = 154
PHY-3002 : Step(57): len = 157680, overlap = 158.75
PHY-3002 : Step(58): len = 154250, overlap = 165.25
PHY-3002 : Step(59): len = 150487, overlap = 174.5
PHY-3002 : Step(60): len = 147512, overlap = 180
PHY-3002 : Step(61): len = 144921, overlap = 183.75
PHY-3002 : Step(62): len = 142954, overlap = 187
PHY-3002 : Step(63): len = 140974, overlap = 184.75
PHY-3002 : Step(64): len = 139488, overlap = 188.5
PHY-3002 : Step(65): len = 138715, overlap = 191.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6362e-05
PHY-3002 : Step(66): len = 143067, overlap = 184.25
PHY-3002 : Step(67): len = 151580, overlap = 173.5
PHY-3002 : Step(68): len = 150626, overlap = 170.75
PHY-3002 : Step(69): len = 150208, overlap = 162.75
PHY-3002 : Step(70): len = 150576, overlap = 162
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.2724e-05
PHY-3002 : Step(71): len = 157421, overlap = 161.75
PHY-3002 : Step(72): len = 165677, overlap = 149
PHY-3002 : Step(73): len = 163527, overlap = 146.25
PHY-3002 : Step(74): len = 162259, overlap = 140.5
PHY-3002 : Step(75): len = 162109, overlap = 137
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.31561e-05
PHY-3002 : Step(76): len = 170463, overlap = 129
PHY-3002 : Step(77): len = 176659, overlap = 120.25
PHY-3002 : Step(78): len = 176754, overlap = 114.25
PHY-3002 : Step(79): len = 177018, overlap = 117.5
PHY-3002 : Step(80): len = 177947, overlap = 118.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.003171s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (102.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.710645s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.6995e-05
PHY-3002 : Step(81): len = 184929, overlap = 213.25
PHY-3002 : Step(82): len = 188175, overlap = 188.5
PHY-3002 : Step(83): len = 187490, overlap = 184
PHY-3002 : Step(84): len = 182868, overlap = 185.75
PHY-3002 : Step(85): len = 177435, overlap = 187.5
PHY-3002 : Step(86): len = 172964, overlap = 208.75
PHY-3002 : Step(87): len = 168314, overlap = 216.25
PHY-3002 : Step(88): len = 165207, overlap = 225.75
PHY-3002 : Step(89): len = 162765, overlap = 229
PHY-3002 : Step(90): len = 161329, overlap = 226.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011399
PHY-3002 : Step(91): len = 168837, overlap = 210
PHY-3002 : Step(92): len = 174553, overlap = 200.75
PHY-3002 : Step(93): len = 175505, overlap = 193
PHY-3002 : Step(94): len = 175373, overlap = 195.5
PHY-3002 : Step(95): len = 175619, overlap = 192.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00022798
PHY-3002 : Step(96): len = 181818, overlap = 181.75
PHY-3002 : Step(97): len = 186003, overlap = 176
PHY-3002 : Step(98): len = 190253, overlap = 164.75
PHY-3002 : Step(99): len = 190182, overlap = 164.25
PHY-3002 : Step(100): len = 188972, overlap = 164.5
PHY-3002 : Step(101): len = 188780, overlap = 166
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00039149
PHY-3002 : Step(102): len = 193333, overlap = 163
PHY-3002 : Step(103): len = 195478, overlap = 165.25
PHY-3002 : Step(104): len = 197983, overlap = 163
PHY-3002 : Step(105): len = 200074, overlap = 159.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00078298
PHY-3002 : Step(106): len = 203036, overlap = 158.75
PHY-3002 : Step(107): len = 204326, overlap = 156
PHY-3002 : Step(108): len = 205177, overlap = 156.25
PHY-3002 : Step(109): len = 206195, overlap = 158.25
PHY-3002 : Step(110): len = 207165, overlap = 155.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00135508
PHY-3002 : Step(111): len = 208508, overlap = 154.25
PHY-3002 : Step(112): len = 209611, overlap = 153.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0019205
PHY-3002 : Step(113): len = 210464, overlap = 153
PHY-3002 : Step(114): len = 211672, overlap = 151.5
PHY-3002 : Step(115): len = 212829, overlap = 152.75
PHY-3002 : Step(116): len = 213213, overlap = 150.25
PHY-3002 : Step(117): len = 213760, overlap = 153
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00280687
PHY-3002 : Step(118): len = 214272, overlap = 152.25
PHY-3002 : Step(119): len = 215577, overlap = 152.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00378658
PHY-3002 : Step(120): len = 215798, overlap = 152.25
PHY-3002 : Step(121): len = 217025, overlap = 153
PHY-3002 : Step(122): len = 217561, overlap = 152.75
PHY-3002 : Step(123): len = 217857, overlap = 154.25
PHY-3002 : Step(124): len = 218207, overlap = 155
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00501408
PHY-3002 : Step(125): len = 218412, overlap = 154.5
PHY-3002 : Step(126): len = 219214, overlap = 154
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0056263
PHY-3002 : Step(127): len = 219298, overlap = 153.5
PHY-3002 : Step(128): len = 219769, overlap = 154
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00607284
PHY-3002 : Step(129): len = 219891, overlap = 153.5
PHY-3002 : Step(130): len = 220335, overlap = 152.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00655428
PHY-3002 : Step(131): len = 220460, overlap = 151.25
PHY-3002 : Step(132): len = 220889, overlap = 151.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00675475
PHY-3002 : Step(133): len = 220968, overlap = 152.25
PHY-3002 : Step(134): len = 221533, overlap = 151.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.269479s wall, 0.109201s user + 0.234002s system = 0.343202s CPU (127.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.035152s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (98.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728689s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305373
PHY-3002 : Step(135): len = 220238, overlap = 110.25
PHY-3002 : Step(136): len = 216003, overlap = 117
PHY-3002 : Step(137): len = 210986, overlap = 124.25
PHY-3002 : Step(138): len = 208519, overlap = 129.75
PHY-3002 : Step(139): len = 206490, overlap = 135.25
PHY-3002 : Step(140): len = 204601, overlap = 139
PHY-3002 : Step(141): len = 203724, overlap = 143.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000605515
PHY-3002 : Step(142): len = 207317, overlap = 140.5
PHY-3002 : Step(143): len = 207932, overlap = 145.5
PHY-3002 : Step(144): len = 209717, overlap = 145.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00113799
PHY-3002 : Step(145): len = 212155, overlap = 143.75
PHY-3002 : Step(146): len = 212591, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154985
PHY-3002 : Step(147): len = 213629, overlap = 137.25
PHY-3002 : Step(148): len = 214522, overlap = 134.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00190858
PHY-3002 : Step(149): len = 215081, overlap = 136
PHY-3002 : Step(150): len = 216367, overlap = 137.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0021169
PHY-3002 : Step(151): len = 216633, overlap = 134.75
PHY-3002 : Step(152): len = 217603, overlap = 134.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00236006
PHY-3002 : Step(153): len = 217831, overlap = 134
PHY-3002 : Step(154): len = 219224, overlap = 133.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00278392
PHY-3002 : Step(155): len = 219364, overlap = 134.75
PHY-3002 : Step(156): len = 220028, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00313352
PHY-3002 : Step(157): len = 220220, overlap = 133.25
PHY-3002 : Step(158): len = 220684, overlap = 133.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00349422
PHY-3002 : Step(159): len = 220873, overlap = 134.5
PHY-3002 : Step(160): len = 221167, overlap = 132.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00380561
PHY-3002 : Step(161): len = 221383, overlap = 133.5
PHY-3002 : Step(162): len = 221682, overlap = 133.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00397832
PHY-3002 : Step(163): len = 221861, overlap = 133.25
PHY-3002 : Step(164): len = 222094, overlap = 132.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00406221
PHY-3002 : Step(165): len = 222254, overlap = 131.5
PHY-3002 : Step(166): len = 222464, overlap = 132.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00430161
PHY-3002 : Step(167): len = 222638, overlap = 131
PHY-3002 : Step(168): len = 222885, overlap = 132
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.114100s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.7%)

PHY-3001 : Legalized: Len = 233301, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 45, deltaY = 23.
PHY-3001 : Final: Len = 235517, Over = 0
RUN-1003 : finish command "place" in  27.370911s wall, 33.243813s user + 1.872012s system = 35.115825s CPU (128.3%)

RUN-1004 : used memory is 397 MB, reserved memory is 371 MB, peak memory is 397 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2977 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2230
PHY-1001 : Pin misalignment score is improved from 2230 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2344 to 2279
PHY-1001 : Pin misalignment score is improved from 2279 to 2271
PHY-1001 : Pin misalignment score is improved from 2271 to 2270
PHY-1001 : Pin misalignment score is improved from 2270 to 2270
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  3.574406s wall, 3.572423s user + 0.031200s system = 3.603623s CPU (100.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2221 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 297432, over cnt = 1726(21%), over = 3332, worst = 8
PHY-1002 : len = 305776, over cnt = 1447(18%), over = 2298, worst = 5
PHY-1002 : len = 312728, over cnt = 1376(17%), over = 1863, worst = 4
PHY-1002 : len = 334648, over cnt = 966(12%), over = 1021, worst = 2
PHY-1002 : len = 349672, over cnt = 728(9%), over = 741, worst = 2
PHY-1002 : len = 365032, over cnt = 606(7%), over = 610, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25759, tnet num: 5992, tinst num: 2219, tnode num: 31456, tedge num: 43284.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 58 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.133047s wall, 5.054432s user + 0.078001s system = 5.132433s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.187023s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51320, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.259602s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (96.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013434s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 657800, over cnt = 1936(1%), over = 2022, worst = 4
PHY-1001 : End Routed; 22.294934s wall, 26.941373s user + 0.187201s system = 27.128574s CPU (121.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 604704, over cnt = 943(0%), over = 948, worst = 2
PHY-1001 : End DR Iter 1; 14.769753s wall, 15.646900s user + 0.218401s system = 15.865302s CPU (107.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 591496, over cnt = 440(0%), over = 441, worst = 2
PHY-1001 : End DR Iter 2; 8.036372s wall, 8.018451s user + 0.046800s system = 8.065252s CPU (100.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 593672, over cnt = 159(0%), over = 159, worst = 1
PHY-1001 : End DR Iter 3; 1.822330s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 596808, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 4; 1.018422s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (99.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 599264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 5; 0.631338s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (98.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 601136, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 6; 0.916754s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (100.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.683516s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (100.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.355356s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (105.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.347515s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (98.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.346805s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (99.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.357609s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (100.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.347340s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (103.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.349594s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (107.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 601720, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.353473s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (101.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 601800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 601800
PHY-1001 : End DC Iter 1; 0.141907s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  62.955558s wall, 68.328438s user + 0.608404s system = 68.936842s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  71.798468s wall, 77.111294s user + 0.717605s system = 77.828899s CPU (108.4%)

RUN-1004 : used memory is 517 MB, reserved memory is 491 MB, peak memory is 551 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4147   out of   4480   92.57%
#reg                 2800   out of   4480   62.50%
#le                  4207
  #lut only          1407   out of   4207   33.44%
  #reg only            60   out of   4207    1.43%
  #lut&reg           2740   out of   4207   65.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.491820s wall, 2.433616s user + 0.093601s system = 2.527216s CPU (101.4%)

RUN-1004 : used memory is 517 MB, reserved memory is 492 MB, peak memory is 551 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25759, tnet num: 5992, tinst num: 2219, tnode num: 31456, tedge num: 43284.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.836488s wall, 3.837625s user + 0.015600s system = 3.853225s CPU (100.4%)

RUN-1004 : used memory is 574 MB, reserved memory is 548 MB, peak memory is 574 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2221
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 56622
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 160109 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  11.182734s wall, 21.028935s user + 0.093601s system = 21.122535s CPU (188.9%)

RUN-1004 : used memory is 602 MB, reserved memory is 576 MB, peak memory is 611 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.681441s wall, 0.452403s user + 0.093601s system = 0.546003s CPU (8.2%)

RUN-1004 : used memory is 634 MB, reserved memory is 609 MB, peak memory is 634 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.193566s wall, 1.404009s user + 0.234002s system = 1.638011s CPU (20.0%)

RUN-1004 : used memory is 624 MB, reserved memory is 598 MB, peak memory is 635 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001010010111
KIT-1004 : ChipWatcher: the value of status register = 010000000101100111
KIT-1004 : ChipWatcher: the value of status register = 010000001100001110
KIT-1004 : ChipWatcher: the value of status register = 010000000100101100
KIT-1004 : ChipWatcher: the value of status register = 010000001110101100
KIT-1004 : ChipWatcher: the value of status register = 010000000010000001
KIT-1004 : ChipWatcher: the value of status register = 010000000010100111
KIT-1004 : ChipWatcher: the value of status register = 010000000101101100
KIT-1004 : ChipWatcher: the value of status register = 010000001000110100
KIT-1004 : ChipWatcher: the value of status register = 010000000101111011
KIT-1004 : ChipWatcher: the value of status register = 010000001011110001
KIT-1004 : ChipWatcher: the value of status register = 010000000100101000
KIT-1004 : ChipWatcher: the value of status register = 010000001101001011
KIT-1004 : ChipWatcher: the value of status register = 010000000001000001
KIT-1004 : ChipWatcher: the value of status register = 010000001001011011
KIT-1004 : ChipWatcher: the value of status register = 010000000101000111
KIT-1004 : ChipWatcher: the value of status register = 010000000101010111
KIT-1004 : ChipWatcher: the value of status register = 010000000100101111
KIT-1004 : ChipWatcher: the value of status register = 010000000100111101
KIT-1004 : ChipWatcher: the value of status register = 010000001000100000
KIT-1004 : ChipWatcher: the value of status register = 010000000010100111
KIT-1004 : ChipWatcher: the value of status register = 010000001000001111
KIT-1004 : ChipWatcher: the value of status register = 010000000100111010
KIT-1004 : ChipWatcher: the value of status register = 010000000101101110
KIT-1004 : ChipWatcher: the value of status register = 010000001110101000
KIT-1004 : ChipWatcher: the value of status register = 010000000100000001
KIT-1004 : ChipWatcher: the value of status register = 010000001000100101
KIT-1004 : ChipWatcher: the value of status register = 010000000000110111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010110
KIT-1004 : ChipWatcher: the value of status register = 010000000011111110
KIT-1004 : ChipWatcher: the value of status register = 010000001110000100
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000001000101010
KIT-1004 : ChipWatcher: the value of status register = 010000000011111111
KIT-1004 : ChipWatcher: the value of status register = 010000000000100000
KIT-1004 : ChipWatcher: the value of status register = 010000001010100010
KIT-1004 : ChipWatcher: the value of status register = 010000001111110110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101100
KIT-1004 : ChipWatcher: the value of status register = 010000001011100011
KIT-1004 : ChipWatcher: the value of status register = 010000001011101111
KIT-1004 : ChipWatcher: the value of status register = 010000001110001111
KIT-1004 : ChipWatcher: the value of status register = 010000000010010000
KIT-1004 : ChipWatcher: the value of status register = 010000000110101010
KIT-1004 : ChipWatcher: the value of status register = 010000001000000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100110100
KIT-1004 : ChipWatcher: the value of status register = 010000000110001100
KIT-1004 : ChipWatcher: the value of status register = 010000001100100111
KIT-1004 : ChipWatcher: the value of status register = 010000000100100101
KIT-1004 : ChipWatcher: the value of status register = 010000000101001011
KIT-1004 : ChipWatcher: the value of status register = 010000000101100011
KIT-1004 : ChipWatcher: the value of status register = 010000001101100110
KIT-1004 : ChipWatcher: the value of status register = 010000001110010100
KIT-1004 : ChipWatcher: the value of status register = 010000001111011010
KIT-1004 : ChipWatcher: the value of status register = 010000000110111011
KIT-1004 : ChipWatcher: the value of status register = 010000000100001101
KIT-1004 : ChipWatcher: the value of status register = 010000000110000011
KIT-1004 : ChipWatcher: the value of status register = 010000000010110010
KIT-1004 : ChipWatcher: the value of status register = 010000000000110101
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010101100
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001010000011
KIT-1004 : ChipWatcher: the value of status register = 010000000100001110
KIT-1004 : ChipWatcher: the value of status register = 010000000101110011
KIT-1004 : ChipWatcher: the value of status register = 010000000101100010
KIT-1004 : ChipWatcher: the value of status register = 010000001100101000
KIT-1004 : ChipWatcher: the value of status register = 010000001011101101
KIT-1004 : ChipWatcher: the value of status register = 010000001100100111
KIT-1004 : ChipWatcher: the value of status register = 010000000111001101
KIT-1004 : ChipWatcher: the value of status register = 010000000000010110
KIT-1004 : ChipWatcher: the value of status register = 010000001111110101
KIT-1004 : ChipWatcher: the value of status register = 010000000101101110
KIT-1004 : ChipWatcher: the value of status register = 010000000011010000
KIT-1004 : ChipWatcher: the value of status register = 010000000101111101
KIT-1004 : ChipWatcher: the value of status register = 010000000101101010
KIT-1004 : ChipWatcher: the value of status register = 010000001000101101
KIT-1004 : ChipWatcher: the value of status register = 010000001001100000
KIT-1004 : ChipWatcher: the value of status register = 010000001100110111
KIT-1004 : ChipWatcher: the value of status register = 010000000111110010
KIT-1004 : ChipWatcher: the value of status register = 010000001101101111
KIT-1004 : ChipWatcher: the value of status register = 010000001011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010101111
KIT-1004 : ChipWatcher: the value of status register = 010000000111001011
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000001110010001
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000001010001010
KIT-1004 : ChipWatcher: the value of status register = 010000000101001000
KIT-1004 : ChipWatcher: the value of status register = 010000000110011111
KIT-1004 : ChipWatcher: the value of status register = 010000000100111011
KIT-1004 : ChipWatcher: the value of status register = 010000000001100101
KIT-1004 : ChipWatcher: the value of status register = 010000000111101000
KIT-1004 : ChipWatcher: the value of status register = 010000000001110110
KIT-1004 : ChipWatcher: the value of status register = 010000001111101001
KIT-1004 : ChipWatcher: the value of status register = 010000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100010111
KIT-1004 : ChipWatcher: the value of status register = 010000000100101000
KIT-1004 : ChipWatcher: the value of status register = 010000000010011100
KIT-1004 : ChipWatcher: the value of status register = 010000000001111011
KIT-1004 : ChipWatcher: the value of status register = 010000000010001100
KIT-1004 : ChipWatcher: the value of status register = 010000000000001000
KIT-1004 : ChipWatcher: the value of status register = 010000000100101101
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000001001111010
KIT-1004 : ChipWatcher: the value of status register = 010000000111101000
KIT-1004 : ChipWatcher: the value of status register = 010000000100110100
KIT-1004 : ChipWatcher: the value of status register = 010000000011010000
KIT-1004 : ChipWatcher: the value of status register = 010000001110101011
KIT-1004 : ChipWatcher: the value of status register = 010000001000111101
KIT-1004 : ChipWatcher: the value of status register = 010000000110011010
KIT-1004 : ChipWatcher: the value of status register = 010000000001001101
KIT-1004 : ChipWatcher: the value of status register = 010000000101111101
KIT-1004 : ChipWatcher: the value of status register = 010000000001001100
KIT-1004 : ChipWatcher: the value of status register = 010000000110000000
KIT-1004 : ChipWatcher: the value of status register = 010000001011110101
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000001101101001
KIT-1004 : ChipWatcher: the value of status register = 010000000111110010
KIT-1004 : ChipWatcher: the value of status register = 010000000011100011
KIT-1004 : ChipWatcher: the value of status register = 010000000011010111
KIT-1004 : ChipWatcher: the value of status register = 010000000111011111
KIT-1004 : ChipWatcher: the value of status register = 010000000101000100
KIT-1004 : ChipWatcher: the value of status register = 010000001100101010
KIT-1004 : ChipWatcher: the value of status register = 010000000101111111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010110
KIT-1004 : ChipWatcher: the value of status register = 010000001101100101
KIT-1004 : ChipWatcher: the value of status register = 010000000111100010
KIT-1004 : ChipWatcher: the value of status register = 010000000101111011
KIT-1004 : ChipWatcher: the value of status register = 010000001111110000
KIT-1004 : ChipWatcher: the value of status register = 010000000110110100
KIT-1004 : ChipWatcher: the value of status register = 010000000001011011
KIT-1004 : ChipWatcher: the value of status register = 010000001010011001
KIT-1004 : ChipWatcher: the value of status register = 010000000100010101
KIT-1004 : ChipWatcher: the value of status register = 010000000100110011
KIT-1004 : ChipWatcher: the value of status register = 010000001001100000
KIT-1004 : ChipWatcher: the value of status register = 010000001010111100
KIT-1004 : ChipWatcher: the value of status register = 010000001001110111
KIT-1004 : ChipWatcher: the value of status register = 010000001000011011
KIT-1004 : ChipWatcher: the value of status register = 010000000111111001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101010
KIT-1004 : ChipWatcher: the value of status register = 010000000110110001
KIT-1004 : ChipWatcher: the value of status register = 010000001010101110
KIT-1004 : ChipWatcher: the value of status register = 010000001010101010
KIT-1004 : ChipWatcher: the value of status register = 010000001101100001
KIT-1004 : ChipWatcher: the value of status register = 010000000000011111
KIT-1004 : ChipWatcher: the value of status register = 010000001010111010
KIT-1004 : ChipWatcher: the value of status register = 010000001110001111
KIT-1004 : ChipWatcher: the value of status register = 010000000101110110
KIT-1004 : ChipWatcher: the value of status register = 010000000011010010
KIT-1004 : ChipWatcher: the value of status register = 010000001110111001
KIT-1004 : ChipWatcher: the value of status register = 010000001010111000
KIT-1004 : ChipWatcher: the value of status register = 010000001110000111
KIT-1004 : ChipWatcher: the value of status register = 010000000111111111
KIT-1004 : ChipWatcher: the value of status register = 010000001111101110
KIT-1004 : ChipWatcher: the value of status register = 010000000001100000
KIT-1004 : ChipWatcher: the value of status register = 010000001011010111
KIT-1004 : ChipWatcher: the value of status register = 010000000110000101
KIT-1004 : ChipWatcher: the value of status register = 010000000110110010
KIT-1004 : ChipWatcher: the value of status register = 010000000111010001
KIT-1004 : ChipWatcher: the value of status register = 010000000110001000
KIT-1004 : ChipWatcher: the value of status register = 010000001000000100
KIT-1004 : ChipWatcher: the value of status register = 010000001010011101
KIT-1004 : ChipWatcher: the value of status register = 010000001100100111
KIT-1004 : ChipWatcher: the value of status register = 010000000111110010
KIT-1004 : ChipWatcher: the value of status register = 010000000110011111
KIT-1004 : ChipWatcher: the value of status register = 010000000100111000
KIT-1004 : ChipWatcher: the value of status register = 010000000100101001
KIT-1004 : ChipWatcher: the value of status register = 010000001110000010
KIT-1004 : ChipWatcher: the value of status register = 010000001011011101
KIT-1004 : ChipWatcher: the value of status register = 010000001001100010
KIT-1004 : ChipWatcher: the value of status register = 010000001110000101
KIT-1004 : ChipWatcher: the value of status register = 010000001011010110
KIT-1004 : ChipWatcher: the value of status register = 010000001100001100
KIT-1004 : ChipWatcher: the value of status register = 010000000110011010
KIT-1004 : ChipWatcher: the value of status register = 010000001111110111
KIT-1004 : ChipWatcher: the value of status register = 010000001000010010
KIT-1004 : ChipWatcher: the value of status register = 010000000000001111
KIT-1004 : ChipWatcher: the value of status register = 010000001011000010
KIT-1004 : ChipWatcher: the value of status register = 010000000110100110
KIT-1004 : ChipWatcher: the value of status register = 010000001111000000
KIT-1004 : ChipWatcher: the value of status register = 010000001011000110
KIT-1004 : ChipWatcher: the value of status register = 010000001010111011
KIT-1004 : ChipWatcher: the value of status register = 010000001010101100
KIT-1004 : ChipWatcher: the value of status register = 010000001011101010
KIT-1004 : ChipWatcher: the value of status register = 010000000001010000
KIT-1004 : ChipWatcher: the value of status register = 010000001011001111
KIT-1004 : ChipWatcher: the value of status register = 010000000110001101
KIT-1004 : ChipWatcher: the value of status register = 010000000011000011
KIT-1004 : ChipWatcher: the value of status register = 010000001111011011
KIT-1004 : ChipWatcher: the value of status register = 010000000101011111
KIT-1004 : ChipWatcher: the value of status register = 010000001001110010
KIT-1004 : ChipWatcher: the value of status register = 010000001001001010
KIT-1004 : ChipWatcher: the value of status register = 010000000001100100
KIT-1004 : ChipWatcher: the value of status register = 010000001011011110
KIT-1004 : ChipWatcher: the value of status register = 010000000111101110
KIT-1004 : ChipWatcher: the value of status register = 010000001000100001
KIT-1004 : ChipWatcher: the value of status register = 010000000101101101
KIT-1004 : ChipWatcher: the value of status register = 010000001100010111
KIT-1004 : ChipWatcher: the value of status register = 010000000101110011
KIT-1004 : ChipWatcher: the value of status register = 010000001111000011
KIT-1004 : ChipWatcher: the value of status register = 010000001110010010
KIT-1004 : ChipWatcher: the value of status register = 010000001101011000
KIT-1004 : ChipWatcher: the value of status register = 010000001100000100
KIT-1004 : ChipWatcher: the value of status register = 010000000100100111
KIT-1004 : ChipWatcher: the value of status register = 010000001010010111
KIT-1004 : ChipWatcher: the value of status register = 010000000101101111
KIT-1004 : ChipWatcher: the value of status register = 010000001100001100
KIT-1004 : ChipWatcher: the value of status register = 010000000010110101
KIT-1004 : ChipWatcher: the value of status register = 010000001010101110
KIT-1004 : ChipWatcher: the value of status register = 010000001110010000
KIT-1004 : ChipWatcher: the value of status register = 010000001000101111
KIT-1004 : ChipWatcher: the value of status register = 010000000101110110
KIT-1004 : ChipWatcher: the value of status register = 010000001110110011
KIT-1004 : ChipWatcher: the value of status register = 010000001110110100
KIT-1004 : ChipWatcher: the value of status register = 010000001001000011
KIT-1004 : ChipWatcher: the value of status register = 010000000111110111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010100
KIT-1004 : ChipWatcher: the value of status register = 010000001010100100
KIT-1004 : ChipWatcher: the value of status register = 010000001001001000
KIT-1004 : ChipWatcher: the value of status register = 010000000011101011
KIT-1004 : ChipWatcher: the value of status register = 010000000001111111
KIT-1004 : ChipWatcher: the value of status register = 010000001000010101
KIT-1004 : ChipWatcher: the value of status register = 010000001000110111
KIT-1004 : ChipWatcher: the value of status register = 010000000110011000
KIT-1004 : ChipWatcher: the value of status register = 010000000001100110
KIT-1004 : ChipWatcher: the value of status register = 010000000001000111
KIT-1004 : ChipWatcher: the value of status register = 010000001100000101
KIT-1004 : ChipWatcher: the value of status register = 010000000001011000
KIT-1004 : ChipWatcher: the value of status register = 010000000111000111
KIT-1004 : ChipWatcher: the value of status register = 010000001111111110
KIT-1004 : ChipWatcher: the value of status register = 010000000001001111
KIT-1004 : ChipWatcher: the value of status register = 010000000010100111
KIT-1004 : ChipWatcher: the value of status register = 010000001001110000
KIT-1004 : ChipWatcher: the value of status register = 010000000001001111
KIT-1004 : ChipWatcher: the value of status register = 010000000100010010
KIT-1004 : ChipWatcher: the value of status register = 010000000000011000
KIT-1004 : ChipWatcher: the value of status register = 010000001100000000
KIT-1004 : ChipWatcher: the value of status register = 010000001010001010
KIT-1004 : ChipWatcher: the value of status register = 010000000110101011
KIT-1004 : ChipWatcher: the value of status register = 010000000000111010
KIT-1004 : ChipWatcher: the value of status register = 010000000001010011
KIT-1004 : ChipWatcher: the value of status register = 010000000010010011
KIT-1004 : ChipWatcher: the value of status register = 010000001100110111
KIT-1004 : ChipWatcher: the value of status register = 010000001001101011
KIT-1004 : ChipWatcher: the value of status register = 010000000001111000
KIT-1004 : ChipWatcher: the value of status register = 010000000001000011
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000000001110001
KIT-1004 : ChipWatcher: the value of status register = 010000001010011000
KIT-1004 : ChipWatcher: the value of status register = 010000000110100010
KIT-1004 : ChipWatcher: the value of status register = 010000001001111001
KIT-1004 : ChipWatcher: the value of status register = 010000001110000000
KIT-1004 : ChipWatcher: the value of status register = 010000001000000010
KIT-1004 : ChipWatcher: the value of status register = 010000001111000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010001110
KIT-1004 : ChipWatcher: the value of status register = 010000000011111101
KIT-1004 : ChipWatcher: the value of status register = 010000001100001001
KIT-1004 : ChipWatcher: the value of status register = 010000001010110011
KIT-1004 : ChipWatcher: the value of status register = 010000001101001000
KIT-1004 : ChipWatcher: the value of status register = 010000000111011111
KIT-1004 : ChipWatcher: the value of status register = 010000001001010011
KIT-1004 : ChipWatcher: the value of status register = 010000000011000001
KIT-1004 : ChipWatcher: the value of status register = 010000001011000111
KIT-1004 : ChipWatcher: the value of status register = 010000000011101000
KIT-1004 : ChipWatcher: the value of status register = 010000001000111000
KIT-1004 : ChipWatcher: the value of status register = 010000001001011111
KIT-1004 : ChipWatcher: the value of status register = 010000001101001010
KIT-1004 : ChipWatcher: the value of status register = 010000000010010111
KIT-1004 : ChipWatcher: the value of status register = 010000001011011100
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000001001010000
KIT-1004 : ChipWatcher: the value of status register = 010000001111000010
KIT-1004 : ChipWatcher: the value of status register = 010000001010110100
KIT-1004 : ChipWatcher: the value of status register = 010000001001110001
KIT-1004 : ChipWatcher: the value of status register = 010000001000100001
KIT-1004 : ChipWatcher: the value of status register = 010000001010111101
KIT-1004 : ChipWatcher: the value of status register = 010000000011011101
KIT-1004 : ChipWatcher: the value of status register = 010000000111100010
KIT-1004 : ChipWatcher: the value of status register = 010000001011000010
KIT-1004 : ChipWatcher: the value of status register = 010000000111010101
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000001000001110
KIT-1004 : ChipWatcher: the value of status register = 010000001101100111
KIT-1004 : ChipWatcher: the value of status register = 010000000111111111
KIT-1004 : ChipWatcher: the value of status register = 010000000100100011
KIT-1004 : ChipWatcher: the value of status register = 010000001111011000
KIT-1004 : ChipWatcher: the value of status register = 010000001010010100
KIT-1004 : ChipWatcher: the value of status register = 010000000101010110
KIT-1004 : ChipWatcher: the value of status register = 010000001110010001
KIT-1004 : ChipWatcher: the value of status register = 010000000110010101
KIT-1004 : ChipWatcher: the value of status register = 010000001011010110
KIT-1004 : ChipWatcher: the value of status register = 010000000100010001
KIT-1004 : ChipWatcher: the value of status register = 010000001111011011
KIT-1004 : ChipWatcher: the value of status register = 010000000101011111
KIT-1004 : ChipWatcher: the value of status register = 010000000001011001
KIT-1004 : ChipWatcher: the value of status register = 010000000100100110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101110
KIT-1004 : ChipWatcher: the value of status register = 010000001000101111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010001
KIT-1004 : ChipWatcher: the value of status register = 010000001011110110
KIT-1004 : ChipWatcher: the value of status register = 010000001111000011
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000001110011
KIT-1004 : ChipWatcher: the value of status register = 010000000011001110
KIT-1004 : ChipWatcher: the value of status register = 010000001010100100
KIT-1004 : ChipWatcher: the value of status register = 010000001111111100
KIT-1004 : ChipWatcher: the value of status register = 010000001010111001
KIT-1004 : ChipWatcher: the value of status register = 010000001101110100
KIT-1004 : ChipWatcher: the value of status register = 010000001100100111
KIT-1004 : ChipWatcher: the value of status register = 010000001101001100
KIT-1004 : ChipWatcher: the value of status register = 010000001010111100
KIT-1004 : ChipWatcher: the value of status register = 010000000011110001
KIT-1004 : ChipWatcher: the value of status register = 010000000000101010
KIT-1004 : ChipWatcher: the value of status register = 010000001111111111
KIT-1004 : ChipWatcher: the value of status register = 010000000011001101
KIT-1004 : ChipWatcher: the value of status register = 010000001011110100
KIT-1004 : ChipWatcher: the value of status register = 010000001011111111
KIT-1004 : ChipWatcher: the value of status register = 010000000100100011
KIT-1004 : ChipWatcher: the value of status register = 010000000111111100
KIT-1004 : ChipWatcher: the value of status register = 010000000111111101
KIT-1004 : ChipWatcher: the value of status register = 010000001000101000
KIT-1004 : ChipWatcher: the value of status register = 010000001010000101
KIT-1004 : ChipWatcher: the value of status register = 010000001010111010
KIT-1004 : ChipWatcher: the value of status register = 010000000101010100
KIT-1004 : ChipWatcher: the value of status register = 010000001001001000
KIT-1004 : ChipWatcher: the value of status register = 010000001010100010
KIT-1004 : ChipWatcher: the value of status register = 010000001001010011
KIT-1004 : ChipWatcher: the value of status register = 010000001010010001
KIT-1004 : ChipWatcher: the value of status register = 010000000011101110
KIT-1004 : ChipWatcher: the value of status register = 010000001010110110
KIT-1004 : ChipWatcher: the value of status register = 010000001111010101
KIT-1004 : ChipWatcher: the value of status register = 010000001010010000
KIT-1004 : ChipWatcher: the value of status register = 010000000010011100
KIT-1004 : ChipWatcher: the value of status register = 010000001110111001
KIT-1004 : ChipWatcher: the value of status register = 010000000111111010
KIT-1004 : ChipWatcher: the value of status register = 010000000010000001
KIT-1004 : ChipWatcher: the value of status register = 010000000010100111
KIT-1004 : ChipWatcher: the value of status register = 010000000100101010
KIT-1004 : ChipWatcher: the value of status register = 010000000100110011
KIT-1004 : ChipWatcher: the value of status register = 010000000110111101
KIT-1004 : ChipWatcher: the value of status register = 010000000010010000
KIT-1004 : ChipWatcher: the value of status register = 010000000101000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100101011
KIT-1004 : ChipWatcher: the value of status register = 010000000001011000
KIT-1004 : ChipWatcher: the value of status register = 010000000011010110
KIT-1004 : ChipWatcher: the value of status register = 010000000011001010
KIT-1004 : ChipWatcher: the value of status register = 010000000010110001
KIT-1004 : ChipWatcher: the value of status register = 010000001110011011
KIT-1004 : ChipWatcher: the value of status register = 010000001000000101
KIT-1004 : ChipWatcher: the value of status register = 010000000001010001
KIT-1004 : ChipWatcher: the value of status register = 010000000011110000
KIT-1004 : ChipWatcher: the value of status register = 010000001011100010
KIT-1004 : ChipWatcher: the value of status register = 010000001100010110
KIT-1004 : ChipWatcher: the value of status register = 010000000111100101
KIT-1004 : ChipWatcher: the value of status register = 010000000101110011
KIT-1004 : ChipWatcher: the value of status register = 010000001110000110
KIT-1004 : ChipWatcher: the value of status register = 010000001111110111
KIT-1004 : ChipWatcher: the value of status register = 010000001000011101
KIT-1004 : ChipWatcher: the value of status register = 010000000100100100
KIT-1004 : ChipWatcher: the value of status register = 010000000110101110
KIT-1004 : ChipWatcher: the value of status register = 010000000110010110
KIT-1004 : ChipWatcher: the value of status register = 010000001101011001
KIT-1004 : ChipWatcher: the value of status register = 010000000110000100
KIT-1004 : ChipWatcher: the value of status register = 010000000010111010
KIT-1004 : ChipWatcher: the value of status register = 010000000001110110
KIT-1004 : ChipWatcher: the value of status register = 010000000100001110
KIT-1004 : ChipWatcher: the value of status register = 010000000111111110
KIT-1004 : ChipWatcher: the value of status register = 010000001100101111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010001
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000000110010000
KIT-1004 : ChipWatcher: the value of status register = 010000000110100111
KIT-1004 : ChipWatcher: the value of status register = 010000001001001010
KIT-1004 : ChipWatcher: the value of status register = 010000000101001001
KIT-1004 : ChipWatcher: the value of status register = 010000001010010101
KIT-1004 : ChipWatcher: the value of status register = 010000000111001000
KIT-1004 : ChipWatcher: the value of status register = 010000001100100000
KIT-1004 : ChipWatcher: the value of status register = 010000001110011110
KIT-1004 : ChipWatcher: the value of status register = 010000000110110010
KIT-1004 : ChipWatcher: the value of status register = 010000001110101100
KIT-1004 : ChipWatcher: the value of status register = 010000000110100111
KIT-1004 : ChipWatcher: the value of status register = 010000000110000100
KIT-1004 : ChipWatcher: the value of status register = 010000001000010111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111101
KIT-1004 : ChipWatcher: the value of status register = 010000001101010001
KIT-1004 : ChipWatcher: the value of status register = 010000001101011011
KIT-1004 : ChipWatcher: the value of status register = 010000001100001111
KIT-1004 : ChipWatcher: the value of status register = 010000001110100111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000000010111001
KIT-1004 : ChipWatcher: the value of status register = 010000000001111110
KIT-1004 : ChipWatcher: the value of status register = 010000000110100111
KIT-1004 : ChipWatcher: the value of status register = 010000000001000101
KIT-1004 : ChipWatcher: the value of status register = 010000001011001010
KIT-1004 : ChipWatcher: the value of status register = 010000001001111101
KIT-1004 : ChipWatcher: the value of status register = 010000001100001001
KIT-1004 : ChipWatcher: the value of status register = 010000000010000111
KIT-1004 : ChipWatcher: the value of status register = 010000001011010111
KIT-1004 : ChipWatcher: the value of status register = 010000001101110010
KIT-1004 : ChipWatcher: the value of status register = 010000001011001001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101000
KIT-1004 : ChipWatcher: the value of status register = 010000000010010100
KIT-1004 : ChipWatcher: the value of status register = 010000000001011000
KIT-1004 : ChipWatcher: the value of status register = 010000000100100010
KIT-1004 : ChipWatcher: the value of status register = 010000000101100000
KIT-1004 : ChipWatcher: the value of status register = 010000001011111010
KIT-1004 : ChipWatcher: the value of status register = 010000000010001001
KIT-1004 : ChipWatcher: the value of status register = 010000000100100000
KIT-1004 : ChipWatcher: the value of status register = 010000000011100000
KIT-1004 : ChipWatcher: the value of status register = 010000000000001010
KIT-1004 : ChipWatcher: the value of status register = 010000001100011011
KIT-1004 : ChipWatcher: the value of status register = 010000000111010100
KIT-1004 : ChipWatcher: the value of status register = 010000001001110100
KIT-1004 : ChipWatcher: the value of status register = 010000001000101001
KIT-1004 : ChipWatcher: the value of status register = 010000001000011011
KIT-1004 : ChipWatcher: the value of status register = 010000001111101010
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000000111111111
KIT-1004 : ChipWatcher: the value of status register = 010000001100100010
KIT-1004 : ChipWatcher: the value of status register = 010000000110001010
KIT-1004 : ChipWatcher: the value of status register = 010000001101111101
KIT-1004 : ChipWatcher: the value of status register = 010000000101100111
KIT-1004 : ChipWatcher: the value of status register = 010000001111100110
KIT-1004 : ChipWatcher: the value of status register = 010000000110011011
KIT-1004 : ChipWatcher: the value of status register = 010000000010010011
KIT-1004 : ChipWatcher: the value of status register = 010000000001111011
KIT-1004 : ChipWatcher: the value of status register = 010000001010100011
KIT-1004 : ChipWatcher: the value of status register = 010000001101101101
KIT-1004 : ChipWatcher: the value of status register = 010000001011010101
KIT-1004 : ChipWatcher: the value of status register = 010000001011101100
KIT-1004 : ChipWatcher: the value of status register = 010000001000100110
KIT-1004 : ChipWatcher: the value of status register = 010000000111100010
KIT-1004 : ChipWatcher: the value of status register = 010000001011110001
KIT-1004 : ChipWatcher: the value of status register = 010000000110001001
KIT-1004 : ChipWatcher: the value of status register = 010000000101100111
KIT-1004 : ChipWatcher: the value of status register = 010000000110010011
KIT-1004 : ChipWatcher: the value of status register = 010000000110110100
KIT-1004 : ChipWatcher: the value of status register = 010000001001100110
KIT-1004 : ChipWatcher: the value of status register = 010000001011000111
KIT-1004 : ChipWatcher: the value of status register = 010000000101101110
KIT-1004 : ChipWatcher: the value of status register = 010000001101010001
KIT-1004 : ChipWatcher: the value of status register = 010000000001001111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111101
KIT-1004 : ChipWatcher: the value of status register = 010000001101101111
KIT-1004 : ChipWatcher: the value of status register = 010000001011010011
KIT-1004 : ChipWatcher: the value of status register = 010000000100110011
KIT-1004 : ChipWatcher: the value of status register = 010000001111010111
KIT-1004 : ChipWatcher: the value of status register = 010000000100010011
KIT-1004 : ChipWatcher: the value of status register = 010000001000101110
KIT-1004 : ChipWatcher: the value of status register = 010000000001101000
KIT-1004 : ChipWatcher: the value of status register = 010000001101111000
KIT-1004 : ChipWatcher: the value of status register = 010000000001100000
KIT-1004 : ChipWatcher: the value of status register = 010000000110111010
KIT-1004 : ChipWatcher: the value of status register = 010000000110001001
KIT-1004 : ChipWatcher: the value of status register = 010000000011111010
KIT-1004 : ChipWatcher: the value of status register = 010000000000011000
KIT-1004 : ChipWatcher: the value of status register = 010000001110100010
KIT-1004 : ChipWatcher: the value of status register = 010000000111000100
KIT-1004 : ChipWatcher: the value of status register = 010000001000001001
KIT-1004 : ChipWatcher: the value of status register = 010000000111110011
KIT-1004 : ChipWatcher: the value of status register = 010000000001101101
KIT-1004 : ChipWatcher: the value of status register = 010000000011100010
KIT-1004 : ChipWatcher: the value of status register = 010000000100110111
KIT-1004 : ChipWatcher: the value of status register = 010000001101001111
KIT-1004 : ChipWatcher: the value of status register = 010000001011101110
KIT-1004 : ChipWatcher: the value of status register = 010000000100000111
KIT-1004 : ChipWatcher: the value of status register = 010000000001110011
KIT-1004 : ChipWatcher: the value of status register = 010000000011101001
KIT-1004 : ChipWatcher: the value of status register = 010000000101101000
KIT-1004 : ChipWatcher: the value of status register = 010000001111111000
KIT-1004 : ChipWatcher: the value of status register = 010000000010101100
KIT-1004 : ChipWatcher: the value of status register = 010000001000010101
KIT-1004 : ChipWatcher: the value of status register = 010000001101000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100001100
KIT-1004 : ChipWatcher: the value of status register = 010000000101000110
KIT-1004 : ChipWatcher: the value of status register = 010000001101010100
KIT-1004 : ChipWatcher: the value of status register = 010000000011001011
KIT-1004 : ChipWatcher: the value of status register = 010000000000100100
KIT-1004 : ChipWatcher: the value of status register = 010000001100100101
KIT-1004 : ChipWatcher: the value of status register = 010000001010001001
KIT-1004 : ChipWatcher: the value of status register = 010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 010000000101110000
KIT-1004 : ChipWatcher: the value of status register = 010000000011101100
KIT-1004 : ChipWatcher: the value of status register = 010000001110010011
KIT-1004 : ChipWatcher: the value of status register = 010000000110000100
KIT-1004 : ChipWatcher: the value of status register = 010000001010101000
KIT-1004 : ChipWatcher: the value of status register = 010000001001101100
KIT-1004 : ChipWatcher: the value of status register = 010000001000000001
KIT-1004 : ChipWatcher: the value of status register = 010000001101101001
KIT-1004 : ChipWatcher: the value of status register = 010000001110000010
KIT-1004 : ChipWatcher: the value of status register = 010000000010011001
KIT-1004 : ChipWatcher: the value of status register = 010000000001111100
KIT-1004 : ChipWatcher: the value of status register = 010000001110110100
KIT-1004 : ChipWatcher: the value of status register = 010000001010101011
KIT-1004 : ChipWatcher: the value of status register = 010000001011011100
KIT-1004 : ChipWatcher: the value of status register = 010000000101000110
KIT-1004 : ChipWatcher: the value of status register = 010000000111111011
KIT-1004 : ChipWatcher: the value of status register = 010000001101010110
KIT-1004 : ChipWatcher: the value of status register = 010000001100010011
KIT-1004 : ChipWatcher: the value of status register = 010000001110000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010101011
KIT-1004 : ChipWatcher: the value of status register = 010000000000110100
KIT-1004 : ChipWatcher: the value of status register = 010000001110000111
KIT-1004 : ChipWatcher: the value of status register = 010000000100011010
KIT-1004 : ChipWatcher: the value of status register = 010000001111111101
KIT-1004 : ChipWatcher: the value of status register = 010000001001010010
KIT-1004 : ChipWatcher: the value of status register = 010000001000011001
KIT-1004 : ChipWatcher: the value of status register = 010000001101001100
KIT-1004 : ChipWatcher: the value of status register = 010000001001101010
KIT-1004 : ChipWatcher: the value of status register = 010000001010011001
KIT-1004 : ChipWatcher: the value of status register = 010000001001001000
KIT-1004 : ChipWatcher: the value of status register = 010000000111110100
KIT-1004 : ChipWatcher: the value of status register = 010000001100000111
KIT-1004 : ChipWatcher: the value of status register = 010000001101010010
KIT-1004 : ChipWatcher: the value of status register = 010000001111100010
KIT-1004 : ChipWatcher: the value of status register = 010000001000101111
KIT-1004 : ChipWatcher: the value of status register = 010000001011110101
KIT-1004 : ChipWatcher: the value of status register = 010000001111000001
KIT-1004 : ChipWatcher: the value of status register = 010000001110110010
KIT-1004 : ChipWatcher: the value of status register = 010000001000101100
KIT-1004 : ChipWatcher: the value of status register = 010000001011101101
KIT-1004 : ChipWatcher: the value of status register = 010000000001001010
KIT-1004 : ChipWatcher: the value of status register = 010000001101110011
KIT-1004 : ChipWatcher: the value of status register = 010000000100010011
KIT-1004 : ChipWatcher: the value of status register = 010000001111101101
KIT-1004 : ChipWatcher: the value of status register = 010000000011111010
KIT-1004 : ChipWatcher: the value of status register = 010000000111111101
KIT-1004 : ChipWatcher: the value of status register = 010000000000001010
KIT-1004 : ChipWatcher: the value of status register = 010000001000100101
KIT-1004 : ChipWatcher: the value of status register = 010000001100001100
KIT-1004 : ChipWatcher: the value of status register = 010000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000000111010111
KIT-1004 : ChipWatcher: the value of status register = 010000001001011001
KIT-1004 : ChipWatcher: the value of status register = 010000000011000111
KIT-1004 : ChipWatcher: the value of status register = 010000001100110010
KIT-1004 : ChipWatcher: the value of status register = 010000001101001000
KIT-1004 : ChipWatcher: the value of status register = 010000001100101111
KIT-1004 : ChipWatcher: the value of status register = 010000000110010111
KIT-1004 : ChipWatcher: the value of status register = 010000000111011101
KIT-1004 : ChipWatcher: the value of status register = 010000001000111100
KIT-1004 : ChipWatcher: the value of status register = 010000001101011000
KIT-1004 : ChipWatcher: the value of status register = 010000001001110011
KIT-1004 : ChipWatcher: the value of status register = 010000001010001101
KIT-1004 : ChipWatcher: the value of status register = 010000001110000101
KIT-1004 : ChipWatcher: the value of status register = 010000001101111100
KIT-1004 : ChipWatcher: the value of status register = 010000001000011000
KIT-1004 : ChipWatcher: the value of status register = 010000000001010000
KIT-1004 : ChipWatcher: the value of status register = 010000000000101101
KIT-1004 : ChipWatcher: the value of status register = 010000001111110111
KIT-1004 : ChipWatcher: the value of status register = 010000001010111111
KIT-1004 : ChipWatcher: the value of status register = 010000001001110111
KIT-1004 : ChipWatcher: the value of status register = 010000000110000111
KIT-1004 : ChipWatcher: the value of status register = 010000000000000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100101010
KIT-1004 : ChipWatcher: the value of status register = 010000001101101111
KIT-1004 : ChipWatcher: the value of status register = 010000001111100101
KIT-1004 : ChipWatcher: the value of status register = 010000000101000011
KIT-1004 : ChipWatcher: the value of status register = 010000001111101110
KIT-1004 : ChipWatcher: the value of status register = 010000001000010110
KIT-1004 : ChipWatcher: the value of status register = 010000001001011001
KIT-1004 : ChipWatcher: the value of status register = 010000000100110101
KIT-1004 : ChipWatcher: the value of status register = 010000001001111111
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000001101100110
KIT-1004 : ChipWatcher: the value of status register = 010000001111100001
KIT-1004 : ChipWatcher: the value of status register = 010000000100011000
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000001011001100
KIT-1004 : ChipWatcher: the value of status register = 010000001001000111
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000001111111010
KIT-1004 : ChipWatcher: the value of status register = 010000001100011100
KIT-1004 : ChipWatcher: the value of status register = 010000001101111010
KIT-1004 : ChipWatcher: the value of status register = 010000000111000101
KIT-1004 : ChipWatcher: the value of status register = 010000000111111111
KIT-1004 : ChipWatcher: the value of status register = 010000000001010100
KIT-1004 : ChipWatcher: the value of status register = 010000000100110111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010101
KIT-1004 : ChipWatcher: the value of status register = 010000000111000111
KIT-1004 : ChipWatcher: the value of status register = 010000000100010000
KIT-1004 : ChipWatcher: the value of status register = 010000000001010010
KIT-1004 : ChipWatcher: the value of status register = 010000000110001010
KIT-1004 : ChipWatcher: the value of status register = 010000001010101001
KIT-1004 : ChipWatcher: the value of status register = 010000000001101000
KIT-1004 : ChipWatcher: the value of status register = 010000000001000100
KIT-1004 : ChipWatcher: the value of status register = 010000000010101111
KIT-1004 : ChipWatcher: the value of status register = 010000001001101111
KIT-1004 : ChipWatcher: the value of status register = 010000001100101110
KIT-1004 : ChipWatcher: the value of status register = 010000000110101100
KIT-1004 : ChipWatcher: the value of status register = 010000001011111101
KIT-1004 : ChipWatcher: the value of status register = 010000001000111110
KIT-1004 : ChipWatcher: the value of status register = 010000000110011011
KIT-1004 : ChipWatcher: the value of status register = 010000001111011111
KIT-1004 : ChipWatcher: the value of status register = 010000001110110011
KIT-1004 : ChipWatcher: the value of status register = 010000001011010011
KIT-1004 : ChipWatcher: the value of status register = 010000000111111011
KIT-1004 : ChipWatcher: the value of status register = 010000000100110000
KIT-1004 : ChipWatcher: the value of status register = 010000001000100101
KIT-1004 : ChipWatcher: the value of status register = 010000001101101110
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000000010001111
KIT-1004 : ChipWatcher: the value of status register = 010000001001011011
KIT-1004 : ChipWatcher: the value of status register = 010000000110010100
KIT-1004 : ChipWatcher: the value of status register = 010000000000000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100010010
KIT-1004 : ChipWatcher: the value of status register = 010000001101000111
KIT-1004 : ChipWatcher: the value of status register = 010000001000001000
KIT-1004 : ChipWatcher: the value of status register = 010000001100110100
KIT-1004 : ChipWatcher: the value of status register = 010000000111101101
KIT-1004 : ChipWatcher: the value of status register = 010000001101001110
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000101000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010000111
KIT-1004 : ChipWatcher: the value of status register = 010000001001011101
KIT-1004 : ChipWatcher: the value of status register = 010000001110111100
KIT-1004 : ChipWatcher: the value of status register = 010000000010111011
KIT-1004 : ChipWatcher: the value of status register = 010000001110010011
KIT-1004 : ChipWatcher: the value of status register = 010000000111000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010000001
KIT-1004 : ChipWatcher: the value of status register = 010000001111000101
KIT-1004 : ChipWatcher: the value of status register = 010000000101110001
KIT-1004 : ChipWatcher: the value of status register = 010000000101110000
KIT-1004 : ChipWatcher: the value of status register = 010000000001001011
KIT-1004 : ChipWatcher: the value of status register = 010000001110101101
KIT-1004 : ChipWatcher: the value of status register = 010000000010011100
KIT-1004 : ChipWatcher: the value of status register = 010000001110001100
KIT-1004 : ChipWatcher: the value of status register = 010000000111011011
KIT-1004 : ChipWatcher: the value of status register = 010000000101100011
KIT-1004 : ChipWatcher: the value of status register = 010000000100100000
KIT-1004 : ChipWatcher: the value of status register = 010000000000111111
KIT-1004 : ChipWatcher: the value of status register = 010000000110111100
KIT-1004 : ChipWatcher: the value of status register = 010000000100100010
KIT-1004 : ChipWatcher: the value of status register = 010000001111100001
KIT-1004 : ChipWatcher: the value of status register = 010000000000100001
KIT-1004 : ChipWatcher: the value of status register = 010000000110100010
KIT-1004 : ChipWatcher: the value of status register = 010000001001011011
KIT-1004 : ChipWatcher: the value of status register = 010000001101001011
KIT-1004 : ChipWatcher: the value of status register = 010000001010010100
KIT-1004 : ChipWatcher: the value of status register = 010000001010001010
KIT-1004 : ChipWatcher: the value of status register = 010000000000001111
KIT-1004 : ChipWatcher: the value of status register = 010000001110101000
KIT-1004 : ChipWatcher: the value of status register = 010000000101011001
KIT-1004 : ChipWatcher: the value of status register = 010000001000100011
KIT-1004 : ChipWatcher: the value of status register = 010000000101001110
KIT-1004 : ChipWatcher: the value of status register = 010000000011010100
KIT-1004 : ChipWatcher: the value of status register = 010000001001101000
KIT-1004 : ChipWatcher: the value of status register = 010000001111011110
KIT-1004 : ChipWatcher: the value of status register = 010000001101110101
KIT-1004 : ChipWatcher: the value of status register = 010000001010100111
KIT-1004 : ChipWatcher: the value of status register = 010000001110010000
KIT-1004 : ChipWatcher: the value of status register = 010000001010001000
KIT-1004 : ChipWatcher: the value of status register = 010000000100011011
KIT-1004 : ChipWatcher: the value of status register = 010000001111100101
KIT-1004 : ChipWatcher: the value of status register = 010000001001011001
KIT-1004 : ChipWatcher: the value of status register = 010000001011111100
KIT-1004 : ChipWatcher: the value of status register = 010000001100100001
KIT-1004 : ChipWatcher: the value of status register = 010000001010111010
KIT-1004 : ChipWatcher: the value of status register = 010000001111010111
KIT-1004 : ChipWatcher: the value of status register = 010000000111001000
KIT-1004 : ChipWatcher: the value of status register = 010000001010000000
KIT-1004 : ChipWatcher: the value of status register = 010000001001100101
KIT-1004 : ChipWatcher: the value of status register = 010000000111001010
KIT-1004 : ChipWatcher: the value of status register = 010000000010011000
KIT-1004 : ChipWatcher: the value of status register = 010000001001000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010100001
KIT-1004 : ChipWatcher: the value of status register = 010000001101110011
KIT-1004 : ChipWatcher: the value of status register = 010000000011001111
KIT-1004 : ChipWatcher: the value of status register = 010000000111011001
KIT-1004 : ChipWatcher: the value of status register = 010000000110110010
KIT-1004 : ChipWatcher: the value of status register = 010000001010011111
KIT-1004 : ChipWatcher: the value of status register = 010000000010101011
KIT-1004 : ChipWatcher: the value of status register = 010000001110000000
KIT-1004 : ChipWatcher: the value of status register = 010000001011110100
KIT-1004 : ChipWatcher: the value of status register = 010000000010000111
KIT-1004 : ChipWatcher: the value of status register = 010000001110100000
KIT-1004 : ChipWatcher: the value of status register = 010000001100111111
KIT-1004 : ChipWatcher: the value of status register = 010000000000010111
KIT-1004 : ChipWatcher: the value of status register = 010000000010111000
KIT-1004 : ChipWatcher: the value of status register = 010000000111011100
KIT-1004 : ChipWatcher: the value of status register = 010000000011100000
KIT-1004 : ChipWatcher: the value of status register = 010000001101001101
KIT-1004 : ChipWatcher: the value of status register = 010000000001100100
KIT-1004 : ChipWatcher: the value of status register = 010000001010001110
KIT-1004 : ChipWatcher: the value of status register = 010000000111000100
KIT-1004 : ChipWatcher: the value of status register = 010000001010100010
KIT-1004 : ChipWatcher: the value of status register = 010000000100011110
KIT-1004 : ChipWatcher: the value of status register = 010000001101100000
KIT-1004 : ChipWatcher: the value of status register = 010000000010111010
KIT-1004 : ChipWatcher: the value of status register = 010000001000011001
KIT-1004 : ChipWatcher: the value of status register = 010000001111001110
KIT-1004 : ChipWatcher: the value of status register = 010000000010001010
KIT-1004 : ChipWatcher: the value of status register = 010000001110011101
KIT-1004 : ChipWatcher: the value of status register = 010000001011110001
KIT-1004 : ChipWatcher: the value of status register = 010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 010000001101100101
KIT-1004 : ChipWatcher: the value of status register = 010000001101011101
KIT-1004 : ChipWatcher: the value of status register = 010000001010100010
KIT-1004 : ChipWatcher: the value of status register = 010000000001110000
KIT-1004 : ChipWatcher: the value of status register = 010000001111101011
KIT-1004 : ChipWatcher: the value of status register = 010000000010100000
KIT-1004 : ChipWatcher: the value of status register = 010000001110100100
KIT-1004 : ChipWatcher: the value of status register = 010000000001010011
KIT-1004 : ChipWatcher: the value of status register = 010000000011110011
KIT-1004 : ChipWatcher: the value of status register = 010000000111000110
KIT-1004 : ChipWatcher: the value of status register = 010000001001001000
KIT-1004 : ChipWatcher: the value of status register = 010000001100010110
KIT-1004 : ChipWatcher: the value of status register = 010000001100111111
KIT-1004 : ChipWatcher: the value of status register = 010000001110110001
KIT-1004 : ChipWatcher: the value of status register = 010000001100001011
KIT-1004 : ChipWatcher: the value of status register = 010000000110010000
KIT-1004 : ChipWatcher: the value of status register = 010000001011111100
KIT-1004 : ChipWatcher: the value of status register = 010000001011100100
KIT-1004 : ChipWatcher: the value of status register = 010000000010100100
KIT-1004 : ChipWatcher: the value of status register = 010000000101110001
KIT-1004 : ChipWatcher: the value of status register = 010000000111101000
KIT-1004 : ChipWatcher: the value of status register = 010000000100000111
KIT-1004 : ChipWatcher: the value of status register = 010000001011000111
KIT-1004 : ChipWatcher: the value of status register = 010000001011000101
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000001111111110
KIT-1004 : ChipWatcher: the value of status register = 010000001000010110
KIT-1004 : ChipWatcher: the value of status register = 010000001111111111
KIT-1004 : ChipWatcher: the value of status register = 010000000011101011
KIT-1004 : ChipWatcher: the value of status register = 010000001010101111
KIT-1004 : ChipWatcher: the value of status register = 010000001101100011
KIT-1004 : ChipWatcher: the value of status register = 010000001101010010
KIT-1004 : ChipWatcher: the value of status register = 010000000011001110
KIT-1004 : ChipWatcher: the value of status register = 010000001001000110
KIT-1004 : ChipWatcher: the value of status register = 010000000111001111
KIT-1004 : ChipWatcher: the value of status register = 010000000000110000
KIT-1004 : ChipWatcher: the value of status register = 010000000011001111
KIT-1004 : ChipWatcher: the value of status register = 010000001001000001
KIT-1004 : ChipWatcher: the value of status register = 010000001001111011
KIT-1004 : ChipWatcher: the value of status register = 010000000111111010
KIT-1004 : ChipWatcher: the value of status register = 010000001011100001
KIT-1004 : ChipWatcher: the value of status register = 010000001110010101
KIT-1004 : ChipWatcher: the value of status register = 010000001001100100
KIT-1004 : ChipWatcher: the value of status register = 010000001101001010
KIT-1004 : ChipWatcher: the value of status register = 010000001001101100
KIT-1004 : ChipWatcher: the value of status register = 010000001111100110
KIT-1004 : ChipWatcher: the value of status register = 010000001101010101
KIT-1004 : ChipWatcher: the value of status register = 010000000110111000
KIT-1004 : ChipWatcher: the value of status register = 010000001010000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110000001
KIT-1004 : ChipWatcher: the value of status register = 010000000101111110
KIT-1004 : ChipWatcher: the value of status register = 010000001110101011
KIT-1004 : ChipWatcher: the value of status register = 010000001100011100
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000111111110
KIT-1004 : ChipWatcher: the value of status register = 010000000000111010
KIT-1004 : ChipWatcher: the value of status register = 010000001011101000
KIT-1004 : ChipWatcher: the value of status register = 010000001010100000
KIT-1004 : ChipWatcher: the value of status register = 010000000101111001
KIT-1004 : ChipWatcher: the value of status register = 010000001111100010
KIT-1004 : ChipWatcher: the value of status register = 010000001100011011
KIT-1004 : ChipWatcher: the value of status register = 010000001101011111
KIT-1004 : ChipWatcher: the value of status register = 010000000010000110
KIT-1004 : ChipWatcher: the value of status register = 010000000110101110
KIT-1004 : ChipWatcher: the value of status register = 010000001101011110
KIT-1004 : ChipWatcher: the value of status register = 010000001011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110110101
KIT-1004 : ChipWatcher: the value of status register = 010000000011100010
KIT-1004 : ChipWatcher: the value of status register = 010000000000110110
KIT-1004 : ChipWatcher: the value of status register = 010000000011011110
KIT-1004 : ChipWatcher: the value of status register = 010000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110100011
KIT-1004 : ChipWatcher: the value of status register = 010000001110010111
KIT-1004 : ChipWatcher: the value of status register = 010000000011100101
KIT-1004 : ChipWatcher: the value of status register = 010000001001010100
KIT-1004 : ChipWatcher: the value of status register = 010000000100000010
KIT-1004 : ChipWatcher: the value of status register = 010000001100000111
KIT-1004 : ChipWatcher: the value of status register = 010000001010010111
KIT-1004 : ChipWatcher: the value of status register = 010000000110011001
KIT-1004 : ChipWatcher: the value of status register = 010000000001111110
KIT-1004 : ChipWatcher: the value of status register = 010000001011101001
KIT-1004 : ChipWatcher: the value of status register = 010000000000010001
KIT-1004 : ChipWatcher: the value of status register = 010000000111111010
KIT-1004 : ChipWatcher: the value of status register = 010000000111100100
KIT-1004 : ChipWatcher: the value of status register = 010000000010011111
KIT-1004 : ChipWatcher: the value of status register = 010000001101101000
KIT-1004 : ChipWatcher: the value of status register = 010000000101001111
KIT-1004 : ChipWatcher: the value of status register = 010000000001001001
KIT-1004 : ChipWatcher: the value of status register = 010000001111100000
KIT-1004 : ChipWatcher: the value of status register = 010000000010101101
KIT-1004 : ChipWatcher: the value of status register = 010000001000110111
KIT-1004 : ChipWatcher: the value of status register = 010000001100101001
KIT-1004 : ChipWatcher: the value of status register = 010000001010100000
KIT-1004 : ChipWatcher: the value of status register = 010000000001000001
KIT-1004 : ChipWatcher: the value of status register = 010000001111011001
KIT-1004 : ChipWatcher: the value of status register = 010000000111110011
KIT-1004 : ChipWatcher: the value of status register = 010000000101110110
KIT-1004 : ChipWatcher: the value of status register = 010000000101011101
KIT-1004 : ChipWatcher: the value of status register = 010000000111001101
KIT-1004 : ChipWatcher: the value of status register = 010000000011110111
KIT-1004 : ChipWatcher: the value of status register = 010000000111100101
KIT-1004 : ChipWatcher: the value of status register = 010000000101010110
KIT-1004 : ChipWatcher: the value of status register = 010000000000111110
KIT-1004 : ChipWatcher: the value of status register = 010000000101011000
KIT-1004 : ChipWatcher: the value of status register = 010000001000010010
KIT-1004 : ChipWatcher: the value of status register = 010000000000100100
KIT-1004 : ChipWatcher: the value of status register = 010000000111011010
KIT-1004 : ChipWatcher: the value of status register = 010000001100001011
KIT-1004 : ChipWatcher: the value of status register = 010000000111101011
KIT-1004 : ChipWatcher: the value of status register = 010000001011011100
KIT-1004 : ChipWatcher: the value of status register = 010000000010010000
KIT-1004 : ChipWatcher: the value of status register = 010000000000110110
KIT-1004 : ChipWatcher: the value of status register = 010000000000110011
KIT-1004 : ChipWatcher: the value of status register = 010000001001011111
KIT-1004 : ChipWatcher: the value of status register = 010000001010100110
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000101001011
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.552193s wall, 3.338421s user + 0.093601s system = 3.432022s CPU (96.6%)

RUN-1004 : used memory is 403 MB, reserved memory is 389 MB, peak memory is 635 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 2 trigger nets, 30 data nets.
KIT-1004 : Chipwatcher code = 0011011100001010
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=30,STOP_LEN=682,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=30) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=30) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=30,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=30,STOP_LEN=682,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=30)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=30)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=30,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=30,STOP_LEN=682,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=30)
SYN-1011 : Flatten model register(CTRL_REG_LEN=30)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=30,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6159/24 useful/useless nets, 2488/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 134 better
SYN-1014 : Optimize round 2
SYN-1032 : 6046/114 useful/useless nets, 2375/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.364869s wall, 2.496016s user + 0.015600s system = 2.511616s CPU (106.2%)

RUN-1004 : used memory is 415 MB, reserved memory is 400 MB, peak memory is 635 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6077/0 useful/useless nets, 2407/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6074/0 useful/useless nets, 2404/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6132/1 useful/useless nets, 2463/0 useful/useless insts
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-1032 : 6132/0 useful/useless nets, 2463/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6278/6 useful/useless nets, 2609/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26740, tnet num: 6279, tinst num: 2604, tnode num: 34139, tedge num: 45619.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.72), #lev = 5 (2.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.72), #lev = 5 (2.54)
SYN-2581 : Mapping with K=5, #lut = 102 (3.72), #lev = 5 (2.54)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 223 instances into 102 LUTs, name keeping = 61%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6151/0 useful/useless nets, 2482/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 159 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 104 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (104 nodes)...
SYN-4004 : #1: Packed 35 SEQ (2228 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 104 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 171/2310 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.297655s wall, 2.308815s user + 0.015600s system = 2.324415s CPU (101.2%)

RUN-1004 : used memory is 502 MB, reserved memory is 479 MB, peak memory is 635 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.962961s wall, 5.101233s user + 0.046800s system = 5.148033s CPU (103.7%)

RUN-1004 : used memory is 502 MB, reserved memory is 479 MB, peak memory is 635 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (48 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2230 instances
RUN-1001 : 1062 mslices, 1062 lslices, 98 pads, 2 brams, 0 dsps
RUN-1001 : There are total 6014 nets
RUN-1001 : 3072 nets have 2 pins
RUN-1001 : 2199 nets have [3 - 5] pins
RUN-1001 : 529 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2228 instances, 2124 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25847, tnet num: 6012, tinst num: 2228, tnode num: 31574, tedge num: 43427.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.110343s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 958908
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.431071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 578684, overlap = 198.25
PHY-3002 : Step(170): len = 408281, overlap = 263.25
PHY-3002 : Step(171): len = 318757, overlap = 295
PHY-3002 : Step(172): len = 258808, overlap = 316.5
PHY-3002 : Step(173): len = 212998, overlap = 330.5
PHY-3002 : Step(174): len = 173850, overlap = 347.75
PHY-3002 : Step(175): len = 141220, overlap = 366
PHY-3002 : Step(176): len = 120571, overlap = 378.75
PHY-3002 : Step(177): len = 101262, overlap = 386.25
PHY-3002 : Step(178): len = 92079.8, overlap = 390.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15774e-06
PHY-3002 : Step(179): len = 89666, overlap = 388.25
PHY-3002 : Step(180): len = 92024.2, overlap = 382
PHY-3002 : Step(181): len = 104194, overlap = 359.75
PHY-3002 : Step(182): len = 98509.9, overlap = 356.25
PHY-3002 : Step(183): len = 100046, overlap = 350.25
PHY-3002 : Step(184): len = 100650, overlap = 348.5
PHY-3002 : Step(185): len = 104636, overlap = 346
PHY-3002 : Step(186): len = 103787, overlap = 343.75
PHY-3002 : Step(187): len = 105340, overlap = 339
PHY-3002 : Step(188): len = 106591, overlap = 334
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31548e-06
PHY-3002 : Step(189): len = 106417, overlap = 332.5
PHY-3002 : Step(190): len = 109527, overlap = 327.5
PHY-3002 : Step(191): len = 114272, overlap = 308.25
PHY-3002 : Step(192): len = 115958, overlap = 290.75
PHY-3002 : Step(193): len = 119091, overlap = 289.5
PHY-3002 : Step(194): len = 118888, overlap = 287.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.63095e-06
PHY-3002 : Step(195): len = 119809, overlap = 283.5
PHY-3002 : Step(196): len = 121779, overlap = 276.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.54407e-06
PHY-3002 : Step(197): len = 124146, overlap = 270.75
PHY-3002 : Step(198): len = 134381, overlap = 251.5
PHY-3002 : Step(199): len = 136204, overlap = 240
PHY-3002 : Step(200): len = 135731, overlap = 239.25
PHY-3002 : Step(201): len = 137348, overlap = 236.75
PHY-3002 : Step(202): len = 140473, overlap = 226.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.50881e-05
PHY-3002 : Step(203): len = 140603, overlap = 217.25
PHY-3002 : Step(204): len = 145188, overlap = 214.5
PHY-3002 : Step(205): len = 150788, overlap = 190.5
PHY-3002 : Step(206): len = 152775, overlap = 182.75
PHY-3002 : Step(207): len = 153718, overlap = 177.25
PHY-3002 : Step(208): len = 153210, overlap = 176.25
PHY-3002 : Step(209): len = 153598, overlap = 173.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.01763e-05
PHY-3002 : Step(210): len = 154396, overlap = 169
PHY-3002 : Step(211): len = 156147, overlap = 171.25
PHY-3002 : Step(212): len = 160413, overlap = 154.25
PHY-3002 : Step(213): len = 161259, overlap = 161.75
PHY-3002 : Step(214): len = 162107, overlap = 162.5
PHY-3002 : Step(215): len = 161823, overlap = 162
PHY-3002 : Step(216): len = 162270, overlap = 162.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.45452e-05
PHY-3002 : Step(217): len = 162872, overlap = 160.5
PHY-3002 : Step(218): len = 169066, overlap = 165
PHY-3002 : Step(219): len = 171044, overlap = 168
PHY-3002 : Step(220): len = 170276, overlap = 168
PHY-3002 : Step(221): len = 169809, overlap = 168.25
PHY-3002 : Step(222): len = 169694, overlap = 169
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003227s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.431071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.221311s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (116.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.715495s wall, 0.967206s user + 0.078001s system = 1.045207s CPU (146.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.90611e-06
PHY-3002 : Step(223): len = 169741, overlap = 155
PHY-3002 : Step(224): len = 168305, overlap = 148.25
PHY-3002 : Step(225): len = 166011, overlap = 152.25
PHY-3002 : Step(226): len = 163542, overlap = 158.75
PHY-3002 : Step(227): len = 160396, overlap = 167
PHY-3002 : Step(228): len = 157220, overlap = 176
PHY-3002 : Step(229): len = 153329, overlap = 189.25
PHY-3002 : Step(230): len = 150639, overlap = 191.75
PHY-3002 : Step(231): len = 148391, overlap = 200.5
PHY-3002 : Step(232): len = 146870, overlap = 203
PHY-3002 : Step(233): len = 145730, overlap = 202.25
PHY-3002 : Step(234): len = 144998, overlap = 195.5
PHY-3002 : Step(235): len = 144598, overlap = 198
PHY-3002 : Step(236): len = 145090, overlap = 192.75
PHY-3002 : Step(237): len = 147059, overlap = 182.75
PHY-3002 : Step(238): len = 147663, overlap = 180.25
PHY-3002 : Step(239): len = 147711, overlap = 181
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78122e-05
PHY-3002 : Step(240): len = 149944, overlap = 174.5
PHY-3002 : Step(241): len = 153914, overlap = 165
PHY-3002 : Step(242): len = 154483, overlap = 164.25
PHY-3002 : Step(243): len = 154779, overlap = 167
PHY-3002 : Step(244): len = 156083, overlap = 166.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56244e-05
PHY-3002 : Step(245): len = 158991, overlap = 170.25
PHY-3002 : Step(246): len = 167163, overlap = 167.5
PHY-3002 : Step(247): len = 167435, overlap = 162.5
PHY-3002 : Step(248): len = 166846, overlap = 162.25
PHY-3002 : Step(249): len = 166904, overlap = 160.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.12489e-05
PHY-3002 : Step(250): len = 170706, overlap = 157.25
PHY-3002 : Step(251): len = 177664, overlap = 157
PHY-3002 : Step(252): len = 180526, overlap = 155.25
PHY-3002 : Step(253): len = 180741, overlap = 149.5
PHY-3002 : Step(254): len = 180655, overlap = 146.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.431071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.175244s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (112.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720676s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43026e-05
PHY-3002 : Step(255): len = 185011, overlap = 232.75
PHY-3002 : Step(256): len = 186836, overlap = 203
PHY-3002 : Step(257): len = 185500, overlap = 199
PHY-3002 : Step(258): len = 182372, overlap = 197.75
PHY-3002 : Step(259): len = 177308, overlap = 204.5
PHY-3002 : Step(260): len = 171100, overlap = 217.5
PHY-3002 : Step(261): len = 166599, overlap = 220.5
PHY-3002 : Step(262): len = 162779, overlap = 230
PHY-3002 : Step(263): len = 159309, overlap = 236.5
PHY-3002 : Step(264): len = 156536, overlap = 238.75
PHY-3002 : Step(265): len = 153482, overlap = 246.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.86053e-05
PHY-3002 : Step(266): len = 161343, overlap = 229.5
PHY-3002 : Step(267): len = 167431, overlap = 207
PHY-3002 : Step(268): len = 169840, overlap = 203.5
PHY-3002 : Step(269): len = 168983, overlap = 202.75
PHY-3002 : Step(270): len = 168771, overlap = 204
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000175865
PHY-3002 : Step(271): len = 178037, overlap = 186
PHY-3002 : Step(272): len = 181990, overlap = 186.25
PHY-3002 : Step(273): len = 184023, overlap = 180.25
PHY-3002 : Step(274): len = 185984, overlap = 176
PHY-3002 : Step(275): len = 186610, overlap = 177.5
PHY-3002 : Step(276): len = 187057, overlap = 176.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00035173
PHY-3002 : Step(277): len = 192512, overlap = 168.75
PHY-3002 : Step(278): len = 195972, overlap = 166
PHY-3002 : Step(279): len = 199700, overlap = 154.25
PHY-3002 : Step(280): len = 199805, overlap = 153.25
PHY-3002 : Step(281): len = 199055, overlap = 157
PHY-3002 : Step(282): len = 199090, overlap = 156.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000663573
PHY-3002 : Step(283): len = 203421, overlap = 155
PHY-3002 : Step(284): len = 204323, overlap = 146.75
PHY-3002 : Step(285): len = 206516, overlap = 147.25
PHY-3002 : Step(286): len = 207842, overlap = 148
PHY-3002 : Step(287): len = 208498, overlap = 152
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00122156
PHY-3002 : Step(288): len = 210287, overlap = 151.75
PHY-3002 : Step(289): len = 211326, overlap = 151.25
PHY-3002 : Step(290): len = 212789, overlap = 149.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00201931
PHY-3002 : Step(291): len = 213517, overlap = 150
PHY-3002 : Step(292): len = 214927, overlap = 146
PHY-3002 : Step(293): len = 215760, overlap = 146.5
PHY-3002 : Step(294): len = 216146, overlap = 146
PHY-3002 : Step(295): len = 216737, overlap = 146.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00301608
PHY-3002 : Step(296): len = 217375, overlap = 146.75
PHY-3002 : Step(297): len = 218112, overlap = 147.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00380026
PHY-3002 : Step(298): len = 218557, overlap = 148
PHY-3002 : Step(299): len = 219222, overlap = 147.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00424986
PHY-3002 : Step(300): len = 219560, overlap = 148
PHY-3002 : Step(301): len = 220188, overlap = 148.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00463801
PHY-3002 : Step(302): len = 220466, overlap = 147.5
PHY-3002 : Step(303): len = 221297, overlap = 146.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.233197s wall, 0.234002s user + 0.093601s system = 0.327602s CPU (140.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.431071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.025880s wall, 1.107607s user + 0.046800s system = 1.154407s CPU (112.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728038s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000344593
PHY-3002 : Step(304): len = 221660, overlap = 138
PHY-3002 : Step(305): len = 219526, overlap = 118.5
PHY-3002 : Step(306): len = 214428, overlap = 129
PHY-3002 : Step(307): len = 212506, overlap = 137.75
PHY-3002 : Step(308): len = 210754, overlap = 138.75
PHY-3002 : Step(309): len = 209311, overlap = 141.25
PHY-3002 : Step(310): len = 208777, overlap = 141
PHY-3002 : Step(311): len = 207925, overlap = 143.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000679471
PHY-3002 : Step(312): len = 211917, overlap = 136.5
PHY-3002 : Step(313): len = 212246, overlap = 135.5
PHY-3002 : Step(314): len = 213165, overlap = 132
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00115591
PHY-3002 : Step(315): len = 215056, overlap = 127.25
PHY-3002 : Step(316): len = 216033, overlap = 125.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00165439
PHY-3002 : Step(317): len = 216904, overlap = 128
PHY-3002 : Step(318): len = 218067, overlap = 127
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00198497
PHY-3002 : Step(319): len = 218450, overlap = 129
PHY-3002 : Step(320): len = 219698, overlap = 131.75
PHY-3002 : Step(321): len = 219970, overlap = 131.75
PHY-3002 : Step(322): len = 220429, overlap = 131
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00248725
PHY-3002 : Step(323): len = 220898, overlap = 131.25
PHY-3002 : Step(324): len = 221456, overlap = 130.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00289873
PHY-3002 : Step(325): len = 221863, overlap = 128
PHY-3002 : Step(326): len = 222344, overlap = 127.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00308963
PHY-3002 : Step(327): len = 222586, overlap = 128.25
PHY-3002 : Step(328): len = 223044, overlap = 127
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00329977
PHY-3002 : Step(329): len = 223222, overlap = 127
PHY-3002 : Step(330): len = 223958, overlap = 127.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0034439
PHY-3002 : Step(331): len = 224043, overlap = 127.75
PHY-3002 : Step(332): len = 224431, overlap = 128
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00376079
PHY-3002 : Step(333): len = 224586, overlap = 129
PHY-3002 : Step(334): len = 225028, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00391523
PHY-3002 : Step(335): len = 225120, overlap = 129.5
PHY-3002 : Step(336): len = 225486, overlap = 128.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00396205
PHY-3002 : Step(337): len = 225547, overlap = 130
PHY-3002 : Step(338): len = 225786, overlap = 130.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00426252
PHY-3002 : Step(339): len = 225922, overlap = 130.25
PHY-3002 : Step(340): len = 226162, overlap = 130.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00438988
PHY-3002 : Step(341): len = 226258, overlap = 131
PHY-3002 : Step(342): len = 226388, overlap = 130.75
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00471047
PHY-3002 : Step(343): len = 226673, overlap = 130
PHY-3002 : Step(344): len = 226766, overlap = 130
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00483651
PHY-3002 : Step(345): len = 226886, overlap = 129.75
PHY-3002 : Step(346): len = 226995, overlap = 129.75
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00499294
PHY-3002 : Step(347): len = 227218, overlap = 131.25
PHY-3002 : Step(348): len = 227288, overlap = 131.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00502253
PHY-3002 : Step(349): len = 227377, overlap = 131.75
PHY-3002 : Step(350): len = 227467, overlap = 131.5
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.00516012
PHY-3002 : Step(351): len = 227580, overlap = 132
PHY-3002 : Step(352): len = 227651, overlap = 131.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033319s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.6%)

PHY-3001 : Legalized: Len = 243282, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 750 tiles.
PHY-3001 : 37 instances has been re-located, deltaX = 32, deltaY = 23.
PHY-3001 : Final: Len = 244289, Over = 0
RUN-1003 : finish command "place" in  24.860042s wall, 36.816236s user + 2.277615s system = 39.093851s CPU (157.3%)

RUN-1004 : used memory is 512 MB, reserved memory is 488 MB, peak memory is 635 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3037 to 2347
PHY-1001 : Pin misalignment score is improved from 2347 to 2320
PHY-1001 : Pin misalignment score is improved from 2320 to 2319
PHY-1001 : Pin misalignment score is improved from 2319 to 2319
PHY-1001 : Pin local connectivity score is improved from 279 to 0
PHY-1001 : Pin misalignment score is improved from 2432 to 2364
PHY-1001 : Pin misalignment score is improved from 2364 to 2355
PHY-1001 : Pin misalignment score is improved from 2355 to 2355
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  2.840965s wall, 3.322821s user + 0.093601s system = 3.416422s CPU (120.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2230 instances
RUN-1001 : 1062 mslices, 1062 lslices, 98 pads, 2 brams, 0 dsps
RUN-1001 : There are total 6014 nets
RUN-1001 : 3072 nets have 2 pins
RUN-1001 : 2199 nets have [3 - 5] pins
RUN-1001 : 529 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 305536, over cnt = 1668(20%), over = 3276, worst = 13
PHY-1002 : len = 313664, over cnt = 1433(17%), over = 2275, worst = 6
PHY-1002 : len = 321352, over cnt = 1378(17%), over = 1864, worst = 3
PHY-1002 : len = 344240, over cnt = 950(11%), over = 1018, worst = 2
PHY-1002 : len = 360976, over cnt = 719(8%), over = 730, worst = 2
PHY-1002 : len = 371920, over cnt = 617(7%), over = 620, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25847, tnet num: 6012, tinst num: 2228, tnode num: 31574, tedge num: 43427.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 59 out of 6014 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  4.956825s wall, 5.319634s user + 0.109201s system = 5.428835s CPU (109.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.196242s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (166.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 58200, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.457759s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (115.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.012871s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (121.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 671664, over cnt = 2030(1%), over = 2108, worst = 3
PHY-1001 : End Routed; 22.931067s wall, 29.468589s user + 0.733205s system = 30.201794s CPU (131.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 610040, over cnt = 1100(0%), over = 1104, worst = 2
PHY-1001 : End DR Iter 1; 19.846236s wall, 19.765327s user + 0.000000s system = 19.765327s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 601520, over cnt = 398(0%), over = 398, worst = 1
PHY-1001 : End DR Iter 2; 4.660945s wall, 4.664430s user + 0.000000s system = 4.664430s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605512, over cnt = 160(0%), over = 160, worst = 1
PHY-1001 : End DR Iter 3; 1.314648s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609144, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 4; 0.915305s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (98.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 611592, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 5; 0.651660s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (102.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 612632, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 6; 0.523823s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (98.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 612760, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.739362s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (103.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.913941s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.854753s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (100.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 10; 0.844471s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (103.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.835903s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (98.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.853078s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (104.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.846712s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (99.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.856439s wall, 0.889206s user + 0.015600s system = 0.904806s CPU (105.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 612904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.857319s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (109.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 612904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.966997s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (121.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 612928, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.404217s wall, 1.544410s user + 0.031200s system = 1.575610s CPU (112.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 612936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 612936
PHY-1001 : End DC Iter 3; 0.177719s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.6%)

PHY-1001 : 4 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  68.705765s wall, 76.034887s user + 0.998406s system = 77.033294s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  76.633876s wall, 84.864544s user + 1.201208s system = 86.065752s CPU (112.3%)

RUN-1004 : used memory is 608 MB, reserved memory is 583 MB, peak memory is 642 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4158   out of   4480   92.81%
#reg                 2813   out of   4480   62.79%
#le                  4225
  #lut only          1412   out of   4225   33.42%
  #reg only            67   out of   4225    1.59%
  #lut&reg           2746   out of   4225   64.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.522660s wall, 2.886019s user + 0.156001s system = 3.042019s CPU (120.6%)

RUN-1004 : used memory is 608 MB, reserved memory is 583 MB, peak memory is 642 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25847, tnet num: 6012, tinst num: 2231, tnode num: 31574, tedge num: 43427.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.702212s wall, 3.759624s user + 0.031200s system = 3.790824s CPU (102.4%)

RUN-1004 : used memory is 660 MB, reserved memory is 637 MB, peak memory is 660 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100110000011011100001010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2233
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6014, pip num: 57181
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 161312 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100110000011011100001010 -f Quick_Start.btc" in  10.300288s wall, 19.531325s user + 0.093601s system = 19.624926s CPU (190.5%)

RUN-1004 : used memory is 686 MB, reserved memory is 663 MB, peak memory is 694 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.696632s wall, 0.452403s user + 0.156001s system = 0.608404s CPU (9.1%)

RUN-1004 : used memory is 713 MB, reserved memory is 690 MB, peak memory is 713 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.261263s wall, 1.466409s user + 0.218401s system = 1.684811s CPU (20.4%)

RUN-1004 : used memory is 703 MB, reserved memory is 680 MB, peak memory is 713 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01010000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 010000001111100001
KIT-1004 : ChipWatcher: the value of status register = 010000000011011110
KIT-1004 : ChipWatcher: the value of status register = 010000000001000110
KIT-1004 : ChipWatcher: the value of status register = 010000001001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000011010010
KIT-1004 : ChipWatcher: the value of status register = 010000000111111101
KIT-1004 : ChipWatcher: the value of status register = 010000000100001111
KIT-1004 : ChipWatcher: the value of status register = 010000001100011000
KIT-1004 : ChipWatcher: the value of status register = 010000000010100110
KIT-1004 : ChipWatcher: the value of status register = 010000000110101000
KIT-1004 : ChipWatcher: the value of status register = 010000001011100110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101010
KIT-1004 : ChipWatcher: the value of status register = 010000001101011110
KIT-1004 : ChipWatcher: the value of status register = 010000001111010111
KIT-1004 : ChipWatcher: the value of status register = 010000000000010010
KIT-1004 : ChipWatcher: the value of status register = 010000001100100101
KIT-1004 : ChipWatcher: the value of status register = 010000001111100110
KIT-1004 : ChipWatcher: the value of status register = 010000000101101000
KIT-1004 : ChipWatcher: the value of status register = 010000000110011001
KIT-1004 : ChipWatcher: the value of status register = 010000000011000001
KIT-1004 : ChipWatcher: the value of status register = 010000000010111010
KIT-1004 : ChipWatcher: the value of status register = 010000000000111001
KIT-1004 : ChipWatcher: the value of status register = 010000000001000101
KIT-1004 : ChipWatcher: the value of status register = 010000000001000011
KIT-1004 : ChipWatcher: the value of status register = 010000001000100100
KIT-1004 : ChipWatcher: the value of status register = 010000001001111100
KIT-1004 : ChipWatcher: the value of status register = 010000000111010111
KIT-1004 : ChipWatcher: the value of status register = 010000000110110000
KIT-1004 : ChipWatcher: the value of status register = 010000001111110000
KIT-1004 : ChipWatcher: the value of status register = 010000001111011011
KIT-1004 : ChipWatcher: the value of status register = 010000001010111011
KIT-1004 : ChipWatcher: the value of status register = 010000001100101000
KIT-1004 : ChipWatcher: the value of status register = 010000001100101101
KIT-1004 : ChipWatcher: the value of status register = 010000000010010010
KIT-1004 : ChipWatcher: the value of status register = 010000001110100100
KIT-1004 : ChipWatcher: the value of status register = 010000000101111100
KIT-1004 : ChipWatcher: the value of status register = 010000001000110001
KIT-1004 : ChipWatcher: the value of status register = 010000001010011101
KIT-1004 : ChipWatcher: the value of status register = 010000000000000111
KIT-1004 : ChipWatcher: the value of status register = 010000001101011011
KIT-1004 : ChipWatcher: the value of status register = 010000000110111111
KIT-1004 : ChipWatcher: the value of status register = 010000001110100011
KIT-1004 : ChipWatcher: the value of status register = 010000000010011001
KIT-1004 : ChipWatcher: the value of status register = 010000000100111100
KIT-1004 : ChipWatcher: the value of status register = 010000001110000101
KIT-1004 : ChipWatcher: the value of status register = 010000001011110100
KIT-1004 : ChipWatcher: the value of status register = 010000000011001000
KIT-1004 : ChipWatcher: the value of status register = 010000001010110001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101101
KIT-1004 : ChipWatcher: the value of status register = 010000000101100000
KIT-1004 : ChipWatcher: the value of status register = 010000001010111011
KIT-1004 : ChipWatcher: the value of status register = 010000000100110100
KIT-1004 : ChipWatcher: write ctrl reg value: 01010000000001000000000000001100
KIT-1004 : ChipWatcher: the value of status register = 010000001101100100
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01010000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000001010001010
KIT-1004 : ChipWatcher: the value of status register = 010000000001001011
KIT-1004 : ChipWatcher: the value of status register = 010000000101110101
KIT-1004 : ChipWatcher: the value of status register = 010000001000010111
KIT-1004 : ChipWatcher: the value of status register = 010000000011000011
KIT-1004 : ChipWatcher: the value of status register = 010000000111001010
KIT-1004 : ChipWatcher: the value of status register = 010000001011000110
KIT-1004 : ChipWatcher: the value of status register = 010000001001100110
KIT-1004 : ChipWatcher: the value of status register = 010000001110000101
KIT-1004 : ChipWatcher: the value of status register = 010000001101000011
KIT-1004 : ChipWatcher: the value of status register = 010000000011000111
KIT-1004 : ChipWatcher: the value of status register = 010000001011011100
KIT-1004 : ChipWatcher: the value of status register = 010000000000101100
KIT-1004 : ChipWatcher: the value of status register = 010000000110101100
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000001100001110
KIT-1004 : ChipWatcher: the value of status register = 010000000010001101
KIT-1004 : ChipWatcher: the value of status register = 010000000100010111
KIT-1004 : ChipWatcher: the value of status register = 010000000000011010
KIT-1004 : ChipWatcher: the value of status register = 010000001010001111
KIT-1004 : ChipWatcher: the value of status register = 010000000110101101
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01010000000001000000000000001100
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.567019s wall, 3.385222s user + 0.140401s system = 3.525623s CPU (98.8%)

RUN-1004 : used memory is 472 MB, reserved memory is 454 MB, peak memory is 713 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 17 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0001001101101110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=97,STOP_LEN=682,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=15,BUS1_WIDTH=15) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=97) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=97) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=97,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=15,BUS1_WIDTH=15,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=15) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=97,STOP_LEN=682,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=15,BUS1_WIDTH=15)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=97)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=97)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=97,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=15,BUS1_WIDTH=15,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=15)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=97,STOP_LEN=682,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=15,BUS1_WIDTH=15)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=97)
SYN-1011 : Flatten model register(CTRL_REG_LEN=97)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=97,NON_BUS_NODE_NUM=2,BUS_NODE_NUM=15,BUS1_WIDTH=15,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=15)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 15 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6355/171 useful/useless nets, 2684/114 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 415 better
SYN-1014 : Optimize round 2
SYN-1032 : 6157/199 useful/useless nets, 2486/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.386767s wall, 2.402415s user + 0.031200s system = 2.433616s CPU (102.0%)

RUN-1004 : used memory is 488 MB, reserved memory is 469 MB, peak memory is 713 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6190/0 useful/useless nets, 2521/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6185/0 useful/useless nets, 2516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6287/1 useful/useless nets, 2619/0 useful/useless insts
SYN-1016 : Merged 15 instances.
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 6272/0 useful/useless nets, 2604/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6456/6 useful/useless nets, 2788/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27642, tnet num: 6457, tinst num: 2783, tnode num: 36343, tedge num: 47834.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 114 (3.78), #lev = 7 (2.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 114 (3.78), #lev = 7 (2.57)
SYN-2581 : Mapping with K=5, #lut = 114 (3.78), #lev = 7 (2.57)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 267 instances into 114 LUTs, name keeping = 56%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6297/0 useful/useless nets, 2629/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 259 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 70 adder to BLE ...
SYN-4008 : Packed 70 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 204 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (204 nodes)...
SYN-4004 : #1: Packed 46 SEQ (3059 nodes)...
SYN-4005 : Packed 46 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 204 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 272/2422 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.550797s wall, 2.574016s user + 0.140401s system = 2.714417s CPU (106.4%)

RUN-1004 : used memory is 580 MB, reserved memory is 561 MB, peak memory is 713 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.300092s wall, 5.319634s user + 0.234002s system = 5.553636s CPU (104.8%)

RUN-1004 : used memory is 580 MB, reserved memory is 561 MB, peak memory is 713 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (92 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2294 instances
RUN-1001 : 1094 mslices, 1093 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6136 nets
RUN-1001 : 3145 nets have 2 pins
RUN-1001 : 2249 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2292 instances, 2187 slices, 42 macros(384 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26384, tnet num: 6134, tinst num: 2292, tnode num: 32366, tedge num: 44332.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.127961s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 980004
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.414196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(353): len = 598659, overlap = 203
PHY-3002 : Step(354): len = 423148, overlap = 267.5
PHY-3002 : Step(355): len = 335360, overlap = 297.75
PHY-3002 : Step(356): len = 273905, overlap = 318.75
PHY-3002 : Step(357): len = 226269, overlap = 334.75
PHY-3002 : Step(358): len = 187159, overlap = 354
PHY-3002 : Step(359): len = 150529, overlap = 374.5
PHY-3002 : Step(360): len = 129054, overlap = 385
PHY-3002 : Step(361): len = 104926, overlap = 390
PHY-3002 : Step(362): len = 94930.3, overlap = 393.25
PHY-3002 : Step(363): len = 91999, overlap = 396.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.14201e-07
PHY-3002 : Step(364): len = 90035.1, overlap = 394.5
PHY-3002 : Step(365): len = 89517.4, overlap = 393.75
PHY-3002 : Step(366): len = 96350.7, overlap = 387.75
PHY-3002 : Step(367): len = 97035.4, overlap = 384.5
PHY-3002 : Step(368): len = 100121, overlap = 371.5
PHY-3002 : Step(369): len = 100855, overlap = 364.25
PHY-3002 : Step(370): len = 101904, overlap = 362.5
PHY-3002 : Step(371): len = 104690, overlap = 358.75
PHY-3002 : Step(372): len = 106654, overlap = 349.25
PHY-3002 : Step(373): len = 105455, overlap = 348.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8284e-06
PHY-3002 : Step(374): len = 105565, overlap = 347
PHY-3002 : Step(375): len = 105896, overlap = 347
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.87834e-06
PHY-3002 : Step(376): len = 106723, overlap = 344.25
PHY-3002 : Step(377): len = 111293, overlap = 336.25
PHY-3002 : Step(378): len = 120515, overlap = 303
PHY-3002 : Step(379): len = 120633, overlap = 294.25
PHY-3002 : Step(380): len = 121569, overlap = 291
PHY-3002 : Step(381): len = 122579, overlap = 286.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.75669e-06
PHY-3002 : Step(382): len = 123957, overlap = 284.75
PHY-3002 : Step(383): len = 126144, overlap = 282.75
PHY-3002 : Step(384): len = 128350, overlap = 276
PHY-3002 : Step(385): len = 135194, overlap = 263.25
PHY-3002 : Step(386): len = 141663, overlap = 252
PHY-3002 : Step(387): len = 139466, overlap = 253
PHY-3002 : Step(388): len = 139146, overlap = 249
PHY-3002 : Step(389): len = 138997, overlap = 250
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.15134e-05
PHY-3002 : Step(390): len = 140887, overlap = 251.5
PHY-3002 : Step(391): len = 143042, overlap = 249.75
PHY-3002 : Step(392): len = 147679, overlap = 240
PHY-3002 : Step(393): len = 148917, overlap = 237
PHY-3002 : Step(394): len = 148856, overlap = 228.25
PHY-3002 : Step(395): len = 148801, overlap = 222
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.30268e-05
PHY-3002 : Step(396): len = 149518, overlap = 216
PHY-3002 : Step(397): len = 150341, overlap = 216.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003992s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.414196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.291518s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731722s wall, 0.733205s user + 0.078001s system = 0.811205s CPU (110.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.81749e-06
PHY-3002 : Step(398): len = 153378, overlap = 204.25
PHY-3002 : Step(399): len = 155102, overlap = 209.75
PHY-3002 : Step(400): len = 153979, overlap = 211.5
PHY-3002 : Step(401): len = 151494, overlap = 212
PHY-3002 : Step(402): len = 148638, overlap = 211.75
PHY-3002 : Step(403): len = 144841, overlap = 214
PHY-3002 : Step(404): len = 140813, overlap = 222.5
PHY-3002 : Step(405): len = 137237, overlap = 228
PHY-3002 : Step(406): len = 134905, overlap = 230.75
PHY-3002 : Step(407): len = 132682, overlap = 232
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.63497e-06
PHY-3002 : Step(408): len = 133837, overlap = 231.25
PHY-3002 : Step(409): len = 137574, overlap = 230
PHY-3002 : Step(410): len = 138604, overlap = 228.25
PHY-3002 : Step(411): len = 139501, overlap = 224.5
PHY-3002 : Step(412): len = 140686, overlap = 220.25
PHY-3002 : Step(413): len = 142525, overlap = 211.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52699e-05
PHY-3002 : Step(414): len = 144207, overlap = 204.25
PHY-3002 : Step(415): len = 151649, overlap = 179.75
PHY-3002 : Step(416): len = 154975, overlap = 176.5
PHY-3002 : Step(417): len = 155241, overlap = 170.25
PHY-3002 : Step(418): len = 156015, overlap = 165.25
PHY-3002 : Step(419): len = 156880, overlap = 165.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.05399e-05
PHY-3002 : Step(420): len = 160291, overlap = 166
PHY-3002 : Step(421): len = 166914, overlap = 160.75
PHY-3002 : Step(422): len = 166797, overlap = 159.75
PHY-3002 : Step(423): len = 166838, overlap = 161.25
PHY-3002 : Step(424): len = 167662, overlap = 163
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.07331e-05
PHY-3002 : Step(425): len = 173356, overlap = 158.5
PHY-3002 : Step(426): len = 178737, overlap = 158.5
PHY-3002 : Step(427): len = 181115, overlap = 152.5
PHY-3002 : Step(428): len = 181976, overlap = 151.25
PHY-3002 : Step(429): len = 181335, overlap = 150.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000121466
PHY-3002 : Step(430): len = 185400, overlap = 148.75
PHY-3002 : Step(431): len = 189419, overlap = 148.25
PHY-3002 : Step(432): len = 188879, overlap = 146.75
PHY-3002 : Step(433): len = 188206, overlap = 146
PHY-3002 : Step(434): len = 188026, overlap = 140.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000220704
PHY-3002 : Step(435): len = 191931, overlap = 136.75
PHY-3002 : Step(436): len = 196133, overlap = 133.25
PHY-3002 : Step(437): len = 198022, overlap = 128.25
PHY-3002 : Step(438): len = 197822, overlap = 125.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.414196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.372849s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (92.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.819538s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.83678e-05
PHY-3002 : Step(439): len = 201503, overlap = 200.75
PHY-3002 : Step(440): len = 199891, overlap = 194.75
PHY-3002 : Step(441): len = 195889, overlap = 186
PHY-3002 : Step(442): len = 191376, overlap = 189
PHY-3002 : Step(443): len = 187291, overlap = 203
PHY-3002 : Step(444): len = 183229, overlap = 209.5
PHY-3002 : Step(445): len = 179444, overlap = 203
PHY-3002 : Step(446): len = 177064, overlap = 213.5
PHY-3002 : Step(447): len = 174782, overlap = 217.25
PHY-3002 : Step(448): len = 173366, overlap = 221
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116736
PHY-3002 : Step(449): len = 181202, overlap = 207.75
PHY-3002 : Step(450): len = 186012, overlap = 199.75
PHY-3002 : Step(451): len = 186951, overlap = 193
PHY-3002 : Step(452): len = 185644, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000233471
PHY-3002 : Step(453): len = 191972, overlap = 190.75
PHY-3002 : Step(454): len = 195036, overlap = 176.75
PHY-3002 : Step(455): len = 198203, overlap = 166.75
PHY-3002 : Step(456): len = 198633, overlap = 168.75
PHY-3002 : Step(457): len = 197881, overlap = 172.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00044478
PHY-3002 : Step(458): len = 202271, overlap = 171.25
PHY-3002 : Step(459): len = 203593, overlap = 166
PHY-3002 : Step(460): len = 206582, overlap = 160.75
PHY-3002 : Step(461): len = 207086, overlap = 161.5
PHY-3002 : Step(462): len = 206512, overlap = 159.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000805268
PHY-3002 : Step(463): len = 209796, overlap = 159.75
PHY-3002 : Step(464): len = 210451, overlap = 159
PHY-3002 : Step(465): len = 211459, overlap = 156.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00130844
PHY-3002 : Step(466): len = 212752, overlap = 156.75
PHY-3002 : Step(467): len = 213888, overlap = 151.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00188108
PHY-3002 : Step(468): len = 214441, overlap = 155.25
PHY-3002 : Step(469): len = 215935, overlap = 154.5
PHY-3002 : Step(470): len = 216909, overlap = 156.25
PHY-3002 : Step(471): len = 217494, overlap = 152.25
PHY-3002 : Step(472): len = 218313, overlap = 150.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00263685
PHY-3002 : Step(473): len = 218726, overlap = 149.5
PHY-3002 : Step(474): len = 219860, overlap = 149
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00334322
PHY-3002 : Step(475): len = 220036, overlap = 148.75
PHY-3002 : Step(476): len = 220963, overlap = 149.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00370818
PHY-3002 : Step(477): len = 221107, overlap = 149
PHY-3002 : Step(478): len = 222588, overlap = 152.5
PHY-3002 : Step(479): len = 222975, overlap = 152.5
PHY-3002 : Step(480): len = 223156, overlap = 153.25
PHY-3002 : Step(481): len = 223628, overlap = 152.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00475041
PHY-3002 : Step(482): len = 223908, overlap = 151.75
PHY-3002 : Step(483): len = 224416, overlap = 152.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00581985
PHY-3002 : Step(484): len = 224649, overlap = 152.5
PHY-3002 : Step(485): len = 225104, overlap = 153.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00615902
PHY-3002 : Step(486): len = 225271, overlap = 153
PHY-3002 : Step(487): len = 226440, overlap = 153
PHY-3002 : Step(488): len = 226742, overlap = 154.75
PHY-3002 : Step(489): len = 226944, overlap = 154.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00742102
PHY-3002 : Step(490): len = 227110, overlap = 155
PHY-3002 : Step(491): len = 227808, overlap = 153.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.363112s wall, 0.156001s user + 0.109201s system = 0.265202s CPU (73.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.414196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.351397s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (91.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.866707s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000377873
PHY-3002 : Step(492): len = 234528, overlap = 117.75
PHY-3002 : Step(493): len = 231092, overlap = 117.5
PHY-3002 : Step(494): len = 224549, overlap = 132.5
PHY-3002 : Step(495): len = 221596, overlap = 137.5
PHY-3002 : Step(496): len = 219053, overlap = 140.75
PHY-3002 : Step(497): len = 217263, overlap = 144.75
PHY-3002 : Step(498): len = 216219, overlap = 145.25
PHY-3002 : Step(499): len = 215314, overlap = 147.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000726675
PHY-3002 : Step(500): len = 218355, overlap = 144.5
PHY-3002 : Step(501): len = 218902, overlap = 144.5
PHY-3002 : Step(502): len = 219800, overlap = 148.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131595
PHY-3002 : Step(503): len = 221336, overlap = 149.25
PHY-3002 : Step(504): len = 222355, overlap = 146
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00183503
PHY-3002 : Step(505): len = 222966, overlap = 144.25
PHY-3002 : Step(506): len = 224238, overlap = 145.5
PHY-3002 : Step(507): len = 224680, overlap = 141.75
PHY-3002 : Step(508): len = 224983, overlap = 140.5
PHY-3002 : Step(509): len = 225274, overlap = 140.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00258358
PHY-3002 : Step(510): len = 226070, overlap = 141
PHY-3002 : Step(511): len = 226493, overlap = 139.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00299566
PHY-3002 : Step(512): len = 226930, overlap = 137.25
PHY-3002 : Step(513): len = 227335, overlap = 139.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00324838
PHY-3002 : Step(514): len = 227613, overlap = 140.5
PHY-3002 : Step(515): len = 228203, overlap = 140
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00339954
PHY-3002 : Step(516): len = 228416, overlap = 139
PHY-3002 : Step(517): len = 228786, overlap = 139.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035934
PHY-3002 : Step(518): len = 228961, overlap = 139.5
PHY-3002 : Step(519): len = 229676, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00388433
PHY-3002 : Step(520): len = 229794, overlap = 140
PHY-3002 : Step(521): len = 230161, overlap = 138.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00424748
PHY-3002 : Step(522): len = 230329, overlap = 139
PHY-3002 : Step(523): len = 230672, overlap = 137.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00462398
PHY-3002 : Step(524): len = 230788, overlap = 139.25
PHY-3002 : Step(525): len = 232002, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056601s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (137.8%)

PHY-3001 : Legalized: Len = 257246, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 750 tiles.
PHY-3001 : 73 instances has been re-located, deltaX = 78, deltaY = 48.
PHY-3001 : Final: Len = 259121, Over = 0
RUN-1003 : finish command "place" in  33.579193s wall, 37.315439s user + 1.903212s system = 39.218651s CPU (116.8%)

RUN-1004 : used memory is 549 MB, reserved memory is 564 MB, peak memory is 713 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3045 to 2331
PHY-1001 : Pin misalignment score is improved from 2331 to 2289
PHY-1001 : Pin misalignment score is improved from 2289 to 2289
PHY-1001 : Pin local connectivity score is improved from 268 to 0
PHY-1001 : Pin misalignment score is improved from 2415 to 2341
PHY-1001 : Pin misalignment score is improved from 2341 to 2335
PHY-1001 : Pin misalignment score is improved from 2335 to 2334
PHY-1001 : Pin misalignment score is improved from 2334 to 2334
PHY-1001 : Pin local connectivity score is improved from 42 to 0
PHY-1001 : End pin swap;  3.857536s wall, 3.322821s user + 0.015600s system = 3.338421s CPU (86.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2294 instances
RUN-1001 : 1094 mslices, 1093 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6136 nets
RUN-1001 : 3145 nets have 2 pins
RUN-1001 : 2249 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324008, over cnt = 1803(22%), over = 3488, worst = 10
PHY-1002 : len = 332040, over cnt = 1516(18%), over = 2435, worst = 5
PHY-1002 : len = 338848, over cnt = 1432(17%), over = 1967, worst = 4
PHY-1002 : len = 362096, over cnt = 1078(13%), over = 1171, worst = 3
PHY-1002 : len = 379128, over cnt = 845(10%), over = 873, worst = 2
PHY-1002 : len = 396328, over cnt = 746(9%), over = 756, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26384, tnet num: 6134, tinst num: 2292, tnode num: 32366, tedge num: 44332.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 14 out of 6136 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.598072s wall, 5.647236s user + 0.000000s system = 5.647236s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.192392s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (113.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 60624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.569250s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.008562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 692416, over cnt = 2324(1%), over = 2408, worst = 3
PHY-1001 : End Routed; 26.014686s wall, 30.591796s user + 0.234002s system = 30.825798s CPU (118.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 621384, over cnt = 1288(0%), over = 1293, worst = 2
PHY-1001 : End DR Iter 1; 25.965303s wall, 25.474963s user + 0.015600s system = 25.490563s CPU (98.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 616536, over cnt = 516(0%), over = 516, worst = 1
PHY-1001 : End DR Iter 2; 7.456698s wall, 7.222846s user + 0.000000s system = 7.222846s CPU (96.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 620000, over cnt = 232(0%), over = 232, worst = 1
PHY-1001 : End DR Iter 3; 2.191413s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (99.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 625480, over cnt = 66(0%), over = 66, worst = 1
PHY-1001 : End DR Iter 4; 2.089468s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (97.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 628560, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 5; 0.703090s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (102.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 630096, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 6; 0.952396s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (98.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 630680, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.622406s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.701593s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (94.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.388419s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (100.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.348302s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (100.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.282982s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.327054s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (101.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.412958s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (101.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.331093s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 630976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.333358s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 631008, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.486876s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (99.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 631000, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.296392s wall, 2.308815s user + 0.000000s system = 2.308815s CPU (100.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 631208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 631208
PHY-1001 : End DC Iter 3; 0.207042s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (82.9%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  90.485908s wall, 93.897002s user + 0.374402s system = 94.271404s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  100.115782s wall, 102.991860s user + 0.390002s system = 103.381863s CPU (103.3%)

RUN-1004 : used memory is 544 MB, reserved memory is 621 MB, peak memory is 713 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4192   out of   4480   93.57%
#reg                 2913   out of   4480   65.02%
#le                  4350
  #lut only          1437   out of   4350   33.03%
  #reg only           158   out of   4350    3.63%
  #lut&reg           2755   out of   4350   63.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.847926s wall, 2.589617s user + 0.171601s system = 2.761218s CPU (97.0%)

RUN-1004 : used memory is 556 MB, reserved memory is 621 MB, peak memory is 713 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26384, tnet num: 6134, tinst num: 2294, tnode num: 32366, tedge num: 44332.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.304667s wall, 4.165227s user + 0.046800s system = 4.212027s CPU (97.8%)

RUN-1004 : used memory is 607 MB, reserved memory is 671 MB, peak memory is 713 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000011010000001001101101110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2296
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6136, pip num: 58600
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 164486 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000011010000001001101101110 -f Quick_Start.btc" in  13.743787s wall, 23.181749s user + 0.031200s system = 23.212949s CPU (168.9%)

RUN-1004 : used memory is 607 MB, reserved memory is 695 MB, peak memory is 713 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.004855s wall, 0.920406s user + 0.031200s system = 0.951606s CPU (94.7%)

RUN-1004 : used memory is 628 MB, reserved memory is 722 MB, peak memory is 713 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.660394s wall, 0.358802s user + 0.062400s system = 0.421203s CPU (6.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 729 MB, peak memory is 713 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.255078s wall, 1.388409s user + 0.187201s system = 1.575610s CPU (19.1%)

RUN-1004 : used memory is 626 MB, reserved memory is 719 MB, peak memory is 713 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000101000000000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000001001011011
KIT-1004 : ChipWatcher: the value of status register = 010000000001110111
KIT-1004 : ChipWatcher: the value of status register = 010000000101011100
KIT-1004 : ChipWatcher: the value of status register = 010000001110000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110001001
KIT-1004 : ChipWatcher: the value of status register = 010000000110011000
KIT-1004 : ChipWatcher: the value of status register = 010000001101001010
KIT-1004 : ChipWatcher: the value of status register = 010000001000010001
KIT-1004 : ChipWatcher: the value of status register = 010000001100110000
KIT-1004 : ChipWatcher: the value of status register = 010000000111100000
KIT-1004 : ChipWatcher: the value of status register = 010000001100001101
KIT-1004 : ChipWatcher: the value of status register = 010000001000101010
KIT-1004 : ChipWatcher: the value of status register = 010000001100010010
KIT-1004 : ChipWatcher: the value of status register = 010000001001111010
KIT-1004 : ChipWatcher: the value of status register = 010000001101111110
KIT-1004 : ChipWatcher: the value of status register = 010000001011001000
KIT-1004 : ChipWatcher: the value of status register = 010000000100001010
KIT-1004 : ChipWatcher: the value of status register = 010000001011011000
KIT-1004 : ChipWatcher: the value of status register = 010000000100011100
KIT-1004 : ChipWatcher: the value of status register = 010000000110100001
KIT-1004 : ChipWatcher: the value of status register = 010000000000111110
KIT-1004 : ChipWatcher: the value of status register = 010000001101100111
KIT-1004 : ChipWatcher: the value of status register = 010000000010000001
KIT-1004 : ChipWatcher: the value of status register = 010000000110001100
KIT-1004 : ChipWatcher: the value of status register = 010000001000000000
KIT-1004 : ChipWatcher: the value of status register = 010000001101100110
KIT-1004 : ChipWatcher: the value of status register = 010000001101110111
KIT-1004 : ChipWatcher: the value of status register = 010000001111100101
KIT-1004 : ChipWatcher: the value of status register = 010000001011110001
KIT-1004 : ChipWatcher: the value of status register = 010000001000000010
KIT-1004 : ChipWatcher: the value of status register = 010000001000001110
KIT-1004 : ChipWatcher: the value of status register = 010000001111110000
KIT-1004 : ChipWatcher: the value of status register = 010000000111100100
KIT-1004 : ChipWatcher: the value of status register = 010000000011000101
KIT-1004 : ChipWatcher: the value of status register = 010000000001011001
KIT-1004 : ChipWatcher: the value of status register = 010000000110011111
KIT-1004 : ChipWatcher: the value of status register = 010000001011000110
KIT-1004 : ChipWatcher: the value of status register = 010000000100010100
KIT-1004 : ChipWatcher: the value of status register = 010000001110011000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000101000000000100000000000000110000000
KIT-1004 : ChipWatcher: the value of status register = 010000001111001000
GUI-1001 : Disable net trigger pwm[0] success
GUI-1001 : Disable bus trigger net pwm_pad success
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000101000000000100000000000000000000000
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.668555s wall, 3.728424s user + 0.093601s system = 3.822024s CPU (104.2%)

RUN-1004 : used memory is 393 MB, reserved memory is 484 MB, peak memory is 713 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1100110010111110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.498139s wall, 2.511616s user + 0.031200s system = 2.542816s CPU (101.8%)

RUN-1004 : used memory is 407 MB, reserved memory is 495 MB, peak memory is 713 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26601, tnet num: 6237, tinst num: 2563, tnode num: 33833, tedge num: 45324.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1673 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2297 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.449628s wall, 2.433616s user + 0.046800s system = 2.480416s CPU (101.3%)

RUN-1004 : used memory is 505 MB, reserved memory is 584 MB, peak memory is 713 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.328725s wall, 5.210433s user + 0.124801s system = 5.335234s CPU (100.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 584 MB, peak memory is 713 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2220 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25790, tnet num: 5992, tinst num: 2220, tnode num: 31489, tedge num: 43343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.164162s wall, 1.388409s user + 0.046800s system = 1.435209s CPU (123.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 954951
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(526): len = 576667, overlap = 198.5
PHY-3002 : Step(527): len = 402039, overlap = 268.25
PHY-3002 : Step(528): len = 314188, overlap = 297
PHY-3002 : Step(529): len = 253943, overlap = 316.75
PHY-3002 : Step(530): len = 208575, overlap = 331.25
PHY-3002 : Step(531): len = 170431, overlap = 349.5
PHY-3002 : Step(532): len = 139744, overlap = 366.75
PHY-3002 : Step(533): len = 119453, overlap = 381.75
PHY-3002 : Step(534): len = 99567.5, overlap = 391.5
PHY-3002 : Step(535): len = 90474.6, overlap = 395
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17594e-06
PHY-3002 : Step(536): len = 87843, overlap = 394.5
PHY-3002 : Step(537): len = 90627.5, overlap = 385.5
PHY-3002 : Step(538): len = 106658, overlap = 361.5
PHY-3002 : Step(539): len = 99398.3, overlap = 357
PHY-3002 : Step(540): len = 98100.7, overlap = 353.5
PHY-3002 : Step(541): len = 98496, overlap = 347.5
PHY-3002 : Step(542): len = 103461, overlap = 347
PHY-3002 : Step(543): len = 101362, overlap = 344.5
PHY-3002 : Step(544): len = 102047, overlap = 338.5
PHY-3002 : Step(545): len = 103248, overlap = 337.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.35187e-06
PHY-3002 : Step(546): len = 104616, overlap = 337.25
PHY-3002 : Step(547): len = 108317, overlap = 332
PHY-3002 : Step(548): len = 108771, overlap = 326
PHY-3002 : Step(549): len = 113232, overlap = 308.25
PHY-3002 : Step(550): len = 119820, overlap = 299
PHY-3002 : Step(551): len = 117422, overlap = 299
PHY-3002 : Step(552): len = 117082, overlap = 298.75
PHY-3002 : Step(553): len = 117676, overlap = 298.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.70374e-06
PHY-3002 : Step(554): len = 121058, overlap = 293.5
PHY-3002 : Step(555): len = 127722, overlap = 282.25
PHY-3002 : Step(556): len = 127905, overlap = 269.5
PHY-3002 : Step(557): len = 128243, overlap = 259.25
PHY-3002 : Step(558): len = 130822, overlap = 250
PHY-3002 : Step(559): len = 132801, overlap = 237.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.40749e-06
PHY-3002 : Step(560): len = 133586, overlap = 232.75
PHY-3002 : Step(561): len = 137197, overlap = 229
PHY-3002 : Step(562): len = 138413, overlap = 224.75
PHY-3002 : Step(563): len = 140461, overlap = 216.25
PHY-3002 : Step(564): len = 144592, overlap = 203
PHY-3002 : Step(565): len = 145851, overlap = 199
PHY-3002 : Step(566): len = 146433, overlap = 205.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.8815e-05
PHY-3002 : Step(567): len = 147009, overlap = 203.25
PHY-3002 : Step(568): len = 147827, overlap = 204
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005290s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (589.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.228246s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (108.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701821s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87989e-06
PHY-3002 : Step(569): len = 152525, overlap = 187.5
PHY-3002 : Step(570): len = 154070, overlap = 188.25
PHY-3002 : Step(571): len = 152570, overlap = 189
PHY-3002 : Step(572): len = 150753, overlap = 193.75
PHY-3002 : Step(573): len = 148836, overlap = 200.25
PHY-3002 : Step(574): len = 145904, overlap = 208.75
PHY-3002 : Step(575): len = 141162, overlap = 216
PHY-3002 : Step(576): len = 136586, overlap = 224.25
PHY-3002 : Step(577): len = 134230, overlap = 228.75
PHY-3002 : Step(578): len = 132544, overlap = 231.25
PHY-3002 : Step(579): len = 131438, overlap = 230.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.75977e-06
PHY-3002 : Step(580): len = 132382, overlap = 230.25
PHY-3002 : Step(581): len = 136582, overlap = 223.25
PHY-3002 : Step(582): len = 137730, overlap = 219
PHY-3002 : Step(583): len = 139031, overlap = 215
PHY-3002 : Step(584): len = 141479, overlap = 206.25
PHY-3002 : Step(585): len = 143749, overlap = 199.25
PHY-3002 : Step(586): len = 144941, overlap = 191
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.55195e-05
PHY-3002 : Step(587): len = 146983, overlap = 184.25
PHY-3002 : Step(588): len = 151304, overlap = 171.75
PHY-3002 : Step(589): len = 152905, overlap = 170.25
PHY-3002 : Step(590): len = 154482, overlap = 165
PHY-3002 : Step(591): len = 157452, overlap = 160.75
PHY-3002 : Step(592): len = 159251, overlap = 157.5
PHY-3002 : Step(593): len = 160525, overlap = 161
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.10391e-05
PHY-3002 : Step(594): len = 165421, overlap = 161.5
PHY-3002 : Step(595): len = 172235, overlap = 157.75
PHY-3002 : Step(596): len = 171542, overlap = 155.5
PHY-3002 : Step(597): len = 171117, overlap = 150.75
PHY-3002 : Step(598): len = 171301, overlap = 147
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.160962s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707736s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87329e-05
PHY-3002 : Step(599): len = 176866, overlap = 247.25
PHY-3002 : Step(600): len = 181028, overlap = 220
PHY-3002 : Step(601): len = 181969, overlap = 209.5
PHY-3002 : Step(602): len = 180276, overlap = 207.25
PHY-3002 : Step(603): len = 175249, overlap = 213.25
PHY-3002 : Step(604): len = 168955, overlap = 227
PHY-3002 : Step(605): len = 163218, overlap = 237.25
PHY-3002 : Step(606): len = 158923, overlap = 246.75
PHY-3002 : Step(607): len = 156864, overlap = 248.25
PHY-3002 : Step(608): len = 155878, overlap = 248.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.74658e-05
PHY-3002 : Step(609): len = 161613, overlap = 238
PHY-3002 : Step(610): len = 168814, overlap = 223.5
PHY-3002 : Step(611): len = 171402, overlap = 217
PHY-3002 : Step(612): len = 170256, overlap = 218.5
PHY-3002 : Step(613): len = 169629, overlap = 221
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153952
PHY-3002 : Step(614): len = 178025, overlap = 203.75
PHY-3002 : Step(615): len = 184355, overlap = 190.25
PHY-3002 : Step(616): len = 187803, overlap = 188.25
PHY-3002 : Step(617): len = 188509, overlap = 184
PHY-3002 : Step(618): len = 188522, overlap = 181.25
PHY-3002 : Step(619): len = 189016, overlap = 184.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290802
PHY-3002 : Step(620): len = 194677, overlap = 177.5
PHY-3002 : Step(621): len = 198259, overlap = 174
PHY-3002 : Step(622): len = 202030, overlap = 166.5
PHY-3002 : Step(623): len = 203238, overlap = 162.75
PHY-3002 : Step(624): len = 202868, overlap = 167.25
PHY-3002 : Step(625): len = 203387, overlap = 164
PHY-3002 : Step(626): len = 204457, overlap = 163
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000581604
PHY-3002 : Step(627): len = 208081, overlap = 161
PHY-3002 : Step(628): len = 209584, overlap = 158.5
PHY-3002 : Step(629): len = 211781, overlap = 153.5
PHY-3002 : Step(630): len = 212524, overlap = 150
PHY-3002 : Step(631): len = 212752, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00111379
PHY-3002 : Step(632): len = 214595, overlap = 149.5
PHY-3002 : Step(633): len = 215778, overlap = 151.25
PHY-3002 : Step(634): len = 216886, overlap = 148.75
PHY-3002 : Step(635): len = 217918, overlap = 147
PHY-3002 : Step(636): len = 218260, overlap = 147.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00170626
PHY-3002 : Step(637): len = 219094, overlap = 147.75
PHY-3002 : Step(638): len = 220356, overlap = 148.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00235759
PHY-3002 : Step(639): len = 220709, overlap = 144.25
PHY-3002 : Step(640): len = 221757, overlap = 144.5
PHY-3002 : Step(641): len = 222899, overlap = 147.5
PHY-3002 : Step(642): len = 223108, overlap = 145.25
PHY-3002 : Step(643): len = 223533, overlap = 146.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00342427
PHY-3002 : Step(644): len = 223805, overlap = 145.5
PHY-3002 : Step(645): len = 225098, overlap = 149.25
PHY-3002 : Step(646): len = 225465, overlap = 145.5
PHY-3002 : Step(647): len = 225612, overlap = 145
PHY-3002 : Step(648): len = 225764, overlap = 143.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0044288
PHY-3002 : Step(649): len = 225986, overlap = 143.75
PHY-3002 : Step(650): len = 227152, overlap = 142.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00453401
PHY-3002 : Step(651): len = 227100, overlap = 142.25
PHY-3002 : Step(652): len = 227165, overlap = 143
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00501123
PHY-3002 : Step(653): len = 227335, overlap = 142.5
PHY-3002 : Step(654): len = 227876, overlap = 141.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00603044
PHY-3002 : Step(655): len = 227942, overlap = 141
PHY-3002 : Step(656): len = 228311, overlap = 140.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.262949s wall, 0.218401s user + 0.140401s system = 0.358802s CPU (136.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.104720s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (103.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.753356s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000319777
PHY-3002 : Step(657): len = 226778, overlap = 111.25
PHY-3002 : Step(658): len = 223940, overlap = 109
PHY-3002 : Step(659): len = 218826, overlap = 125
PHY-3002 : Step(660): len = 217068, overlap = 136.5
PHY-3002 : Step(661): len = 215127, overlap = 140.25
PHY-3002 : Step(662): len = 214112, overlap = 140.25
PHY-3002 : Step(663): len = 213195, overlap = 137.5
PHY-3002 : Step(664): len = 212637, overlap = 140.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000639421
PHY-3002 : Step(665): len = 216241, overlap = 137
PHY-3002 : Step(666): len = 216329, overlap = 138
PHY-3002 : Step(667): len = 217582, overlap = 137.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00116931
PHY-3002 : Step(668): len = 219434, overlap = 136
PHY-3002 : Step(669): len = 219805, overlap = 135
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00146177
PHY-3002 : Step(670): len = 220805, overlap = 133
PHY-3002 : Step(671): len = 221586, overlap = 132
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00180209
PHY-3002 : Step(672): len = 222096, overlap = 131.75
PHY-3002 : Step(673): len = 223464, overlap = 130.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205509
PHY-3002 : Step(674): len = 223644, overlap = 131.25
PHY-3002 : Step(675): len = 224994, overlap = 127
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00230137
PHY-3002 : Step(676): len = 225095, overlap = 128.5
PHY-3002 : Step(677): len = 226119, overlap = 130.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00295445
PHY-3002 : Step(678): len = 226295, overlap = 130.5
PHY-3002 : Step(679): len = 226739, overlap = 128.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00335335
PHY-3002 : Step(680): len = 226923, overlap = 128.5
PHY-3002 : Step(681): len = 227413, overlap = 127.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00369655
PHY-3002 : Step(682): len = 227552, overlap = 127.75
PHY-3002 : Step(683): len = 228013, overlap = 127.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00383285
PHY-3002 : Step(684): len = 228072, overlap = 128
PHY-3002 : Step(685): len = 228682, overlap = 128.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00394823
PHY-3002 : Step(686): len = 228715, overlap = 129.5
PHY-3002 : Step(687): len = 229307, overlap = 126.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00412288
PHY-3002 : Step(688): len = 229293, overlap = 127.5
PHY-3002 : Step(689): len = 229709, overlap = 126.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00428964
PHY-3002 : Step(690): len = 229748, overlap = 126
PHY-3002 : Step(691): len = 230098, overlap = 125.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00459156
PHY-3002 : Step(692): len = 230140, overlap = 126.75
PHY-3002 : Step(693): len = 230458, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00464858
PHY-3002 : Step(694): len = 230484, overlap = 126.75
PHY-3002 : Step(695): len = 230768, overlap = 124.75
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00465751
PHY-3002 : Step(696): len = 230768, overlap = 125.5
PHY-3002 : Step(697): len = 231488, overlap = 126
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032025s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (97.4%)

PHY-3001 : Legalized: Len = 241853, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 750 tiles.
PHY-3001 : 21 instances has been re-located, deltaX = 17, deltaY = 10.
PHY-3001 : Final: Len = 242039, Over = 0
RUN-1003 : finish command "place" in  23.260288s wall, 34.211019s user + 1.950012s system = 36.161032s CPU (155.5%)

RUN-1004 : used memory is 512 MB, reserved memory is 588 MB, peak memory is 713 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3003 to 2286
PHY-1001 : Pin misalignment score is improved from 2286 to 2242
PHY-1001 : Pin misalignment score is improved from 2242 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2241
PHY-1001 : Pin local connectivity score is improved from 262 to 0
PHY-1001 : Pin misalignment score is improved from 2356 to 2293
PHY-1001 : Pin misalignment score is improved from 2293 to 2288
PHY-1001 : Pin misalignment score is improved from 2288 to 2287
PHY-1001 : Pin misalignment score is improved from 2287 to 2287
PHY-1001 : Pin local connectivity score is improved from 47 to 0
PHY-1001 : End pin swap;  3.313046s wall, 3.276021s user + 0.015600s system = 3.291621s CPU (99.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 305504, over cnt = 1725(21%), over = 3344, worst = 9
PHY-1002 : len = 313896, over cnt = 1454(18%), over = 2294, worst = 5
PHY-1002 : len = 320040, over cnt = 1354(16%), over = 1879, worst = 4
PHY-1002 : len = 343288, over cnt = 966(12%), over = 1039, worst = 3
PHY-1002 : len = 359144, over cnt = 736(9%), over = 754, worst = 2
PHY-1002 : len = 372112, over cnt = 625(7%), over = 631, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25790, tnet num: 5992, tinst num: 2220, tnode num: 31489, tedge num: 43343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 17 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.338823s wall, 5.397635s user + 0.000000s system = 5.397635s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.183930s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39656, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.137632s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (113.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 39624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007589s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (411.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 658488, over cnt = 2058(1%), over = 2130, worst = 3
PHY-1001 : End Routed; 22.041647s wall, 26.754172s user + 0.202801s system = 26.956973s CPU (122.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 601712, over cnt = 1098(0%), over = 1102, worst = 2
PHY-1001 : End DR Iter 1; 15.604238s wall, 15.600100s user + 0.000000s system = 15.600100s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589848, over cnt = 448(0%), over = 450, worst = 2
PHY-1001 : End DR Iter 2; 8.605093s wall, 8.611255s user + 0.000000s system = 8.611255s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 592616, over cnt = 148(0%), over = 148, worst = 1
PHY-1001 : End DR Iter 3; 1.489044s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (101.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 596384, over cnt = 43(0%), over = 43, worst = 1
PHY-1001 : End DR Iter 4; 0.786747s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (99.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 598440, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 5; 0.434425s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (100.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 599320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.506319s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 599416, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.525873s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (100.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 599416, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.796554s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 599416, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.849350s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (102.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 599416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 9; 0.644226s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (96.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 599416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 10; 0.593851s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (99.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 599416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 11; 0.614694s wall, 0.624004s user + 0.031200s system = 0.655204s CPU (106.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 599416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 12; 0.586210s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (98.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 599416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 13; 0.572581s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 599424, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.924936s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 599424, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.414764s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (97.0%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 599160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 599160
PHY-1001 : End DC Iter 3; 0.092634s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (117.9%)

PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  64.750181s wall, 69.108443s user + 0.358802s system = 69.467245s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  73.541241s wall, 77.922500s user + 0.374402s system = 78.296902s CPU (106.5%)

RUN-1004 : used memory is 578 MB, reserved memory is 630 MB, peak memory is 713 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4150   out of   4480   92.63%
#reg                 2800   out of   4480   62.50%
#le                  4210
  #lut only          1410   out of   4210   33.49%
  #reg only            60   out of   4210    1.43%
  #lut&reg           2740   out of   4210   65.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.516896s wall, 2.386815s user + 0.124801s system = 2.511616s CPU (99.8%)

RUN-1004 : used memory is 578 MB, reserved memory is 630 MB, peak memory is 713 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25790, tnet num: 5992, tinst num: 2223, tnode num: 31489, tedge num: 43343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.764895s wall, 3.728424s user + 0.031200s system = 3.759624s CPU (99.9%)

RUN-1004 : used memory is 632 MB, reserved memory is 685 MB, peak memory is 713 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000011010001100110010111110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2225
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 56800
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 160484 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000011010001100110010111110 -f Quick_Start.btc" in  12.713949s wall, 22.932147s user + 0.031200s system = 22.963347s CPU (180.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 708 MB, peak memory is 713 MB
GUI-8501 ERROR: Bit file code (0001001101101110) does not match with the chipwatcher's (1100110010111110).
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.686098s wall, 0.374402s user + 0.140401s system = 0.514803s CPU (7.7%)

RUN-1004 : used memory is 700 MB, reserved memory is 750 MB, peak memory is 713 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.210787s wall, 1.404009s user + 0.234002s system = 1.638011s CPU (19.9%)

RUN-1004 : used memory is 690 MB, reserved memory is 740 MB, peak memory is 713 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001011111101
KIT-1004 : ChipWatcher: the value of status register = 010000000001111100
KIT-1004 : ChipWatcher: the value of status register = 010000001100000111
KIT-1004 : ChipWatcher: the value of status register = 010000000011101100
KIT-1004 : ChipWatcher: the value of status register = 010000000110011101
KIT-1004 : ChipWatcher: the value of status register = 010000000010110011
KIT-1004 : ChipWatcher: the value of status register = 010000000110111110
KIT-1004 : ChipWatcher: the value of status register = 010000001100010110
KIT-1004 : ChipWatcher: the value of status register = 010000001101111110
KIT-1004 : ChipWatcher: the value of status register = 010000001110110000
KIT-1004 : ChipWatcher: the value of status register = 010000000001100001
KIT-1004 : ChipWatcher: the value of status register = 010000000110101110
KIT-1004 : ChipWatcher: the value of status register = 010000001010111010
KIT-1004 : ChipWatcher: the value of status register = 010000001010011100
KIT-1004 : ChipWatcher: the value of status register = 010000000101111000
KIT-1004 : ChipWatcher: the value of status register = 010000000001011000
KIT-1004 : ChipWatcher: the value of status register = 010000000000101011
KIT-1004 : ChipWatcher: the value of status register = 010000000110010001
KIT-1004 : ChipWatcher: the value of status register = 010000000110100010
KIT-1004 : ChipWatcher: the value of status register = 010000000000110101
KIT-1004 : ChipWatcher: the value of status register = 010000000100011101
KIT-1004 : ChipWatcher: the value of status register = 010000000001000011
KIT-1004 : ChipWatcher: the value of status register = 010000000001111101
KIT-1004 : ChipWatcher: the value of status register = 010000001011111101
KIT-1004 : ChipWatcher: the value of status register = 010000000011111100
KIT-1004 : ChipWatcher: the value of status register = 010000001001011111
KIT-1004 : ChipWatcher: the value of status register = 010000001010110100
KIT-1004 : ChipWatcher: the value of status register = 010000000110001000
KIT-1004 : ChipWatcher: the value of status register = 010000000001111101
KIT-1004 : ChipWatcher: the value of status register = 010000001100101110
KIT-1004 : ChipWatcher: the value of status register = 010000000101010110
KIT-1004 : ChipWatcher: the value of status register = 010000001111011000
KIT-1004 : ChipWatcher: the value of status register = 010000000100111100
KIT-1004 : ChipWatcher: the value of status register = 010000000100011100
KIT-1004 : ChipWatcher: the value of status register = 010000001111010001
KIT-1004 : ChipWatcher: the value of status register = 010000000001011000
GUI-1001 : Delete pwm[0] successfully
KIT-1004 : ChipWatcher: the value of status register = 010000000010110011
KIT-1004 : ChipWatcher: the value of status register = 010000000110001101
KIT-1004 : ChipWatcher: the value of status register = 010000000100111000
GUI-1001 : Delete pwm_pad successfully
KIT-1004 : ChipWatcher: the value of status register = 010000000100100010
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010011111
GUI-1001 : Disable bus trigger net pwm_pad success
KIT-8433 ERROR: WatcherInst: the new group name PWM0/FreCnt already existed.
GUI-1001 : Disable bus trigger net PWM1/FreCnt success
GUI-1001 : Disable bus trigger net PWM2/FreCnt success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.576768s wall, 3.400822s user + 0.109201s system = 3.510022s CPU (98.1%)

RUN-1004 : used memory is 526 MB, reserved memory is 572 MB, peak memory is 714 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 1 trigger nets, 98 data nets.
KIT-1004 : Chipwatcher code = 1101110111011011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: Fail to estimate the number of physical BRAMs.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : Delete pwm_pad successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.052332s wall, 2.995219s user + 0.062400s system = 3.057620s CPU (100.2%)

RUN-1004 : used memory is 527 MB, reserved memory is 574 MB, peak memory is 714 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 0111111110101001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.632654s wall, 2.792418s user + 0.031200s system = 2.823618s CPU (107.3%)

RUN-1004 : used memory is 529 MB, reserved memory is 576 MB, peak memory is 714 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6051/0 useful/useless nets, 2385/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2374/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2571/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26684, tnet num: 6237, tinst num: 2566, tnode num: 33922, tedge num: 45481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2466/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2300 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.468187s wall, 2.574016s user + 0.062400s system = 2.636417s CPU (106.8%)

RUN-1004 : used memory is 584 MB, reserved memory is 633 MB, peak memory is 714 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.408229s wall, 5.584836s user + 0.187201s system = 5.772037s CPU (106.7%)

RUN-1004 : used memory is 584 MB, reserved memory is 633 MB, peak memory is 714 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (43 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2225 instances
RUN-1001 : 1057 mslices, 1058 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2223 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25874, tnet num: 5992, tinst num: 2223, tnode num: 31580, tedge num: 43502.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.236409s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 960658
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(698): len = 593368, overlap = 208
PHY-3002 : Step(699): len = 418227, overlap = 275.5
PHY-3002 : Step(700): len = 332711, overlap = 302
PHY-3002 : Step(701): len = 269291, overlap = 327
PHY-3002 : Step(702): len = 220629, overlap = 338.5
PHY-3002 : Step(703): len = 182652, overlap = 355.25
PHY-3002 : Step(704): len = 150270, overlap = 367.75
PHY-3002 : Step(705): len = 126563, overlap = 392.25
PHY-3002 : Step(706): len = 109220, overlap = 403
PHY-3002 : Step(707): len = 91929.8, overlap = 409.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.96139e-07
PHY-3002 : Step(708): len = 89716.7, overlap = 409.25
PHY-3002 : Step(709): len = 89614.3, overlap = 406.25
PHY-3002 : Step(710): len = 91506.3, overlap = 391.75
PHY-3002 : Step(711): len = 94503.5, overlap = 383.25
PHY-3002 : Step(712): len = 99746.5, overlap = 368.5
PHY-3002 : Step(713): len = 101355, overlap = 360.25
PHY-3002 : Step(714): len = 106073, overlap = 358.5
PHY-3002 : Step(715): len = 104890, overlap = 358
PHY-3002 : Step(716): len = 105135, overlap = 357.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79228e-06
PHY-3002 : Step(717): len = 104223, overlap = 357.25
PHY-3002 : Step(718): len = 105619, overlap = 356
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.76546e-06
PHY-3002 : Step(719): len = 106300, overlap = 354
PHY-3002 : Step(720): len = 111597, overlap = 349
PHY-3002 : Step(721): len = 120160, overlap = 302.25
PHY-3002 : Step(722): len = 119591, overlap = 298.75
PHY-3002 : Step(723): len = 119539, overlap = 299.75
PHY-3002 : Step(724): len = 119387, overlap = 300.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.9785e-06
PHY-3002 : Step(725): len = 120440, overlap = 301.5
PHY-3002 : Step(726): len = 122329, overlap = 298.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.41808e-06
PHY-3002 : Step(727): len = 121728, overlap = 297.25
PHY-3002 : Step(728): len = 123185, overlap = 293.25
PHY-3002 : Step(729): len = 133847, overlap = 275.75
PHY-3002 : Step(730): len = 135203, overlap = 268.5
PHY-3002 : Step(731): len = 136141, overlap = 266.5
PHY-3002 : Step(732): len = 137369, overlap = 259
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.26029e-05
PHY-3002 : Step(733): len = 138803, overlap = 253.25
PHY-3002 : Step(734): len = 141169, overlap = 245
PHY-3002 : Step(735): len = 144466, overlap = 232.75
PHY-3002 : Step(736): len = 144104, overlap = 227.25
PHY-3002 : Step(737): len = 144970, overlap = 220.75
PHY-3002 : Step(738): len = 145933, overlap = 212.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.89193e-05
PHY-3002 : Step(739): len = 146993, overlap = 215
PHY-3002 : Step(740): len = 148787, overlap = 212
PHY-3002 : Step(741): len = 150455, overlap = 211
PHY-3002 : Step(742): len = 152261, overlap = 201.75
PHY-3002 : Step(743): len = 157321, overlap = 203.5
PHY-3002 : Step(744): len = 158313, overlap = 204.5
PHY-3002 : Step(745): len = 158253, overlap = 202
PHY-3002 : Step(746): len = 158400, overlap = 200.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.59518e-05
PHY-3002 : Step(747): len = 159370, overlap = 201.5
PHY-3002 : Step(748): len = 161422, overlap = 199.5
PHY-3002 : Step(749): len = 164714, overlap = 181
PHY-3002 : Step(750): len = 167832, overlap = 182.25
PHY-3002 : Step(751): len = 168153, overlap = 177.25
PHY-3002 : Step(752): len = 168313, overlap = 177.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.46009e-05
PHY-3002 : Step(753): len = 168963, overlap = 176.25
PHY-3002 : Step(754): len = 169735, overlap = 175
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.217758s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.794318s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.91298e-06
PHY-3002 : Step(755): len = 176637, overlap = 155.25
PHY-3002 : Step(756): len = 175763, overlap = 159.5
PHY-3002 : Step(757): len = 174299, overlap = 167.75
PHY-3002 : Step(758): len = 170712, overlap = 169.75
PHY-3002 : Step(759): len = 165939, overlap = 173.25
PHY-3002 : Step(760): len = 161185, overlap = 178.5
PHY-3002 : Step(761): len = 157175, overlap = 185.5
PHY-3002 : Step(762): len = 154498, overlap = 187.5
PHY-3002 : Step(763): len = 152075, overlap = 196.75
PHY-3002 : Step(764): len = 150372, overlap = 195.75
PHY-3002 : Step(765): len = 149255, overlap = 191.5
PHY-3002 : Step(766): len = 148296, overlap = 191.75
PHY-3002 : Step(767): len = 147741, overlap = 190.5
PHY-3002 : Step(768): len = 148281, overlap = 184.75
PHY-3002 : Step(769): len = 148348, overlap = 180.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5826e-05
PHY-3002 : Step(770): len = 150807, overlap = 177.25
PHY-3002 : Step(771): len = 155258, overlap = 163.25
PHY-3002 : Step(772): len = 155424, overlap = 160.5
PHY-3002 : Step(773): len = 155555, overlap = 157.5
PHY-3002 : Step(774): len = 156794, overlap = 149.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.16519e-05
PHY-3002 : Step(775): len = 160102, overlap = 147.25
PHY-3002 : Step(776): len = 168983, overlap = 140.5
PHY-3002 : Step(777): len = 168615, overlap = 141.75
PHY-3002 : Step(778): len = 168440, overlap = 140.75
PHY-3002 : Step(779): len = 168767, overlap = 142.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.012242s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.789062s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73161e-05
PHY-3002 : Step(780): len = 175835, overlap = 241
PHY-3002 : Step(781): len = 181051, overlap = 223.5
PHY-3002 : Step(782): len = 182180, overlap = 216.25
PHY-3002 : Step(783): len = 179260, overlap = 213.25
PHY-3002 : Step(784): len = 173935, overlap = 225
PHY-3002 : Step(785): len = 167771, overlap = 245
PHY-3002 : Step(786): len = 162318, overlap = 251
PHY-3002 : Step(787): len = 159725, overlap = 253.25
PHY-3002 : Step(788): len = 157729, overlap = 249.75
PHY-3002 : Step(789): len = 156383, overlap = 246.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46322e-05
PHY-3002 : Step(790): len = 162935, overlap = 235.5
PHY-3002 : Step(791): len = 169669, overlap = 221
PHY-3002 : Step(792): len = 171264, overlap = 210.75
PHY-3002 : Step(793): len = 170960, overlap = 212.5
PHY-3002 : Step(794): len = 171174, overlap = 216.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149264
PHY-3002 : Step(795): len = 179730, overlap = 204
PHY-3002 : Step(796): len = 187901, overlap = 188.25
PHY-3002 : Step(797): len = 187451, overlap = 181
PHY-3002 : Step(798): len = 187543, overlap = 180.5
PHY-3002 : Step(799): len = 188278, overlap = 180.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000298529
PHY-3002 : Step(800): len = 195346, overlap = 173.25
PHY-3002 : Step(801): len = 198219, overlap = 166.75
PHY-3002 : Step(802): len = 201196, overlap = 167.25
PHY-3002 : Step(803): len = 202957, overlap = 161
PHY-3002 : Step(804): len = 202676, overlap = 159.5
PHY-3002 : Step(805): len = 203051, overlap = 162.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000562409
PHY-3002 : Step(806): len = 206866, overlap = 162.25
PHY-3002 : Step(807): len = 208461, overlap = 158.5
PHY-3002 : Step(808): len = 211183, overlap = 154
PHY-3002 : Step(809): len = 212486, overlap = 155.25
PHY-3002 : Step(810): len = 212132, overlap = 153
PHY-3002 : Step(811): len = 212413, overlap = 156.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00100223
PHY-3002 : Step(812): len = 214557, overlap = 153
PHY-3002 : Step(813): len = 215823, overlap = 152
PHY-3002 : Step(814): len = 217133, overlap = 149
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00171002
PHY-3002 : Step(815): len = 218086, overlap = 147.75
PHY-3002 : Step(816): len = 218901, overlap = 149.25
PHY-3002 : Step(817): len = 219527, overlap = 148
PHY-3002 : Step(818): len = 220262, overlap = 149
PHY-3002 : Step(819): len = 220797, overlap = 146.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0025483
PHY-3002 : Step(820): len = 221389, overlap = 146.5
PHY-3002 : Step(821): len = 222408, overlap = 146.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00318308
PHY-3002 : Step(822): len = 222676, overlap = 146.75
PHY-3002 : Step(823): len = 223375, overlap = 146
PHY-3002 : Step(824): len = 224123, overlap = 148
PHY-3002 : Step(825): len = 224366, overlap = 147
PHY-3002 : Step(826): len = 224781, overlap = 147.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00422898
PHY-3002 : Step(827): len = 224911, overlap = 147
PHY-3002 : Step(828): len = 226445, overlap = 144
PHY-3002 : Step(829): len = 226690, overlap = 144.25
PHY-3002 : Step(830): len = 226736, overlap = 144.25
PHY-3002 : Step(831): len = 226726, overlap = 144.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00549898
PHY-3002 : Step(832): len = 227026, overlap = 144.5
PHY-3002 : Step(833): len = 227394, overlap = 146.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0069422
PHY-3002 : Step(834): len = 227561, overlap = 147
PHY-3002 : Step(835): len = 227964, overlap = 145.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00712192
PHY-3002 : Step(836): len = 228080, overlap = 145
PHY-3002 : Step(837): len = 228405, overlap = 146.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00720638
PHY-3002 : Step(838): len = 228512, overlap = 146.75
PHY-3002 : Step(839): len = 228817, overlap = 148.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0073708
PHY-3002 : Step(840): len = 228878, overlap = 149
PHY-3002 : Step(841): len = 229091, overlap = 149.75
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00799604
PHY-3002 : Step(842): len = 229201, overlap = 149.5
PHY-3002 : Step(843): len = 229410, overlap = 149.25
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0083753
PHY-3002 : Step(844): len = 229502, overlap = 150
PHY-3002 : Step(845): len = 229806, overlap = 149.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00844565
PHY-3002 : Step(846): len = 229870, overlap = 147.75
PHY-3002 : Step(847): len = 230002, overlap = 149.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00953273
PHY-3002 : Step(848): len = 230085, overlap = 149.5
PHY-3002 : Step(849): len = 230436, overlap = 151.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.492036s wall, 0.374402s user + 0.187201s system = 0.561604s CPU (114.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.137217s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (97.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.851384s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000310429
PHY-3002 : Step(850): len = 225832, overlap = 99.5
PHY-3002 : Step(851): len = 222713, overlap = 110
PHY-3002 : Step(852): len = 217787, overlap = 133.25
PHY-3002 : Step(853): len = 216073, overlap = 141.75
PHY-3002 : Step(854): len = 214402, overlap = 143.75
PHY-3002 : Step(855): len = 212979, overlap = 143.5
PHY-3002 : Step(856): len = 212474, overlap = 146.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000620857
PHY-3002 : Step(857): len = 215961, overlap = 142
PHY-3002 : Step(858): len = 216274, overlap = 136.75
PHY-3002 : Step(859): len = 217887, overlap = 136.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00113517
PHY-3002 : Step(860): len = 219753, overlap = 135.5
PHY-3002 : Step(861): len = 220054, overlap = 134
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154726
PHY-3002 : Step(862): len = 221172, overlap = 131
PHY-3002 : Step(863): len = 221795, overlap = 130
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00191839
PHY-3002 : Step(864): len = 222379, overlap = 129.25
PHY-3002 : Step(865): len = 223246, overlap = 130.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00212738
PHY-3002 : Step(866): len = 223531, overlap = 128.5
PHY-3002 : Step(867): len = 224460, overlap = 129.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229698
PHY-3002 : Step(868): len = 224635, overlap = 128
PHY-3002 : Step(869): len = 226090, overlap = 127.75
PHY-3002 : Step(870): len = 226239, overlap = 126.25
PHY-3002 : Step(871): len = 226325, overlap = 124.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00300068
PHY-3002 : Step(872): len = 226751, overlap = 125.5
PHY-3002 : Step(873): len = 227272, overlap = 123.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090956s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.9%)

PHY-3001 : Legalized: Len = 238345, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 18 instances has been re-located, deltaX = 18, deltaY = 12.
PHY-3001 : Final: Len = 238499, Over = 0
RUN-1003 : finish command "place" in  28.659766s wall, 37.284239s user + 1.934412s system = 39.218651s CPU (136.8%)

RUN-1004 : used memory is 596 MB, reserved memory is 642 MB, peak memory is 714 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3040 to 2294
PHY-1001 : Pin misalignment score is improved from 2294 to 2264
PHY-1001 : Pin misalignment score is improved from 2264 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2259
PHY-1001 : Pin local connectivity score is improved from 265 to 0
PHY-1001 : Pin misalignment score is improved from 2370 to 2296
PHY-1001 : Pin misalignment score is improved from 2296 to 2289
PHY-1001 : Pin misalignment score is improved from 2289 to 2289
PHY-1001 : Pin local connectivity score is improved from 53 to 0
PHY-1001 : End pin swap;  4.273775s wall, 3.884425s user + 0.000000s system = 3.884425s CPU (90.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1057 mslices, 1058 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 300152, over cnt = 1727(21%), over = 3350, worst = 10
PHY-1002 : len = 307960, over cnt = 1464(18%), over = 2348, worst = 5
PHY-1002 : len = 315376, over cnt = 1378(17%), over = 1902, worst = 4
PHY-1002 : len = 338176, over cnt = 996(12%), over = 1078, worst = 3
PHY-1002 : len = 353704, over cnt = 788(9%), over = 807, worst = 2
PHY-1002 : len = 370416, over cnt = 674(8%), over = 680, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25874, tnet num: 5992, tinst num: 2223, tnode num: 31580, tedge num: 43502.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 43 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.620811s wall, 5.460035s user + 0.031200s system = 5.491235s CPU (97.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.209777s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.088454s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (88.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 40264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005776s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (540.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 659528, over cnt = 2035(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 23.663131s wall, 28.048980s user + 0.093601s system = 28.142580s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607424, over cnt = 1206(0%), over = 1210, worst = 2
PHY-1001 : End DR Iter 1; 16.407467s wall, 16.348905s user + 0.015600s system = 16.364505s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 592696, over cnt = 487(0%), over = 487, worst = 1
PHY-1001 : End DR Iter 2; 13.524435s wall, 13.104084s user + 0.046800s system = 13.150884s CPU (97.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 593304, over cnt = 172(0%), over = 173, worst = 2
PHY-1001 : End DR Iter 3; 3.552038s wall, 3.556823s user + 0.124801s system = 3.681624s CPU (103.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 597248, over cnt = 71(0%), over = 71, worst = 1
PHY-1001 : End DR Iter 4; 1.290477s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (104.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 599784, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End DR Iter 5; 0.846497s wall, 0.904806s user + 0.046800s system = 0.951606s CPU (112.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 602304, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 6; 1.492352s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (98.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 603112, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 7; 1.181884s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.359266s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.384142s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (99.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.382498s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (101.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.345060s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (102.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.396321s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (101.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.393212s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (99.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.399535s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (98.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 603160, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.387814s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (100.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 603480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.933951s wall, 0.936006s user + 0.015600s system = 0.951606s CPU (101.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 603488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.358037s wall, 1.419609s user + 0.015600s system = 1.435209s CPU (105.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 603480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.909852s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.9%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 603480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.159216s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.9%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 603768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.894240s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (99.4%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 603768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.598152s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (100.5%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 603944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 603944
PHY-1001 : End DC Iter 7; 0.449478s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (97.2%)

PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  87.814726s wall, 91.806589s user + 0.483603s system = 92.290192s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  97.856067s wall, 101.322649s user + 0.530403s system = 101.853053s CPU (104.1%)

RUN-1004 : used memory is 684 MB, reserved memory is 723 MB, peak memory is 718 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4150   out of   4480   92.63%
#reg                 2800   out of   4480   62.50%
#le                  4209
  #lut only          1409   out of   4209   33.48%
  #reg only            59   out of   4209    1.40%
  #lut&reg           2741   out of   4209   65.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.556831s wall, 2.511616s user + 0.093601s system = 2.605217s CPU (101.9%)

RUN-1004 : used memory is 681 MB, reserved memory is 721 MB, peak memory is 718 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25874, tnet num: 5992, tinst num: 2228, tnode num: 31580, tedge num: 43502.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.780640s wall, 3.744024s user + 0.031200s system = 3.775224s CPU (99.9%)

RUN-1004 : used memory is 737 MB, reserved memory is 777 MB, peak memory is 737 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111000000111111110101001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2230
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57093
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 161170 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111000000111111110101001 -f Quick_Start.btc" in  15.148671s wall, 23.244149s user + 0.109201s system = 23.353350s CPU (154.2%)

RUN-1004 : used memory is 759 MB, reserved memory is 798 MB, peak memory is 768 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.682204s wall, 0.327602s user + 0.187201s system = 0.514803s CPU (7.7%)

RUN-1004 : used memory is 800 MB, reserved memory is 838 MB, peak memory is 800 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.300693s wall, 1.435209s user + 0.312002s system = 1.747211s CPU (21.0%)

RUN-1004 : used memory is 789 MB, reserved memory is 828 MB, peak memory is 800 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000000011110
KIT-1004 : ChipWatcher: the value of status register = 010000001010000001
KIT-1004 : ChipWatcher: the value of status register = 010000001110110110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101000
KIT-1004 : ChipWatcher: the value of status register = 010000001110111110
KIT-1004 : ChipWatcher: the value of status register = 010000001100101100
KIT-1004 : ChipWatcher: the value of status register = 010000000001111000
KIT-1004 : ChipWatcher: the value of status register = 010000000011110101
KIT-1004 : ChipWatcher: the value of status register = 010000000010100111
KIT-1004 : ChipWatcher: the value of status register = 010000001100001001
KIT-1004 : ChipWatcher: the value of status register = 010000000011100111
KIT-1004 : ChipWatcher: the value of status register = 010000000001100100
KIT-1004 : ChipWatcher: the value of status register = 010000001000001010
KIT-1004 : ChipWatcher: the value of status register = 010000000011111011
KIT-1004 : ChipWatcher: the value of status register = 010000001110101001
KIT-1004 : ChipWatcher: the value of status register = 010000000110110010
KIT-1004 : ChipWatcher: the value of status register = 010000001101011110
KIT-1004 : ChipWatcher: the value of status register = 010000001011101101
KIT-1004 : ChipWatcher: the value of status register = 010000000111011011
KIT-1004 : ChipWatcher: the value of status register = 010000000100111011
KIT-1004 : ChipWatcher: the value of status register = 010000001110110011
KIT-1004 : ChipWatcher: the value of status register = 010000001011110110
KIT-1004 : ChipWatcher: the value of status register = 010000000110011100
KIT-1004 : ChipWatcher: the value of status register = 010000001101111000
KIT-1004 : ChipWatcher: the value of status register = 010000001000000001
KIT-1004 : ChipWatcher: the value of status register = 010000001110010001
KIT-1004 : ChipWatcher: the value of status register = 010000000010000011
KIT-1004 : ChipWatcher: the value of status register = 010000000001001100
KIT-1004 : ChipWatcher: the value of status register = 010000001001000010
KIT-1004 : ChipWatcher: the value of status register = 010000001011111111
KIT-1004 : ChipWatcher: the value of status register = 010000001010100101
KIT-1004 : ChipWatcher: the value of status register = 010000000000000100
KIT-1004 : ChipWatcher: the value of status register = 010000000100110001
KIT-1004 : ChipWatcher: the value of status register = 010000001000010010
KIT-1004 : ChipWatcher: the value of status register = 010000000000011011
KIT-1004 : ChipWatcher: the value of status register = 010000001101011011
KIT-1004 : ChipWatcher: the value of status register = 010000001010010110
KIT-1004 : ChipWatcher: the value of status register = 010000001001001010
KIT-1004 : ChipWatcher: the value of status register = 010000001001110011
KIT-1004 : ChipWatcher: the value of status register = 010000001001100111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000001100100111
KIT-1004 : ChipWatcher: the value of status register = 010000000010001011
KIT-1004 : ChipWatcher: the value of status register = 010000001011100000
KIT-1004 : ChipWatcher: the value of status register = 010000000001010011
KIT-1004 : ChipWatcher: the value of status register = 010000001101001011
KIT-1004 : ChipWatcher: the value of status register = 010000001010100000
KIT-1004 : ChipWatcher: the value of status register = 010000001011111110
KIT-1004 : ChipWatcher: the value of status register = 010000001101100010
KIT-1004 : ChipWatcher: the value of status register = 010000000010011100
KIT-1004 : ChipWatcher: the value of status register = 010000000101010110
KIT-1004 : ChipWatcher: the value of status register = 010000000000001100
KIT-1004 : ChipWatcher: the value of status register = 010000000110001000
KIT-1004 : ChipWatcher: the value of status register = 010000001101000100
KIT-1004 : ChipWatcher: the value of status register = 010000000011010110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101101
KIT-1004 : ChipWatcher: the value of status register = 010000001010100010
KIT-1004 : ChipWatcher: the value of status register = 010000001100110111
KIT-1004 : ChipWatcher: the value of status register = 010000001100111101
KIT-1004 : ChipWatcher: the value of status register = 010000001011001011
KIT-1004 : ChipWatcher: the value of status register = 010000001101110100
KIT-1004 : ChipWatcher: the value of status register = 010000001001010011
KIT-1004 : ChipWatcher: the value of status register = 010000000111110110
KIT-1004 : ChipWatcher: the value of status register = 010000001111101000
KIT-1004 : ChipWatcher: the value of status register = 010000000111010110
KIT-1004 : ChipWatcher: the value of status register = 010000001000011110
KIT-1004 : ChipWatcher: the value of status register = 010000000101001000
KIT-1004 : ChipWatcher: the value of status register = 010000000100001011
KIT-1004 : ChipWatcher: the value of status register = 010000001010011001
KIT-1004 : ChipWatcher: the value of status register = 010000000000111001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101111
KIT-1004 : ChipWatcher: the value of status register = 010000000110101010
KIT-1004 : ChipWatcher: the value of status register = 010000001010010001
KIT-1004 : ChipWatcher: the value of status register = 010000001001011101
KIT-1004 : ChipWatcher: the value of status register = 010000001000000010
KIT-1004 : ChipWatcher: the value of status register = 010000000111001110
KIT-1004 : ChipWatcher: the value of status register = 010000000100000100
KIT-1004 : ChipWatcher: the value of status register = 010000001010010000
KIT-1004 : ChipWatcher: the value of status register = 010000000110011010
KIT-1004 : ChipWatcher: the value of status register = 010000000101111110
KIT-1004 : ChipWatcher: the value of status register = 010000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100110101
KIT-1004 : ChipWatcher: the value of status register = 010000000010110111
KIT-1004 : ChipWatcher: the value of status register = 010000001111001000
KIT-1004 : ChipWatcher: the value of status register = 010000000101011100
KIT-1004 : ChipWatcher: the value of status register = 010000001000111001
KIT-1004 : ChipWatcher: the value of status register = 010000001100000100
KIT-1004 : ChipWatcher: the value of status register = 010000001001101111
KIT-1004 : ChipWatcher: the value of status register = 010000001011100001
KIT-1004 : ChipWatcher: the value of status register = 010000000111000001
KIT-1004 : ChipWatcher: the value of status register = 010000001110000000
KIT-1004 : ChipWatcher: the value of status register = 010000000001101000
KIT-1004 : ChipWatcher: the value of status register = 010000001011000010
KIT-1004 : ChipWatcher: the value of status register = 010000001010011000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100000010
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010101110
KIT-1004 : ChipWatcher: the value of status register = 010000000010110000
KIT-1004 : ChipWatcher: the value of status register = 010000001101100101
KIT-1004 : ChipWatcher: the value of status register = 010000001010110000
KIT-1004 : ChipWatcher: the value of status register = 010000001100111000
KIT-1004 : ChipWatcher: the value of status register = 010000000001111001
KIT-1004 : ChipWatcher: the value of status register = 010000000010001110
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000001110110001
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.521142s wall, 3.400822s user + 0.046800s system = 3.447622s CPU (97.9%)

RUN-1004 : used memory is 660 MB, reserved memory is 707 MB, peak memory is 800 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 0111110111101000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.684116s wall, 2.698817s user + 0.000000s system = 2.698817s CPU (100.5%)

RUN-1004 : used memory is 661 MB, reserved memory is 708 MB, peak memory is 800 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6051/0 useful/useless nets, 2385/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2374/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6238/6 useful/useless nets, 2572/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26694, tnet num: 6239, tinst num: 2567, tnode num: 33932, tedge num: 45499.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6133/0 useful/useless nets, 2467/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1704 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2301 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.511914s wall, 2.667617s user + 0.000000s system = 2.667617s CPU (106.2%)

RUN-1004 : used memory is 665 MB, reserved memory is 713 MB, peak memory is 800 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.573036s wall, 5.709637s user + 0.031200s system = 5.740837s CPU (103.0%)

RUN-1004 : used memory is 665 MB, reserved memory is 713 MB, peak memory is 800 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2223 instances, 2115 slices, 40 macros(375 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2223, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.218846s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 962245
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(874): len = 581823, overlap = 219.25
PHY-3002 : Step(875): len = 407718, overlap = 280.75
PHY-3002 : Step(876): len = 323595, overlap = 307.5
PHY-3002 : Step(877): len = 262810, overlap = 333.5
PHY-3002 : Step(878): len = 216670, overlap = 344.75
PHY-3002 : Step(879): len = 179128, overlap = 359.25
PHY-3002 : Step(880): len = 149894, overlap = 378.5
PHY-3002 : Step(881): len = 125550, overlap = 392.5
PHY-3002 : Step(882): len = 104595, overlap = 403.5
PHY-3002 : Step(883): len = 95132.9, overlap = 412
PHY-3002 : Step(884): len = 88650.1, overlap = 414.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.9499e-07
PHY-3002 : Step(885): len = 86925.5, overlap = 410
PHY-3002 : Step(886): len = 87174.7, overlap = 409
PHY-3002 : Step(887): len = 85069.8, overlap = 407.75
PHY-3002 : Step(888): len = 91657.7, overlap = 387
PHY-3002 : Step(889): len = 101745, overlap = 367.5
PHY-3002 : Step(890): len = 98237, overlap = 371.75
PHY-3002 : Step(891): len = 97640.4, overlap = 371
PHY-3002 : Step(892): len = 97508.4, overlap = 371.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58998e-06
PHY-3002 : Step(893): len = 97588, overlap = 370
PHY-3002 : Step(894): len = 102905, overlap = 368
PHY-3002 : Step(895): len = 102474, overlap = 367.75
PHY-3002 : Step(896): len = 107736, overlap = 365.75
PHY-3002 : Step(897): len = 107662, overlap = 362.75
PHY-3002 : Step(898): len = 108857, overlap = 359.25
PHY-3002 : Step(899): len = 108750, overlap = 357
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95763e-06
PHY-3002 : Step(900): len = 110041, overlap = 354
PHY-3002 : Step(901): len = 112489, overlap = 347
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.782e-06
PHY-3002 : Step(902): len = 111547, overlap = 345.75
PHY-3002 : Step(903): len = 114487, overlap = 328.5
PHY-3002 : Step(904): len = 123910, overlap = 302.25
PHY-3002 : Step(905): len = 125845, overlap = 289
PHY-3002 : Step(906): len = 126330, overlap = 286.25
PHY-3002 : Step(907): len = 128635, overlap = 277.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.56399e-06
PHY-3002 : Step(908): len = 129801, overlap = 276
PHY-3002 : Step(909): len = 134070, overlap = 274.75
PHY-3002 : Step(910): len = 143211, overlap = 269.25
PHY-3002 : Step(911): len = 140576, overlap = 268
PHY-3002 : Step(912): len = 139421, overlap = 266.25
PHY-3002 : Step(913): len = 140288, overlap = 263
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.41664e-05
PHY-3002 : Step(914): len = 141763, overlap = 261.5
PHY-3002 : Step(915): len = 143808, overlap = 250.5
PHY-3002 : Step(916): len = 144772, overlap = 251
PHY-3002 : Step(917): len = 149015, overlap = 238
PHY-3002 : Step(918): len = 156275, overlap = 225.25
PHY-3002 : Step(919): len = 154932, overlap = 223.5
PHY-3002 : Step(920): len = 154753, overlap = 223.5
PHY-3002 : Step(921): len = 154661, overlap = 221.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.83329e-05
PHY-3002 : Step(922): len = 155509, overlap = 215.75
PHY-3002 : Step(923): len = 157270, overlap = 211
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.250710s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.725495s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58777e-06
PHY-3002 : Step(924): len = 166910, overlap = 192.5
PHY-3002 : Step(925): len = 167534, overlap = 186
PHY-3002 : Step(926): len = 166680, overlap = 195.25
PHY-3002 : Step(927): len = 163762, overlap = 199
PHY-3002 : Step(928): len = 159904, overlap = 212.25
PHY-3002 : Step(929): len = 155285, overlap = 219.25
PHY-3002 : Step(930): len = 151293, overlap = 227.75
PHY-3002 : Step(931): len = 147505, overlap = 230.5
PHY-3002 : Step(932): len = 144349, overlap = 229.25
PHY-3002 : Step(933): len = 142170, overlap = 231
PHY-3002 : Step(934): len = 140370, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.17555e-06
PHY-3002 : Step(935): len = 142185, overlap = 229.75
PHY-3002 : Step(936): len = 147022, overlap = 223.25
PHY-3002 : Step(937): len = 148475, overlap = 207.75
PHY-3002 : Step(938): len = 149067, overlap = 205.5
PHY-3002 : Step(939): len = 150404, overlap = 203.75
PHY-3002 : Step(940): len = 151925, overlap = 199.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83511e-05
PHY-3002 : Step(941): len = 154221, overlap = 192.25
PHY-3002 : Step(942): len = 159461, overlap = 177
PHY-3002 : Step(943): len = 160438, overlap = 171.75
PHY-3002 : Step(944): len = 160918, overlap = 170.75
PHY-3002 : Step(945): len = 163196, overlap = 157.75
PHY-3002 : Step(946): len = 165677, overlap = 147.5
PHY-3002 : Step(947): len = 165769, overlap = 145.25
PHY-3002 : Step(948): len = 166441, overlap = 149
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.67022e-05
PHY-3002 : Step(949): len = 169529, overlap = 146.5
PHY-3002 : Step(950): len = 174982, overlap = 153.75
PHY-3002 : Step(951): len = 175910, overlap = 150
PHY-3002 : Step(952): len = 175851, overlap = 146.25
PHY-3002 : Step(953): len = 176101, overlap = 141.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.34044e-05
PHY-3002 : Step(954): len = 181701, overlap = 133.25
PHY-3002 : Step(955): len = 187666, overlap = 130
PHY-3002 : Step(956): len = 186342, overlap = 128
PHY-3002 : Step(957): len = 185873, overlap = 126
PHY-3002 : Step(958): len = 185759, overlap = 129
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.048767s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731997s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.07177e-05
PHY-3002 : Step(959): len = 193497, overlap = 218.75
PHY-3002 : Step(960): len = 196447, overlap = 199.5
PHY-3002 : Step(961): len = 194797, overlap = 192.5
PHY-3002 : Step(962): len = 190279, overlap = 204
PHY-3002 : Step(963): len = 184580, overlap = 215.5
PHY-3002 : Step(964): len = 179368, overlap = 222.75
PHY-3002 : Step(965): len = 175630, overlap = 229.5
PHY-3002 : Step(966): len = 172726, overlap = 234.25
PHY-3002 : Step(967): len = 170806, overlap = 233.25
PHY-3002 : Step(968): len = 169180, overlap = 235
PHY-3002 : Step(969): len = 168077, overlap = 240
PHY-3002 : Step(970): len = 167428, overlap = 239.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101435
PHY-3002 : Step(971): len = 174799, overlap = 222.25
PHY-3002 : Step(972): len = 179563, overlap = 214.5
PHY-3002 : Step(973): len = 182290, overlap = 206.5
PHY-3002 : Step(974): len = 182154, overlap = 201.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202871
PHY-3002 : Step(975): len = 189537, overlap = 191.25
PHY-3002 : Step(976): len = 194317, overlap = 185.25
PHY-3002 : Step(977): len = 196272, overlap = 175.75
PHY-3002 : Step(978): len = 196966, overlap = 171.25
PHY-3002 : Step(979): len = 197493, overlap = 169.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000405742
PHY-3002 : Step(980): len = 203351, overlap = 165
PHY-3002 : Step(981): len = 205267, overlap = 166.25
PHY-3002 : Step(982): len = 208316, overlap = 159.25
PHY-3002 : Step(983): len = 210072, overlap = 159.75
PHY-3002 : Step(984): len = 209866, overlap = 158.25
PHY-3002 : Step(985): len = 210010, overlap = 159.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00076734
PHY-3002 : Step(986): len = 214360, overlap = 159
PHY-3002 : Step(987): len = 215778, overlap = 156.25
PHY-3002 : Step(988): len = 216708, overlap = 152.75
PHY-3002 : Step(989): len = 217773, overlap = 151
PHY-3002 : Step(990): len = 218327, overlap = 151.75
PHY-3002 : Step(991): len = 218561, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146188
PHY-3002 : Step(992): len = 220334, overlap = 150
PHY-3002 : Step(993): len = 221607, overlap = 145.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00213167
PHY-3002 : Step(994): len = 222413, overlap = 145.5
PHY-3002 : Step(995): len = 223694, overlap = 145.75
PHY-3002 : Step(996): len = 224795, overlap = 144
PHY-3002 : Step(997): len = 225148, overlap = 146.5
PHY-3002 : Step(998): len = 225793, overlap = 145
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00305204
PHY-3002 : Step(999): len = 226200, overlap = 145.25
PHY-3002 : Step(1000): len = 228183, overlap = 150
PHY-3002 : Step(1001): len = 228458, overlap = 148
PHY-3002 : Step(1002): len = 228386, overlap = 148.25
PHY-3002 : Step(1003): len = 228571, overlap = 149.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00421906
PHY-3002 : Step(1004): len = 229088, overlap = 149.25
PHY-3002 : Step(1005): len = 229685, overlap = 147.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00511674
PHY-3002 : Step(1006): len = 229908, overlap = 147.75
PHY-3002 : Step(1007): len = 230661, overlap = 147.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.303787s wall, 0.218401s user + 0.093601s system = 0.312002s CPU (102.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.002801s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.771792s wall, 0.826805s user + 0.093601s system = 0.920406s CPU (119.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000355318
PHY-3002 : Step(1008): len = 227839, overlap = 110
PHY-3002 : Step(1009): len = 225596, overlap = 114.5
PHY-3002 : Step(1010): len = 222275, overlap = 123.5
PHY-3002 : Step(1011): len = 220218, overlap = 133
PHY-3002 : Step(1012): len = 218555, overlap = 137.75
PHY-3002 : Step(1013): len = 217279, overlap = 138.25
PHY-3002 : Step(1014): len = 216614, overlap = 140.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000710635
PHY-3002 : Step(1015): len = 220312, overlap = 135.75
PHY-3002 : Step(1016): len = 220855, overlap = 130.25
PHY-3002 : Step(1017): len = 222440, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134502
PHY-3002 : Step(1018): len = 225045, overlap = 128
PHY-3002 : Step(1019): len = 225442, overlap = 125.25
PHY-3002 : Step(1020): len = 226878, overlap = 126.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00207816
PHY-3002 : Step(1021): len = 227977, overlap = 127.5
PHY-3002 : Step(1022): len = 228786, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00253694
PHY-3002 : Step(1023): len = 229315, overlap = 126
PHY-3002 : Step(1024): len = 230097, overlap = 123.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00283082
PHY-3002 : Step(1025): len = 230463, overlap = 125.75
PHY-3002 : Step(1026): len = 231204, overlap = 127.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00309494
PHY-3002 : Step(1027): len = 231462, overlap = 128
PHY-3002 : Step(1028): len = 232506, overlap = 124.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00325569
PHY-3002 : Step(1029): len = 232652, overlap = 125.25
PHY-3002 : Step(1030): len = 233072, overlap = 123.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00378215
PHY-3002 : Step(1031): len = 233388, overlap = 123.75
PHY-3002 : Step(1032): len = 233752, overlap = 123.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00420198
PHY-3002 : Step(1033): len = 234015, overlap = 123.5
PHY-3002 : Step(1034): len = 234349, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00440891
PHY-3002 : Step(1035): len = 234551, overlap = 124
PHY-3002 : Step(1036): len = 234779, overlap = 122.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00473176
PHY-3002 : Step(1037): len = 235022, overlap = 124.25
PHY-3002 : Step(1038): len = 235193, overlap = 123.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00508752
PHY-3002 : Step(1039): len = 235466, overlap = 124.75
PHY-3002 : Step(1040): len = 235624, overlap = 125.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0052626
PHY-3002 : Step(1041): len = 235854, overlap = 125
PHY-3002 : Step(1042): len = 235984, overlap = 123.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00540903
PHY-3002 : Step(1043): len = 236178, overlap = 124.75
PHY-3002 : Step(1044): len = 236296, overlap = 124
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00551423
PHY-3002 : Step(1045): len = 236468, overlap = 124.75
PHY-3002 : Step(1046): len = 236589, overlap = 123.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00564032
PHY-3002 : Step(1047): len = 236735, overlap = 123.75
PHY-3002 : Step(1048): len = 236850, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00572729
PHY-3002 : Step(1049): len = 236940, overlap = 124
PHY-3002 : Step(1050): len = 237070, overlap = 123.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00598261
PHY-3002 : Step(1051): len = 237249, overlap = 124.25
PHY-3002 : Step(1052): len = 237363, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027568s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.2%)

PHY-3001 : Legalized: Len = 245910, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 27 instances has been re-located, deltaX = 28, deltaY = 20.
PHY-3001 : Final: Len = 246758, Over = 0
RUN-1003 : finish command "place" in  25.509228s wall, 37.409040s user + 1.840812s system = 39.249852s CPU (153.9%)

RUN-1004 : used memory is 668 MB, reserved memory is 716 MB, peak memory is 800 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3017 to 2320
PHY-1001 : Pin misalignment score is improved from 2320 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2281
PHY-1001 : Pin misalignment score is improved from 2281 to 2281
PHY-1001 : Pin local connectivity score is improved from 268 to 0
PHY-1001 : Pin misalignment score is improved from 2397 to 2323
PHY-1001 : Pin misalignment score is improved from 2323 to 2321
PHY-1001 : Pin misalignment score is improved from 2321 to 2322
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  3.068600s wall, 3.073220s user + 0.015600s system = 3.088820s CPU (100.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1702(21%), over = 3316, worst = 8
PHY-1002 : len = 320320, over cnt = 1455(18%), over = 2332, worst = 6
PHY-1002 : len = 326928, over cnt = 1385(17%), over = 1905, worst = 4
PHY-1002 : len = 351456, over cnt = 959(11%), over = 1035, worst = 3
PHY-1002 : len = 367816, over cnt = 748(9%), over = 760, worst = 2
PHY-1002 : len = 380216, over cnt = 664(8%), over = 669, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2223, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 24 out of 5996 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.374138s wall, 5.413235s user + 0.015600s system = 5.428835s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186145s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51152, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.643123s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (99.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008422s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.007726s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (403.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 670456, over cnt = 2020(1%), over = 2122, worst = 3
PHY-1001 : End Routed; 23.552276s wall, 28.579383s user + 0.514803s system = 29.094186s CPU (123.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 613024, over cnt = 1112(0%), over = 1126, worst = 2
PHY-1001 : End DR Iter 1; 16.379577s wall, 16.770108s user + 0.078001s system = 16.848108s CPU (102.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599248, over cnt = 479(0%), over = 479, worst = 1
PHY-1001 : End DR Iter 2; 9.925274s wall, 10.030864s user + 0.031200s system = 10.062064s CPU (101.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602304, over cnt = 191(0%), over = 191, worst = 1
PHY-1001 : End DR Iter 3; 1.555956s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606104, over cnt = 75(0%), over = 75, worst = 1
PHY-1001 : End DR Iter 4; 1.267091s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609312, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 5; 0.718821s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610976, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.130772s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (98.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 611912, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.657226s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (98.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.823742s wall, 1.840812s user + 0.031200s system = 1.872012s CPU (102.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.693934s wall, 1.700411s user + 0.031200s system = 1.731611s CPU (102.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.579948s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (99.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.460111s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (99.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.577196s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (99.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.585999s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (100.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.584370s wall, 1.591210s user + 0.015600s system = 1.606810s CPU (101.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.600609s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (99.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 612280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.469540s wall, 1.497610s user + 0.015600s system = 1.513210s CPU (103.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 612296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.356147s wall, 2.386815s user + 0.000000s system = 2.386815s CPU (101.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 612360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 612360
PHY-1001 : End DC Iter 3; 0.247857s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (107.0%)

PHY-1001 : 7 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  81.477398s wall, 86.830157s user + 0.967206s system = 87.797363s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  90.053295s wall, 95.441412s user + 0.998406s system = 96.439818s CPU (107.1%)

RUN-1004 : used memory is 761 MB, reserved memory is 779 MB, peak memory is 800 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4153   out of   4480   92.70%
#reg                 2800   out of   4480   62.50%
#le                  4212
  #lut only          1412   out of   4212   33.52%
  #reg only            59   out of   4212    1.40%
  #lut&reg           2741   out of   4212   65.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.570989s wall, 2.496016s user + 0.062400s system = 2.558416s CPU (99.5%)

RUN-1004 : used memory is 761 MB, reserved memory is 779 MB, peak memory is 800 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2228, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.870792s wall, 3.822024s user + 0.078001s system = 3.900025s CPU (100.8%)

RUN-1004 : used memory is 814 MB, reserved memory is 831 MB, peak memory is 814 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010111100111110111101000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2230
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5996, pip num: 57547
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 162099 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010111100111110111101000 -f Quick_Start.btc" in  11.003355s wall, 20.794933s user + 0.249602s system = 21.044535s CPU (191.3%)

RUN-1004 : used memory is 835 MB, reserved memory is 854 MB, peak memory is 844 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.678276s wall, 0.561604s user + 0.187201s system = 0.748805s CPU (11.2%)

RUN-1004 : used memory is 863 MB, reserved memory is 886 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.219539s wall, 1.575610s user + 0.327602s system = 1.903212s CPU (23.2%)

RUN-1004 : used memory is 852 MB, reserved memory is 876 MB, peak memory is 865 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000010100111101
KIT-1004 : ChipWatcher: the value of status register = 010000011100100100
KIT-1004 : ChipWatcher: the value of status register = 010000010101101011
KIT-1004 : ChipWatcher: the value of status register = 010000010000101001
KIT-1004 : ChipWatcher: the value of status register = 010000001010000001
KIT-1004 : ChipWatcher: the value of status register = 010000011100110000
KIT-1004 : ChipWatcher: the value of status register = 010000010000000110
KIT-1004 : ChipWatcher: the value of status register = 010000011101011000
KIT-1004 : ChipWatcher: the value of status register = 010000000000111100
KIT-1004 : ChipWatcher: the value of status register = 010000000000001000
KIT-1004 : ChipWatcher: the value of status register = 010000001110101000
KIT-1004 : ChipWatcher: the value of status register = 010000001110010100
KIT-1004 : ChipWatcher: the value of status register = 010000000010100101
KIT-1004 : ChipWatcher: the value of status register = 010000011110001011
KIT-1004 : ChipWatcher: the value of status register = 010000000110000101
KIT-1004 : ChipWatcher: the value of status register = 010000010100001010
KIT-1004 : ChipWatcher: the value of status register = 010000010001100000
KIT-1004 : ChipWatcher: the value of status register = 010000010000101000
KIT-1004 : ChipWatcher: the value of status register = 010000000001100011
KIT-1004 : ChipWatcher: the value of status register = 010000010111101010
KIT-1004 : ChipWatcher: the value of status register = 010000010100001110
KIT-1004 : ChipWatcher: the value of status register = 010000000101101001
KIT-1004 : ChipWatcher: the value of status register = 010000011111001100
KIT-1004 : ChipWatcher: the value of status register = 010000001001001111
KIT-1004 : ChipWatcher: the value of status register = 010000000011000011
KIT-1004 : ChipWatcher: the value of status register = 010000000110000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100100101
KIT-1004 : ChipWatcher: the value of status register = 010000001011010010
KIT-1004 : ChipWatcher: the value of status register = 010000001111111111
KIT-1004 : ChipWatcher: the value of status register = 010000000011011100
KIT-1004 : ChipWatcher: the value of status register = 010000000111101011
KIT-1004 : ChipWatcher: the value of status register = 010000011111110111
KIT-1004 : ChipWatcher: the value of status register = 010000010101101111
KIT-1004 : ChipWatcher: the value of status register = 010000000010000101
KIT-1004 : ChipWatcher: the value of status register = 010000001011110011
KIT-1004 : ChipWatcher: the value of status register = 010000011100110010
KIT-1004 : ChipWatcher: the value of status register = 010000011110100001
KIT-1004 : ChipWatcher: the value of status register = 010000000000000100
KIT-1004 : ChipWatcher: the value of status register = 010000011010101011
KIT-1004 : ChipWatcher: the value of status register = 010000011111101111
KIT-1004 : ChipWatcher: the value of status register = 010000000000011110
KIT-1004 : ChipWatcher: the value of status register = 010000010010000110
KIT-1004 : ChipWatcher: the value of status register = 010000010010011100
KIT-1004 : ChipWatcher: the value of status register = 010000011101110000
KIT-1004 : ChipWatcher: the value of status register = 010000011011101100
KIT-1004 : ChipWatcher: the value of status register = 010000010011111100
KIT-1004 : ChipWatcher: the value of status register = 010000001111001110
KIT-1004 : ChipWatcher: the value of status register = 010000000110001000
KIT-1004 : ChipWatcher: the value of status register = 010000001010011011
KIT-1004 : ChipWatcher: the value of status register = 010000000011100100
KIT-1004 : ChipWatcher: the value of status register = 010000000000101110
KIT-1004 : ChipWatcher: the value of status register = 010000001110001101
KIT-1004 : ChipWatcher: the value of status register = 010000010001110010
KIT-1004 : ChipWatcher: the value of status register = 010000001011100010
KIT-1004 : ChipWatcher: the value of status register = 010000000110100111
KIT-1004 : ChipWatcher: the value of status register = 010000011111001110
KIT-1004 : ChipWatcher: the value of status register = 010000011110110010
KIT-1004 : ChipWatcher: the value of status register = 010000001000001000
KIT-1004 : ChipWatcher: the value of status register = 010000010101111010
KIT-1004 : ChipWatcher: the value of status register = 010000000101100011
KIT-1004 : ChipWatcher: the value of status register = 010000000010110101
KIT-1004 : ChipWatcher: the value of status register = 010000001000110000
KIT-1004 : ChipWatcher: the value of status register = 010000011110000010
KIT-1004 : ChipWatcher: the value of status register = 010000000110010001
KIT-1004 : ChipWatcher: the value of status register = 010000011000100000
KIT-1004 : ChipWatcher: the value of status register = 010000000011010010
KIT-1004 : ChipWatcher: the value of status register = 010000000000011111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111010
KIT-1004 : ChipWatcher: the value of status register = 010000001101100001
KIT-1004 : ChipWatcher: the value of status register = 010000000101001110
KIT-1004 : ChipWatcher: the value of status register = 010000001001011010
KIT-1004 : ChipWatcher: the value of status register = 010000001110000001
KIT-1004 : ChipWatcher: the value of status register = 010000010110011111
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
GUI-8501 ERROR: Bit file code (0010111000001110) does not match with the chipwatcher's (0111110111101000).
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.654411s wall, 1.560010s user + 0.592804s system = 2.152814s CPU (32.4%)

RUN-1004 : used memory is 856 MB, reserved memory is 885 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.207666s wall, 2.636417s user + 0.655204s system = 3.291621s CPU (40.1%)

RUN-1004 : used memory is 846 MB, reserved memory is 875 MB, peak memory is 865 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000101110100
KIT-1004 : ChipWatcher: the value of status register = 010000011111011101
KIT-1004 : ChipWatcher: the value of status register = 010000011011111110
KIT-1004 : ChipWatcher: the value of status register = 010000010010100011
KIT-1004 : ChipWatcher: the value of status register = 010000011111100101
KIT-1004 : ChipWatcher: the value of status register = 010000011101001010
KIT-1004 : ChipWatcher: the value of status register = 010000011101101111
KIT-1004 : ChipWatcher: the value of status register = 010000000011100111
KIT-1004 : ChipWatcher: the value of status register = 010000010011000001
KIT-1004 : ChipWatcher: the value of status register = 010000011000000101
KIT-1004 : ChipWatcher: the value of status register = 010000011000110011
KIT-1004 : ChipWatcher: the value of status register = 010000000011111011
KIT-1004 : ChipWatcher: the value of status register = 010000010101001111
KIT-1004 : ChipWatcher: the value of status register = 010000000001100011
KIT-1004 : ChipWatcher: the value of status register = 010000000110100110
KIT-1004 : ChipWatcher: the value of status register = 010000011111100111
KIT-1004 : ChipWatcher: the value of status register = 010000011010110100
KIT-1004 : ChipWatcher: the value of status register = 010000010100111111
KIT-1004 : ChipWatcher: the value of status register = 010000010000011111
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000011000001010
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
GUI-1001 : User opens chip watcher ...
GUI-1001 : Delete PWM0/FreCnt successfully
GUI-1001 : Disable bus trigger net PWM0/FreCnt success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  4.904343s wall, 3.588023s user + 0.171601s system = 3.759624s CPU (76.7%)

RUN-1004 : used memory is 716 MB, reserved memory is 757 MB, peak memory is 865 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 0111110111101000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.425802s wall, 2.418016s user + 0.046800s system = 2.464816s CPU (101.6%)

RUN-1004 : used memory is 717 MB, reserved memory is 757 MB, peak memory is 865 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6051/0 useful/useless nets, 2385/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2374/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6238/6 useful/useless nets, 2572/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26694, tnet num: 6239, tinst num: 2567, tnode num: 33932, tedge num: 45499.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6133/0 useful/useless nets, 2467/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1704 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2301 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.361503s wall, 2.386815s user + 0.124801s system = 2.511616s CPU (106.4%)

RUN-1004 : used memory is 739 MB, reserved memory is 778 MB, peak memory is 865 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.077466s wall, 5.070032s user + 0.218401s system = 5.288434s CPU (104.2%)

RUN-1004 : used memory is 739 MB, reserved memory is 778 MB, peak memory is 865 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2223 instances, 2115 slices, 40 macros(375 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2223, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.165623s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 962245
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1053): len = 581823, overlap = 219.25
PHY-3002 : Step(1054): len = 407718, overlap = 280.75
PHY-3002 : Step(1055): len = 323595, overlap = 307.5
PHY-3002 : Step(1056): len = 262810, overlap = 333.5
PHY-3002 : Step(1057): len = 216670, overlap = 344.75
PHY-3002 : Step(1058): len = 179128, overlap = 359.25
PHY-3002 : Step(1059): len = 149894, overlap = 378.5
PHY-3002 : Step(1060): len = 125550, overlap = 392.5
PHY-3002 : Step(1061): len = 104595, overlap = 403.5
PHY-3002 : Step(1062): len = 95132.9, overlap = 412
PHY-3002 : Step(1063): len = 88650.1, overlap = 414.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.9499e-07
PHY-3002 : Step(1064): len = 86925.5, overlap = 410
PHY-3002 : Step(1065): len = 87174.7, overlap = 409
PHY-3002 : Step(1066): len = 85069.8, overlap = 407.75
PHY-3002 : Step(1067): len = 91657.7, overlap = 387
PHY-3002 : Step(1068): len = 101745, overlap = 367.5
PHY-3002 : Step(1069): len = 98237, overlap = 371.75
PHY-3002 : Step(1070): len = 97640.4, overlap = 371
PHY-3002 : Step(1071): len = 97508.4, overlap = 371.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58998e-06
PHY-3002 : Step(1072): len = 97588, overlap = 370
PHY-3002 : Step(1073): len = 102905, overlap = 368
PHY-3002 : Step(1074): len = 102474, overlap = 367.75
PHY-3002 : Step(1075): len = 107736, overlap = 365.75
PHY-3002 : Step(1076): len = 107662, overlap = 362.75
PHY-3002 : Step(1077): len = 108857, overlap = 359.25
PHY-3002 : Step(1078): len = 108750, overlap = 357
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95763e-06
PHY-3002 : Step(1079): len = 110041, overlap = 354
PHY-3002 : Step(1080): len = 112489, overlap = 347
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.782e-06
PHY-3002 : Step(1081): len = 111547, overlap = 345.75
PHY-3002 : Step(1082): len = 114487, overlap = 328.5
PHY-3002 : Step(1083): len = 123910, overlap = 302.25
PHY-3002 : Step(1084): len = 125845, overlap = 289
PHY-3002 : Step(1085): len = 126330, overlap = 286.25
PHY-3002 : Step(1086): len = 128635, overlap = 277.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.56399e-06
PHY-3002 : Step(1087): len = 129801, overlap = 276
PHY-3002 : Step(1088): len = 134070, overlap = 274.75
PHY-3002 : Step(1089): len = 143211, overlap = 269.25
PHY-3002 : Step(1090): len = 140576, overlap = 268
PHY-3002 : Step(1091): len = 139421, overlap = 266.25
PHY-3002 : Step(1092): len = 140288, overlap = 263
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.41664e-05
PHY-3002 : Step(1093): len = 141763, overlap = 261.5
PHY-3002 : Step(1094): len = 143808, overlap = 250.5
PHY-3002 : Step(1095): len = 144772, overlap = 251
PHY-3002 : Step(1096): len = 149015, overlap = 238
PHY-3002 : Step(1097): len = 156275, overlap = 225.25
PHY-3002 : Step(1098): len = 154932, overlap = 223.5
PHY-3002 : Step(1099): len = 154753, overlap = 223.5
PHY-3002 : Step(1100): len = 154661, overlap = 221.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.83329e-05
PHY-3002 : Step(1101): len = 155509, overlap = 215.75
PHY-3002 : Step(1102): len = 157270, overlap = 211
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005293s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.446806s wall, 1.482009s user + 0.015600s system = 1.497610s CPU (103.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.722841s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58777e-06
PHY-3002 : Step(1103): len = 166910, overlap = 192.5
PHY-3002 : Step(1104): len = 167534, overlap = 186
PHY-3002 : Step(1105): len = 166680, overlap = 195.25
PHY-3002 : Step(1106): len = 163762, overlap = 199
PHY-3002 : Step(1107): len = 159904, overlap = 212.25
PHY-3002 : Step(1108): len = 155285, overlap = 219.25
PHY-3002 : Step(1109): len = 151293, overlap = 227.75
PHY-3002 : Step(1110): len = 147505, overlap = 230.5
PHY-3002 : Step(1111): len = 144349, overlap = 229.25
PHY-3002 : Step(1112): len = 142170, overlap = 231
PHY-3002 : Step(1113): len = 140370, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.17555e-06
PHY-3002 : Step(1114): len = 142185, overlap = 229.75
PHY-3002 : Step(1115): len = 147022, overlap = 223.25
PHY-3002 : Step(1116): len = 148475, overlap = 207.75
PHY-3002 : Step(1117): len = 149067, overlap = 205.5
PHY-3002 : Step(1118): len = 150404, overlap = 203.75
PHY-3002 : Step(1119): len = 151925, overlap = 199.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83511e-05
PHY-3002 : Step(1120): len = 154221, overlap = 192.25
PHY-3002 : Step(1121): len = 159461, overlap = 177
PHY-3002 : Step(1122): len = 160438, overlap = 171.75
PHY-3002 : Step(1123): len = 160918, overlap = 170.75
PHY-3002 : Step(1124): len = 163196, overlap = 157.75
PHY-3002 : Step(1125): len = 165677, overlap = 147.5
PHY-3002 : Step(1126): len = 165769, overlap = 145.25
PHY-3002 : Step(1127): len = 166441, overlap = 149
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.67022e-05
PHY-3002 : Step(1128): len = 169529, overlap = 146.5
PHY-3002 : Step(1129): len = 174982, overlap = 153.75
PHY-3002 : Step(1130): len = 175910, overlap = 150
PHY-3002 : Step(1131): len = 175851, overlap = 146.25
PHY-3002 : Step(1132): len = 176101, overlap = 141.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.34044e-05
PHY-3002 : Step(1133): len = 181701, overlap = 133.25
PHY-3002 : Step(1134): len = 187666, overlap = 130
PHY-3002 : Step(1135): len = 186342, overlap = 128
PHY-3002 : Step(1136): len = 185873, overlap = 126
PHY-3002 : Step(1137): len = 185759, overlap = 129
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.266084s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (103.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728551s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.07177e-05
PHY-3002 : Step(1138): len = 193497, overlap = 218.75
PHY-3002 : Step(1139): len = 196447, overlap = 199.5
PHY-3002 : Step(1140): len = 194797, overlap = 192.5
PHY-3002 : Step(1141): len = 190279, overlap = 204
PHY-3002 : Step(1142): len = 184580, overlap = 215.5
PHY-3002 : Step(1143): len = 179368, overlap = 222.75
PHY-3002 : Step(1144): len = 175630, overlap = 229.5
PHY-3002 : Step(1145): len = 172726, overlap = 234.25
PHY-3002 : Step(1146): len = 170806, overlap = 233.25
PHY-3002 : Step(1147): len = 169180, overlap = 235
PHY-3002 : Step(1148): len = 168077, overlap = 240
PHY-3002 : Step(1149): len = 167428, overlap = 239.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101435
PHY-3002 : Step(1150): len = 174799, overlap = 222.25
PHY-3002 : Step(1151): len = 179563, overlap = 214.5
PHY-3002 : Step(1152): len = 182290, overlap = 206.5
PHY-3002 : Step(1153): len = 182154, overlap = 201.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202871
PHY-3002 : Step(1154): len = 189537, overlap = 191.25
PHY-3002 : Step(1155): len = 194317, overlap = 185.25
PHY-3002 : Step(1156): len = 196272, overlap = 175.75
PHY-3002 : Step(1157): len = 196966, overlap = 171.25
PHY-3002 : Step(1158): len = 197493, overlap = 169.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000405742
PHY-3002 : Step(1159): len = 203351, overlap = 165
PHY-3002 : Step(1160): len = 205267, overlap = 166.25
PHY-3002 : Step(1161): len = 208316, overlap = 159.25
PHY-3002 : Step(1162): len = 210072, overlap = 159.75
PHY-3002 : Step(1163): len = 209866, overlap = 158.25
PHY-3002 : Step(1164): len = 210010, overlap = 159.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00076734
PHY-3002 : Step(1165): len = 214360, overlap = 159
PHY-3002 : Step(1166): len = 215778, overlap = 156.25
PHY-3002 : Step(1167): len = 216708, overlap = 152.75
PHY-3002 : Step(1168): len = 217773, overlap = 151
PHY-3002 : Step(1169): len = 218327, overlap = 151.75
PHY-3002 : Step(1170): len = 218561, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146188
PHY-3002 : Step(1171): len = 220334, overlap = 150
PHY-3002 : Step(1172): len = 221607, overlap = 145.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00213167
PHY-3002 : Step(1173): len = 222413, overlap = 145.5
PHY-3002 : Step(1174): len = 223694, overlap = 145.75
PHY-3002 : Step(1175): len = 224795, overlap = 144
PHY-3002 : Step(1176): len = 225148, overlap = 146.5
PHY-3002 : Step(1177): len = 225793, overlap = 145
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00305204
PHY-3002 : Step(1178): len = 226200, overlap = 145.25
PHY-3002 : Step(1179): len = 228183, overlap = 150
PHY-3002 : Step(1180): len = 228458, overlap = 148
PHY-3002 : Step(1181): len = 228386, overlap = 148.25
PHY-3002 : Step(1182): len = 228571, overlap = 149.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00421906
PHY-3002 : Step(1183): len = 229088, overlap = 149.25
PHY-3002 : Step(1184): len = 229685, overlap = 147.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00511674
PHY-3002 : Step(1185): len = 229908, overlap = 147.75
PHY-3002 : Step(1186): len = 230661, overlap = 147.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.294083s wall, 0.265202s user + 0.109201s system = 0.374402s CPU (127.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.091921s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.749969s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000355318
PHY-3002 : Step(1187): len = 227839, overlap = 110
PHY-3002 : Step(1188): len = 225596, overlap = 114.5
PHY-3002 : Step(1189): len = 222275, overlap = 123.5
PHY-3002 : Step(1190): len = 220218, overlap = 133
PHY-3002 : Step(1191): len = 218555, overlap = 137.75
PHY-3002 : Step(1192): len = 217279, overlap = 138.25
PHY-3002 : Step(1193): len = 216614, overlap = 140.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000710635
PHY-3002 : Step(1194): len = 220312, overlap = 135.75
PHY-3002 : Step(1195): len = 220855, overlap = 130.25
PHY-3002 : Step(1196): len = 222440, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134502
PHY-3002 : Step(1197): len = 225045, overlap = 128
PHY-3002 : Step(1198): len = 225442, overlap = 125.25
PHY-3002 : Step(1199): len = 226878, overlap = 126.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00207816
PHY-3002 : Step(1200): len = 227977, overlap = 127.5
PHY-3002 : Step(1201): len = 228786, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00253694
PHY-3002 : Step(1202): len = 229315, overlap = 126
PHY-3002 : Step(1203): len = 230097, overlap = 123.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00283082
PHY-3002 : Step(1204): len = 230463, overlap = 125.75
PHY-3002 : Step(1205): len = 231204, overlap = 127.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00309494
PHY-3002 : Step(1206): len = 231462, overlap = 128
PHY-3002 : Step(1207): len = 232506, overlap = 124.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00325569
PHY-3002 : Step(1208): len = 232652, overlap = 125.25
PHY-3002 : Step(1209): len = 233072, overlap = 123.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00378215
PHY-3002 : Step(1210): len = 233388, overlap = 123.75
PHY-3002 : Step(1211): len = 233752, overlap = 123.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00420198
PHY-3002 : Step(1212): len = 234015, overlap = 123.5
PHY-3002 : Step(1213): len = 234349, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00440891
PHY-3002 : Step(1214): len = 234551, overlap = 124
PHY-3002 : Step(1215): len = 234779, overlap = 122.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00473176
PHY-3002 : Step(1216): len = 235022, overlap = 124.25
PHY-3002 : Step(1217): len = 235193, overlap = 123.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00508752
PHY-3002 : Step(1218): len = 235466, overlap = 124.75
PHY-3002 : Step(1219): len = 235624, overlap = 125.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0052626
PHY-3002 : Step(1220): len = 235854, overlap = 125
PHY-3002 : Step(1221): len = 235984, overlap = 123.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00540903
PHY-3002 : Step(1222): len = 236178, overlap = 124.75
PHY-3002 : Step(1223): len = 236296, overlap = 124
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00551423
PHY-3002 : Step(1224): len = 236468, overlap = 124.75
PHY-3002 : Step(1225): len = 236589, overlap = 123.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00564032
PHY-3002 : Step(1226): len = 236735, overlap = 123.75
PHY-3002 : Step(1227): len = 236850, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00572729
PHY-3002 : Step(1228): len = 236940, overlap = 124
PHY-3002 : Step(1229): len = 237070, overlap = 123.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00598261
PHY-3002 : Step(1230): len = 237249, overlap = 124.25
PHY-3002 : Step(1231): len = 237363, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026266s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.8%)

PHY-3001 : Legalized: Len = 245910, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 27 instances has been re-located, deltaX = 28, deltaY = 20.
PHY-3001 : Final: Len = 246758, Over = 0
RUN-1003 : finish command "place" in  25.876468s wall, 38.033044s user + 1.731611s system = 39.764655s CPU (153.7%)

RUN-1004 : used memory is 742 MB, reserved memory is 778 MB, peak memory is 865 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3017 to 2320
PHY-1001 : Pin misalignment score is improved from 2320 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2281
PHY-1001 : Pin misalignment score is improved from 2281 to 2281
PHY-1001 : Pin local connectivity score is improved from 268 to 0
PHY-1001 : Pin misalignment score is improved from 2397 to 2323
PHY-1001 : Pin misalignment score is improved from 2323 to 2321
PHY-1001 : Pin misalignment score is improved from 2321 to 2322
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.907981s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (100.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1702(21%), over = 3316, worst = 8
PHY-1002 : len = 320320, over cnt = 1455(18%), over = 2332, worst = 6
PHY-1002 : len = 326928, over cnt = 1385(17%), over = 1905, worst = 4
PHY-1002 : len = 351456, over cnt = 959(11%), over = 1035, worst = 3
PHY-1002 : len = 367816, over cnt = 748(9%), over = 760, worst = 2
PHY-1002 : len = 380216, over cnt = 664(8%), over = 669, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2223, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 24 out of 5996 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.626522s wall, 5.865638s user + 0.109201s system = 5.974838s CPU (106.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186425s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (108.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51152, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.666150s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (114.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.006862s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (454.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 670456, over cnt = 2020(1%), over = 2122, worst = 3
PHY-1001 : End Routed; 24.926525s wall, 28.984986s user + 0.218401s system = 29.203387s CPU (117.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 613024, over cnt = 1112(0%), over = 1126, worst = 2
PHY-1001 : End DR Iter 1; 16.119948s wall, 16.208504s user + 0.062400s system = 16.270904s CPU (100.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599248, over cnt = 479(0%), over = 479, worst = 1
PHY-1001 : End DR Iter 2; 9.737607s wall, 9.734462s user + 0.000000s system = 9.734462s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602304, over cnt = 191(0%), over = 191, worst = 1
PHY-1001 : End DR Iter 3; 1.477835s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606104, over cnt = 75(0%), over = 75, worst = 1
PHY-1001 : End DR Iter 4; 1.272150s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (99.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609312, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 5; 0.734778s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (101.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610976, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.118927s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (101.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 611912, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.640762s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (99.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.722736s wall, 1.700411s user + 0.000000s system = 1.700411s CPU (98.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.676021s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (97.7%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.641342s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (99.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.552122s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (99.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.776444s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (94.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.622913s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (100.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.676036s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (98.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.653523s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (100.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 612280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.466240s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (100.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 612296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.392820s wall, 2.386815s user + 0.000000s system = 2.386815s CPU (99.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 612360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 612360
PHY-1001 : End DC Iter 3; 0.245305s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (101.8%)

PHY-1001 : 7 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  82.437631s wall, 86.440154s user + 0.358802s system = 86.798956s CPU (105.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  91.103960s wall, 95.363411s user + 0.468003s system = 95.831414s CPU (105.2%)

RUN-1004 : used memory is 768 MB, reserved memory is 828 MB, peak memory is 865 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4153   out of   4480   92.70%
#reg                 2800   out of   4480   62.50%
#le                  4212
  #lut only          1412   out of   4212   33.52%
  #reg only            59   out of   4212    1.40%
  #lut&reg           2741   out of   4212   65.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.520086s wall, 2.418016s user + 0.109201s system = 2.527216s CPU (100.3%)

RUN-1004 : used memory is 768 MB, reserved memory is 828 MB, peak memory is 865 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2228, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.773232s wall, 3.697224s user + 0.031200s system = 3.728424s CPU (98.8%)

RUN-1004 : used memory is 811 MB, reserved memory is 880 MB, peak memory is 865 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010111100111110111101000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2230
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5996, pip num: 57547
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 162099 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010111100111110111101000 -f Quick_Start.btc" in  10.543214s wall, 20.233330s user + 0.015600s system = 20.248930s CPU (192.1%)

RUN-1004 : used memory is 834 MB, reserved memory is 903 MB, peak memory is 865 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.743834s wall, 1.544410s user + 0.327602s system = 1.872012s CPU (27.8%)

RUN-1004 : used memory is 873 MB, reserved memory is 942 MB, peak memory is 873 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.279661s wall, 2.854818s user + 0.405603s system = 3.260421s CPU (39.4%)

RUN-1004 : used memory is 863 MB, reserved memory is 931 MB, peak memory is 873 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000010011111111
KIT-1004 : ChipWatcher: the value of status register = 010000000011010011
KIT-1004 : ChipWatcher: the value of status register = 010000000000101100
KIT-1004 : ChipWatcher: the value of status register = 010000011101101111
KIT-1004 : ChipWatcher: the value of status register = 010000010010010011
KIT-1004 : ChipWatcher: the value of status register = 010000001101101010
KIT-1004 : ChipWatcher: the value of status register = 010000000110011000
KIT-1004 : ChipWatcher: the value of status register = 010000011101001011
KIT-1004 : ChipWatcher: the value of status register = 010000001110100100
KIT-1004 : ChipWatcher: the value of status register = 010000000100011101
KIT-1004 : ChipWatcher: the value of status register = 010000010110101111
KIT-1004 : ChipWatcher: the value of status register = 010000010100000011
KIT-1004 : ChipWatcher: the value of status register = 010000011011001110
KIT-1004 : ChipWatcher: the value of status register = 010000000111111100
KIT-1004 : ChipWatcher: the value of status register = 010000010000001100
KIT-1004 : ChipWatcher: the value of status register = 010000011111011011
KIT-1004 : ChipWatcher: the value of status register = 010000011011001000
KIT-1004 : ChipWatcher: the value of status register = 010000011010010000
KIT-1004 : ChipWatcher: the value of status register = 010000011010111101
KIT-1004 : ChipWatcher: the value of status register = 010000001001000111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000001010000111
KIT-1004 : ChipWatcher: the value of status register = 010000011100010001
KIT-1004 : ChipWatcher: the value of status register = 010000011111110100
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000011100101111
KIT-1004 : ChipWatcher: the value of status register = 010000011001111001
KIT-1004 : ChipWatcher: the value of status register = 010000001001111110
KIT-1004 : ChipWatcher: the value of status register = 010000001000100100
KIT-1004 : ChipWatcher: the value of status register = 010000010100100010
KIT-1004 : ChipWatcher: the value of status register = 010000001000101101
KIT-1004 : ChipWatcher: the value of status register = 010000011111000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010100011
KIT-1004 : ChipWatcher: the value of status register = 010000011110000001
KIT-1004 : ChipWatcher: the value of status register = 010000011101100100
KIT-1004 : ChipWatcher: the value of status register = 010000001001001011
KIT-1004 : ChipWatcher: the value of status register = 010000011001010100
KIT-1004 : ChipWatcher: the value of status register = 010000001110010000
KIT-1004 : ChipWatcher: the value of status register = 010000010110101111
KIT-1004 : ChipWatcher: the value of status register = 010000011100010100
KIT-1004 : ChipWatcher: the value of status register = 010000001011011010
KIT-1004 : ChipWatcher: the value of status register = 010000010100100110
KIT-1004 : ChipWatcher: the value of status register = 010000001011101011
KIT-1004 : ChipWatcher: the value of status register = 010000000010000110
KIT-1004 : ChipWatcher: the value of status register = 010000011100001000
KIT-1004 : ChipWatcher: the value of status register = 010000010101110011
KIT-1004 : ChipWatcher: the value of status register = 010000000000011100
KIT-1004 : ChipWatcher: the value of status register = 010000000110111000
KIT-1004 : ChipWatcher: the value of status register = 010000011101001111
KIT-1004 : ChipWatcher: the value of status register = 010000010001101101
KIT-1004 : ChipWatcher: the value of status register = 010000010010000111
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000011111010111
KIT-1004 : ChipWatcher: the value of status register = 010000010101000101
KIT-1004 : ChipWatcher: the value of status register = 010000010111000011
KIT-1004 : ChipWatcher: the value of status register = 010000001101101100
KIT-1004 : ChipWatcher: the value of status register = 010000010101111101
KIT-1004 : ChipWatcher: the value of status register = 010000001110100110
KIT-1004 : ChipWatcher: the value of status register = 010000000010011110
KIT-1004 : ChipWatcher: the value of status register = 010000011100010101
KIT-1004 : ChipWatcher: the value of status register = 010000001100010000
KIT-1004 : ChipWatcher: the value of status register = 010000010111010011
KIT-1004 : ChipWatcher: the value of status register = 010000011010100110
KIT-1004 : ChipWatcher: the value of status register = 010000000100011100
KIT-1004 : ChipWatcher: the value of status register = 010000001110100111
KIT-1004 : ChipWatcher: the value of status register = 010000000110111001
KIT-1004 : ChipWatcher: the value of status register = 010000010110011000
KIT-1004 : ChipWatcher: the value of status register = 010000011110110110
KIT-1004 : ChipWatcher: the value of status register = 010000010101110000
KIT-1004 : ChipWatcher: the value of status register = 010000001001110011
KIT-1004 : ChipWatcher: the value of status register = 010000000110001000
KIT-1004 : ChipWatcher: the value of status register = 010000011010011010
KIT-1004 : ChipWatcher: the value of status register = 010000010101110110
KIT-1004 : ChipWatcher: the value of status register = 010000010010110100
KIT-1004 : ChipWatcher: the value of status register = 010000001000101011
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 000000000000000000
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.405325s wall, 0.171601s user + 0.062400s system = 0.234002s CPU (16.7%)

RUN-1004 : used memory is 889 MB, reserved memory is 958 MB, peak memory is 891 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.904524s wall, 1.170008s user + 0.109201s system = 1.279208s CPU (44.0%)

RUN-1004 : used memory is 878 MB, reserved memory is 947 MB, peak memory is 891 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.328391s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (99.8%)

RUN-1004 : used memory is 930 MB, reserved memory is 1010 MB, peak memory is 933 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.315257s wall, 2.324415s user + 0.327602s system = 2.652017s CPU (9.7%)

RUN-1004 : used memory is 859 MB, reserved memory is 1011 MB, peak memory is 934 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.701960s wall, 0.390002s user + 0.046800s system = 0.436803s CPU (6.5%)

RUN-1004 : used memory is 870 MB, reserved memory is 1022 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.236121s wall, 4.539629s user + 0.483603s system = 5.023232s CPU (13.9%)

RUN-1004 : used memory is 859 MB, reserved memory is 1011 MB, peak memory is 934 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.667064s wall, 0.421203s user + 0.078001s system = 0.499203s CPU (7.5%)

RUN-1004 : used memory is 859 MB, reserved memory is 1011 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.218988s wall, 1.450809s user + 0.156001s system = 1.606810s CPU (19.5%)

RUN-1004 : used memory is 849 MB, reserved memory is 1000 MB, peak memory is 934 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001011011100
KIT-1004 : ChipWatcher: the value of status register = 010000010000001001
KIT-1004 : ChipWatcher: the value of status register = 010000011100110001
KIT-1004 : ChipWatcher: the value of status register = 010000001010010001
KIT-1004 : ChipWatcher: the value of status register = 010000011111010010
KIT-1004 : ChipWatcher: the value of status register = 010000000010001000
KIT-1004 : ChipWatcher: the value of status register = 010000010100111001
KIT-1004 : ChipWatcher: the value of status register = 010000000101010111
KIT-1004 : ChipWatcher: the value of status register = 010000010010111011
KIT-1004 : ChipWatcher: the value of status register = 010000000110011110
KIT-1004 : ChipWatcher: the value of status register = 010000000011101001
KIT-1004 : ChipWatcher: the value of status register = 010000011110110000
KIT-1004 : ChipWatcher: the value of status register = 010000011101011010
KIT-1004 : ChipWatcher: the value of status register = 010000001110000111
KIT-1004 : ChipWatcher: the value of status register = 010000000110011100
KIT-1004 : ChipWatcher: the value of status register = 010000010110100011
KIT-1004 : ChipWatcher: the value of status register = 010000010100000010
KIT-1004 : ChipWatcher: the value of status register = 010000001001010101
KIT-1004 : ChipWatcher: the value of status register = 010000001000001000
KIT-1004 : ChipWatcher: the value of status register = 010000011111000001
KIT-1004 : ChipWatcher: the value of status register = 010000010110110000
KIT-1004 : ChipWatcher: the value of status register = 010000000001010000
KIT-1004 : ChipWatcher: the value of status register = 010000001001111001
KIT-1004 : ChipWatcher: the value of status register = 010000011100101100
KIT-1004 : ChipWatcher: the value of status register = 010000001110010101
KIT-1004 : ChipWatcher: the value of status register = 010000010101101110
KIT-1004 : ChipWatcher: the value of status register = 010000001000000111
KIT-1004 : ChipWatcher: the value of status register = 010000011010101011
KIT-1004 : ChipWatcher: the value of status register = 010000001011101010
KIT-1004 : ChipWatcher: the value of status register = 010000000100000111
KIT-1004 : ChipWatcher: the value of status register = 010000011111000110
KIT-1004 : ChipWatcher: the value of status register = 010000010100010010
KIT-1004 : ChipWatcher: the value of status register = 010000000110010111
KIT-1004 : ChipWatcher: the value of status register = 010000000001101001
KIT-1004 : ChipWatcher: the value of status register = 010000010110101011
KIT-1004 : ChipWatcher: the value of status register = 010000000111100011
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000011011101010
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
