Protel Design System Design Rule Check
PCB File : D:\Work\AltiumDesigner\MoveWiFi\moveWiFi.PcbDoc
Date     : 2018/7/16
Time     : 0:23:03

WARNING: Unplated multi-layer pad(s) detected
   Pad I1-0(1859.528mil,1310mil) on Multi-Layer on Net GND
   Pad I1-0(2050.472mil,1310mil) on Multi-Layer on Net GND

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
   Violation between Clearance Constraint: (5mil < 7mil) Between Pad D1_1-1(2622mil,5080mil) on Top Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5mil < 7mil) Between Pad D1_1-2(2682mil,5080mil) on Top Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5mil < 7mil) Between Pad D1-1(2285mil,1190mil) on Top Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5mil < 7mil) Between Pad D1-2(2225mil,1190mil) on Top Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5.669mil < 7mil) Between Pad I1_1-0(2809.284mil,5064.331mil) on Multi-Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5.669mil < 7mil) Between Pad I1_1-0(3094.716mil,5064.331mil) on Multi-Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5.669mil < 7mil) Between Pad I1-0(1812.284mil,1205.669mil) on Multi-Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (5.669mil < 7mil) Between Pad I1-0(2097.716mil,1205.669mil) on Multi-Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.818mil < 7mil) Between Pad S2-(2385.465mil,1199.409mil) on Top Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.386mil < 7mil) Between Pad S2-(2405.465mil,1186.181mil) on Top Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (4.218mil < 7mil) Between Pad S2-(2443.071mil,1225mil) on Multi-Layer And Track (2409.607mil,1276.181mil)(2419.181mil,1276.181mil) on Top Layer 
   Violation between Clearance Constraint: (2.718mil < 7mil) Between Pad S2-(2443.071mil,1225mil) on Multi-Layer And Track (2419.181mil,1276.181mil)(2480mil,1337mil) on Top Layer 
   Violation between Clearance Constraint: (3.386mil < 7mil) Between Pad S2-(2547.465mil,1186.181mil) on Top Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.818mil < 7mil) Between Pad S2-(2567.465mil,1199.409mil) on Top Layer And Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.818mil < 7mil) Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.386mil < 7mil) Between Pad S2_1-(2359.535mil,5083.819mil) on Top Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.386mil < 7mil) Between Pad S2_1-(2501.535mil,5083.819mil) on Top Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (3.818mil < 7mil) Between Pad S2_1-(2521.535mil,5070.591mil) on Top Layer And Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 7mil) Between Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer And Track (1398mil,4878mil)(1565mil,5045mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 7mil) Between Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer And Track (1565mil,5045mil)(1905mil,5045mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.681mil < 7mil) Between Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer And Track (2340.819mil,5083.819mil)(2522mil,5083.819mil) on Top Layer 
   Violation between Clearance Constraint: (3.681mil < 7mil) Between Track (1311mil,5105mil)(3594mil,5105mil) on Keep-Out Layer And Track (2340mil,5083mil)(2340.819mil,5083.819mil) on Top Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2057mil,3314mil)(2180mil,3191mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2057mil,3314mil)(2180mil,3191mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2180mil,3191mil)(2260mil,3191mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2180mil,3191mil)(2260mil,3191mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2260mil,3191mil)(2360mil,3191mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2260mil,3191mil)(2360mil,3191mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2547mil,3079mil)(2647mil,3079mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2547mil,3079mil)(2647mil,3079mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2647mil,3079mil)(2727mil,3079mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2647mil,3079mil)(2727mil,3079mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2727mil,3079mil)(2850mil,2956mil) on Bottom Layer 
   Violation between Clearance Constraint: (1mil < 7mil) Between Track (1312mil,3135mil)(3595mil,3135mil) on Keep-Out Layer And Track (2727mil,3079mil)(2850mil,2956mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.681mil < 7mil) Between Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer And Track (2385mil,1186.181mil)(2566.181mil,1186.181mil) on Top Layer 
   Violation between Clearance Constraint: (3.681mil < 7mil) Between Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer And Track (2566.181mil,1186.181mil)(2567mil,1187mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 7mil) Between Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer And Track (3002mil,1225mil)(3342mil,1225mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 7mil) Between Track (1313mil,1165mil)(3596mil,1165mil) on Keep-Out Layer And Track (3342mil,1225mil)(3509mil,1392mil) on Bottom Layer 
Rule Violations :38

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad BAT_1-1(2072mil,5044mil) on Multi-Layer And Track (2072mil,4944mil)(2072mil,5044mil) on Top Layer Location : [X = 2072mil][Y = 5044mil]
   Violation between Short-Circuit Constraint: Between Pad BAT_1-1(2072mil,5044mil) on Multi-Layer And Track (2072mil,5044mil)(2081mil,5053mil) on Top Layer Location : [X = 2076.5mil][Y = 5048.5mil]
   Violation between Short-Circuit Constraint: Between Pad BAT_1-2(1953.89mil,5044mil) on Multi-Layer And Track (1882mil,5047mil)(1950.89mil,5047mil) on Top Layer Location : [X = 1945.205mil][Y = 5047mil]
   Violation between Short-Circuit Constraint: Between Pad C1_1-1(2649mil,4937mil) on Top Layer And Track (2497.393mil,4993.819mil)(2674mil,4993.819mil) on Top Layer Location : [X = 2649mil][Y = 4958.349mil]
   Violation between Short-Circuit Constraint: Between Pad C1_1-1(2649mil,4937mil) on Top Layer And Track (2674mil,4993.819mil)(2741.181mil,4993.819mil) on Top Layer Location : [X = 2662.641mil][Y = 4958.349mil]
   Violation between Short-Circuit Constraint: Between Pad C12_1-1(3322mil,5010mil) on Top Layer And Track (3322mil,5010mil)(3322mil,5036mil) on Top Layer Location : [X = 3322mil][Y = 5010mil]
   Violation between Short-Circuit Constraint: Between Pad C12_1-2(3382mil,5010mil) on Top Layer And Via (3411mil,5009mil) from Top Layer to Bottom Layer Location : [X = 3395.208mil][Y = 5009mil]
   Violation between Short-Circuit Constraint: Between Pad C2_1-1(1882mil,5047mil) on Top Layer And Track (1882mil,5047mil)(1950.89mil,5047mil) on Top Layer Location : [X = 1882mil][Y = 5047mil]
   Violation between Short-Circuit Constraint: Between Pad C2_1-2(1882mil,4957mil) on Top Layer And Track (1895mil,4943mil)(2071mil,4943mil) on Top Layer Location : [X = 1882mil][Y = 4957mil]
   Violation between Short-Circuit Constraint: Between Pad C3_1-1(1969mil,4496mil) on Top Layer And Track (1971mil,4496mil)(2060mil,4496mil) on Top Layer Location : [X = 1969.939mil][Y = 4496mil]
   Violation between Short-Circuit Constraint: Between Pad C3_1-2(1969mil,4586mil) on Top Layer And Track (1969mil,4586mil)(1969mil,4626mil) on Top Layer Location : [X = 1969mil][Y = 4590.964mil]
   Violation between Short-Circuit Constraint: Between Pad C3_1-2(1969mil,4586mil) on Top Layer And Track (1980mil,4588mil)(2147mil,4588mil) on Top Layer Location : [X = 1979.464mil][Y = 4588mil]
   Violation between Short-Circuit Constraint: Between Pad C4_1-1(2060mil,4496mil) on Top Layer And Track (1971mil,4496mil)(2060mil,4496mil) on Top Layer Location : [X = 2060mil][Y = 4496mil]
   Violation between Short-Circuit Constraint: Between Pad C4_1-2(2060mil,4586mil) on Top Layer And Track (1980mil,4588mil)(2147mil,4588mil) on Top Layer Location : [X = 2060mil][Y = 4588mil]
   Violation between Short-Circuit Constraint: Between Pad C5_1-1(2149mil,4496mil) on Top Layer And Track (2149mil,4496mil)(2368mil,4496mil) on Top Layer Location : [X = 2157.718mil][Y = 4496mil]
   Violation between Short-Circuit Constraint: Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (1980mil,4588mil)(2147mil,4588mil) on Top Layer Location : [X = 2143.036mil][Y = 4588mil]
   Violation between Short-Circuit Constraint: Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (2147mil,4588mil)(2149mil,4586mil) on Top Layer Location : [X = 2148mil][Y = 4587mil]
   Violation between Short-Circuit Constraint: Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (2149mil,4586mil)(2151mil,4588mil) on Top Layer Location : [X = 2150mil][Y = 4587mil]
   Violation between Short-Circuit Constraint: Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (2151mil,4588mil)(2194mil,4631mil) on Top Layer Location : [X = 2154.964mil][Y = 4591.964mil]
   Violation between Short-Circuit Constraint: Between Pad C6_1-1(2730mil,4938mil) on Top Layer And Track (2674mil,4993.819mil)(2741.181mil,4993.819mil) on Top Layer Location : [X = 2730mil][Y = 4958.849mil]
   Violation between Short-Circuit Constraint: Between Pad D1_1-1(2622mil,5080mil) on Top Layer And Via (2596mil,5066mil) from Top Layer to Bottom Layer Location : [X = 2610.292mil][Y = 5072.306mil]
   Violation between Short-Circuit Constraint: Between Pad D1_1-2(2682mil,5080mil) on Top Layer And Track (2682mil,5001.819mil)(2682mil,5080mil) on Top Layer Location : [X = 2682mil][Y = 5077.543mil]
   Violation between Short-Circuit Constraint: Between Pad I1_1-0(2856.528mil,4960mil) on Multi-Layer And Track (2799mil,4936mil)(2843mil,4936mil) on Top Layer Location : [X = 2855.923mil][Y = 4956.257mil]
   Violation between Short-Circuit Constraint: Between Pad I1_1-0(2856.528mil,4960mil) on Multi-Layer And Track (2843mil,4936mil)(2856.528mil,4949.528mil) on Top Layer Location : [X = 2856.528mil][Y = 4960mil]
   Violation between Short-Circuit Constraint: Between Pad I1_1-0(3094.716mil,5064.331mil) on Multi-Layer And Track (3094.716mil,5064.331mil)(3293.669mil,5064.331mil) on Top Layer Location : [X = 3098.423mil][Y = 5064.331mil]
   Violation between Short-Circuit Constraint: Between Pad I1_1-2(2977.874mil,4942mil) on Top Layer And Track (2977.874mil,4942mil)(2977.874mil,5000.873mil) on Top Layer Location : [X = 2977.874mil][Y = 4964.451mil]
   Violation between Short-Circuit Constraint: Between Pad I1_1-3(2952.284mil,4942mil) on Top Layer And Track (2952.284mil,4942mil)(2952.284mil,5005.283mil) on Top Layer Location : [X = 2952.284mil][Y = 4964.451mil]
   Violation between Short-Circuit Constraint: Between Pad I1_1-5(2901.104mil,4942mil) on Top Layer And Track (2843mil,4936mil)(2856.528mil,4949.528mil) on Top Layer Location : [X = 2893.687mil][Y = 4949.528mil]
   Violation between Short-Circuit Constraint: Between Pad J10_1-1(1700mil,3620mil) on Top Layer And Track (1700mil,3620mil)(1977mil,3897mil) on Top Layer Location : [X = 1707.587mil][Y = 3627.587mil]
   Violation between Short-Circuit Constraint: Between Pad J11_1-1(1574mil,3620mil) on Top Layer And Track (1574mil,3620mil)(1574mil,3643mil) on Top Layer Location : [X = 1574mil][Y = 3628.26mil]
   Violation between Short-Circuit Constraint: Between Pad J11_1-1(1574mil,3620mil) on Top Layer And Track (1574mil,3643mil)(1700mil,3769mil) on Top Layer Location : [X = 1577.179mil][Y = 3639.76mil]
   Violation between Short-Circuit Constraint: Between Pad J13_1-1(1458mil,3620mil) on Top Layer And Track (1458mil,3640mil)(1629mil,3811mil) on Top Layer Location : [X = 1461.937mil][Y = 3638.26mil]
   Violation between Short-Circuit Constraint: Between Pad J16_1-1(2077mil,3485mil) on Top Layer And Track (2077mil,3485mil)(3304mil,3485mil) on Top Layer Location : [X = 2087.753mil][Y = 3485mil]
   Violation between Short-Circuit Constraint: Between Pad J17_1-1(1952mil,3620mil) on Top Layer And Track (1952mil,3620mil)(2013mil,3681mil) on Top Layer Location : [X = 1961.099mil][Y = 3629.099mil]
   Violation between Short-Circuit Constraint: Between Pad J18_1-1(2077mil,3620mil) on Top Layer And Track (2088mil,3631mil)(3497mil,3631mil) on Top Layer Location : [X = 2093.218mil][Y = 3631mil]
   Violation between Short-Circuit Constraint: Between Pad J3_1-1(1789.079mil,4295.118mil) on Multi-Layer And Track (1629mil,4164mil)(1760.394mil,4295.394mil) on Top Layer Location : [X = 1766.773mil][Y = 4291.115mil]
   Violation between Short-Circuit Constraint: Between Pad J3_1-2(1889.079mil,4245.118mil) on Multi-Layer And Track (1872mil,4245.394mil)(2049mil,4068.394mil) on Top Layer Location : [X = 1885.564mil][Y = 4237.244mil]
   Violation between Short-Circuit Constraint: Between Pad J3_1-3(1789.079mil,4195.118mil) on Multi-Layer And Track (1700mil,4123.394mil)(1772mil,4195.394mil) on Top Layer Location : [X = 1772.528mil][Y = 4190.886mil]
   Violation between Short-Circuit Constraint: Between Pad J4_1-1(1586.11mil,4692mil) on Multi-Layer And Track (1586.11mil,4586.89mil)(1586.11mil,4692mil) on Top Layer Location : [X = 1586.11mil][Y = 4691.875mil]
   Violation between Short-Circuit Constraint: Between Pad L1_1-1(2071mil,4713mil) on Top Layer And Track (2105mil,4799mil)(2136mil,4799mil) on Top Layer Location : [X = 2120.012mil][Y = 4759.068mil]
   Violation between Short-Circuit Constraint: Between Pad L1_1-2(2071mil,4951.189mil) on Top Layer And Track (1895mil,4943mil)(2071mil,4943mil) on Top Layer Location : [X = 2056.362mil][Y = 4943.776mil]
   Violation between Short-Circuit Constraint: Between Pad L1_1-2(2071mil,4951.189mil) on Top Layer And Track (2071mil,4943mil)(2072mil,4944mil) on Top Layer Location : [X = 2071.5mil][Y = 4944.276mil]
   Violation between Short-Circuit Constraint: Between Pad L1_1-2(2071mil,4951.189mil) on Top Layer And Track (2072mil,4944mil)(2072mil,5044mil) on Top Layer Location : [X = 2072mil][Y = 4951.189mil]
   Violation between Short-Circuit Constraint: Between Pad R1_1-1(2257mil,5050mil) on Top Layer And Track (2257mil,5050mil)(2277mil,5050mil) on Top Layer Location : [X = 2257mil][Y = 5050mil]
   Violation between Short-Circuit Constraint: Between Pad R1_1-1(2257mil,5050mil) on Top Layer And Track (2277mil,5050mil)(2333.181mil,4993.819mil) on Top Layer Location : [X = 2266.964mil][Y = 5049.579mil]
   Violation between Short-Circuit Constraint: Between Pad R1_1-2(2257mil,4990mil) on Top Layer And Track (2257mil,4981.5mil)(2257mil,4990mil) on Top Layer Location : [X = 2257mil][Y = 4990mil]
   Violation between Short-Circuit Constraint: Between Pad R1_1-2(2257mil,4990mil) on Top Layer And Track (2257mil,4981.5mil)(2315.5mil,4923mil) on Top Layer Location : [X = 2257mil][Y = 4985.786mil]
   Violation between Short-Circuit Constraint: Between Pad R3_1-2(2860mil,4848mil) on Top Layer And Track (2860mil,4778mil)(2860mil,4848mil) on Top Layer Location : [X = 2860mil][Y = 4848mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2385.465mil,1199.409mil) on Top Layer And Pad S2-(2405.465mil,1186.181mil) on Top Layer Location : [X = 2397.926mil][Y = 1186.397mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2385.465mil,1199.409mil) on Top Layer And Track (2385mil,1186.181mil)(2566.181mil,1186.181mil) on Top Layer Location : [X = 2385.465mil][Y = 1186.304mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2405.465mil,1186.181mil) on Top Layer And Track (2385mil,1186.181mil)(2566.181mil,1186.181mil) on Top Layer Location : [X = 2405.465mil][Y = 1186.181mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2547.465mil,1186.181mil) on Top Layer And Pad S2-(2567.465mil,1199.409mil) on Top Layer Location : [X = 2555.004mil][Y = 1186.397mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2547.465mil,1186.181mil) on Top Layer And Track (2385mil,1186.181mil)(2566.181mil,1186.181mil) on Top Layer Location : [X = 2547.465mil][Y = 1186.181mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2547.465mil,1186.181mil) on Top Layer And Track (2566.181mil,1186.181mil)(2567mil,1187mil) on Top Layer Location : [X = 2554.456mil][Y = 1186.181mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2567.465mil,1199.409mil) on Top Layer And Track (2385mil,1186.181mil)(2566.181mil,1186.181mil) on Top Layer Location : [X = 2566.729mil][Y = 1186.304mil]
   Violation between Short-Circuit Constraint: Between Pad S2-(2567.465mil,1199.409mil) on Top Layer And Track (2566.181mil,1186.181mil)(2567mil,1187mil) on Top Layer Location : [X = 2567.139mil][Y = 1186.713mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Pad S2_1-(2359.535mil,5083.819mil) on Top Layer Location : [X = 2351.996mil][Y = 5083.603mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Track (2340.819mil,5083.819mil)(2522mil,5083.819mil) on Top Layer Location : [X = 2340.271mil][Y = 5083.696mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Track (2340mil,5083mil)(2340.819mil,5083.819mil) on Top Layer Location : [X = 2339.861mil][Y = 5083.287mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2359.535mil,5083.819mil) on Top Layer And Track (2340.819mil,5083.819mil)(2522mil,5083.819mil) on Top Layer Location : [X = 2359.535mil][Y = 5083.819mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2359.535mil,5083.819mil) on Top Layer And Track (2340mil,5083mil)(2340.819mil,5083.819mil) on Top Layer Location : [X = 2352.544mil][Y = 5083.819mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2501.535mil,5083.819mil) on Top Layer And Pad S2_1-(2521.535mil,5070.591mil) on Top Layer Location : [X = 2509.074mil][Y = 5083.603mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2501.535mil,5083.819mil) on Top Layer And Track (2340.819mil,5083.819mil)(2522mil,5083.819mil) on Top Layer Location : [X = 2501.535mil][Y = 5083.819mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-(2521.535mil,5070.591mil) on Top Layer And Track (2340.819mil,5083.819mil)(2522mil,5083.819mil) on Top Layer Location : [X = 2521.535mil][Y = 5083.696mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-1(2363.535mil,4993.819mil) on Top Layer And Track (2333.181mil,4993.819mil)(2363.535mil,4993.819mil) on Top Layer Location : [X = 2363.535mil][Y = 4993.819mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-2(2497.393mil,4993.819mil) on Top Layer And Track (2427mil,4933mil)(2487.819mil,4993.819mil) on Top Layer Location : [X = 2497.393mil][Y = 4993.819mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-2(2497.393mil,4993.819mil) on Top Layer And Track (2487.819mil,4993.819mil)(2497.393mil,4993.819mil) on Top Layer Location : [X = 2497.393mil][Y = 4993.819mil]
   Violation between Short-Circuit Constraint: Between Pad S2_1-2(2497.393mil,4993.819mil) on Top Layer And Track (2497.393mil,4993.819mil)(2674mil,4993.819mil) on Top Layer Location : [X = 2497.393mil][Y = 4993.819mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-20(3160mil,3191mil) on Multi-Layer And Track (3111mil,3240mil)(3160mil,3191mil) on Top Layer Location : [X = 3152.245mil][Y = 3198.755mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-27(3447mil,3581mil) on Multi-Layer And Track (3309mil,3581mil)(3447mil,3581mil) on Top Layer Location : [X = 3437.234mil][Y = 3581mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-4(2360mil,3191mil) on Multi-Layer And Track (2260mil,3191mil)(2360mil,3191mil) on Bottom Layer Location : [X = 2360mil][Y = 3191mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-6(2460mil,3191mil) on Multi-Layer And Track (2460mil,3191mil)(2509mil,3240mil) on Top Layer Location : [X = 2467.755mil][Y = 3198.755mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-62(3060mil,4570mil) on Multi-Layer And Track (3060mil,4570mil)(3060mil,4573mil) on Top Layer Location : [X = 3060mil][Y = 4571.5mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-64(3160mil,4570mil) on Multi-Layer And Track (3160mil,4588mil)(3209mil,4637mil) on Top Layer Location : [X = 3164.69mil][Y = 4589.993mil]
   Violation between Short-Circuit Constraint: Between Pad U1_1-66(3260mil,4570mil) on Multi-Layer And Track (3260mil,4521mil)(3260mil,4570mil) on Top Layer Location : [X = 3260mil][Y = 4570mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-2(2540.5mil,4823mil) on Top Layer And Via (2581mil,4823mil) from Top Layer to Bottom Layer Location : [X = 2570.769mil][Y = 4823mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-3(2540.5mil,4873mil) on Top Layer And Track (2540.5mil,4873mil)(2540.5mil,4923mil) on Top Layer Location : [X = 2540.5mil][Y = 4873mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-3(2540.5mil,4873mil) on Top Layer And Via (2525mil,4898mil) from Top Layer to Bottom Layer Location : [X = 2525mil][Y = 4883.019mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-4(2540.5mil,4923mil) on Top Layer And Track (2540.5mil,4873mil)(2540.5mil,4923mil) on Top Layer Location : [X = 2540.5mil][Y = 4923mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-4(2540.5mil,4923mil) on Top Layer And Via (2525mil,4898mil) from Top Layer to Bottom Layer Location : [X = 2525mil][Y = 4912.981mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-5(2315.5mil,4923mil) on Top Layer And Track (2257mil,4981.5mil)(2315.5mil,4923mil) on Top Layer Location : [X = 2306.29mil][Y = 4923mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-6(2315.5mil,4873mil) on Top Layer And Track (2252mil,4873mil)(2312.5mil,4873mil) on Top Layer Location : [X = 2302.725mil][Y = 4873mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-6(2315.5mil,4873mil) on Top Layer And Track (2315.5mil,4873mil)(2316.5mil,4873mil) on Top Layer Location : [X = 2316mil][Y = 4873mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-8(2315.5mil,4773mil) on Top Layer And Track (2258mil,4773mil)(2315.5mil,4773mil) on Top Layer Location : [X = 2304.225mil][Y = 4773mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Track (2427mil,4845mil)(2427mil,4933mil) on Top Layer Location : [X = 2427mil][Y = 4845mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Via (2395mil,4798mil) from Top Layer to Bottom Layer Location : [X = 2398.684mil][Y = 4809.721mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Via (2411mil,4827mil) from Top Layer to Bottom Layer Location : [X = 2411mil][Y = 4827mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Via (2427mil,4798mil) from Top Layer to Bottom Layer Location : [X = 2427mil][Y = 4809.721mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Via (2443mil,4827mil) from Top Layer to Bottom Layer Location : [X = 2443mil][Y = 4827mil]
   Violation between Short-Circuit Constraint: Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Via (2460mil,4798mil) from Top Layer to Bottom Layer Location : [X = 2455.816mil][Y = 4809.721mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-1(3276.213mil,4954.37mil) on Top Layer And Track (3147.63mil,4954.37mil)(3276.213mil,4954.37mil) on Top Layer Location : [X = 3268.369mil][Y = 4954.37mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-10(3427.787mil,4954.37mil) on Top Layer And Track (3427.787mil,4954.37mil)(3454mil,4980.583mil) on Top Layer Location : [X = 3431.854mil][Y = 4954.832mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-2(3276.213mil,4934.685mil) on Top Layer And Track (3137.315mil,4934.685mil)(3276.213mil,4934.685mil) on Top Layer Location : [X = 3268.369mil][Y = 4934.685mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-3(3276.213mil,4915mil) on Top Layer And Track (3092.472mil,4915mil)(3276.213mil,4915mil) on Top Layer Location : [X = 3268.879mil][Y = 4915mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-7(3427.787mil,4895.315mil) on Top Layer And Track (3390.315mil,4895.315mil)(3427.787mil,4895.315mil) on Top Layer Location : [X = 3420.454mil][Y = 4895.315mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-8(3427.787mil,4915mil) on Top Layer And Track (3368mil,4915mil)(3427.787mil,4915mil) on Top Layer Location : [X = 3420.454mil][Y = 4915mil]
   Violation between Short-Circuit Constraint: Between Pad U3_1-9(3427.787mil,4934.685mil) on Top Layer And Track (3427.787mil,4934.685mil)(3469.315mil,4934.685mil) on Top Layer Location : [X = 3435.121mil][Y = 4934.685mil]
Rule Violations :97

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad I1-0(1812.284mil,1205.669mil) on Multi-Layer And Pad I1-0(1859.528mil,1310mil) on Multi-Layer [Unplated] 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=200mil) (Preferred=10mil) (All)
   Violation between Width Constraint: Track (1479.5mil,4680.5mil)(1491mil,4692mil) on Bottom Layer Actual Width = 0mil, Target Width = 8mil
   Violation between Width Constraint: Track (1882mil,4956mil)(1895mil,4943mil) on Top Layer Actual Width = 0mil, Target Width = 8mil
   Violation between Width Constraint: Track (1969mil,4498mil)(1971mil,4496mil) on Top Layer Actual Width = 0mil, Target Width = 8mil
   Violation between Width Constraint: Track (2936mil,1774mil)(2938mil,1772mil) on Top Layer Actual Width = 0mil, Target Width = 8mil
   Violation between Width Constraint: Track (3012mil,1327mil)(3025mil,1314mil) on Top Layer Actual Width = 0mil, Target Width = 8mil
   Violation between Width Constraint: Track (3416mil,1578mil)(3427.5mil,1589.5mil) on Bottom Layer Actual Width = 0mil, Target Width = 8mil
Rule Violations :6

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=12mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3_1-0(1539.079mil,3895.118mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3_1-0(1539.079mil,4345.118mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3-0(3367.921mil,1924.882mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3-0(3367.921mil,2374.882mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.819mil < 10mil) Between Area Fill (2001mil,1354mil) (2048mil,1382mil) on Top Solder And Pad I1-4(1980.306mil,1328mil) on Top Layer [Top Solder] Mask Sliver [8.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.819mil < 10mil) Between Area Fill (2859mil,4888mil) (2906mil,4916mil) on Top Solder And Pad I1_1-4(2926.693mil,4942mil) on Top Layer [Top Solder] Mask Sliver [8.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad I1_1-0(2856.528mil,4960mil) on Multi-Layer And Pad I1_1-5(2901.104mil,4942mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.453mil < 10mil) Between Pad I1_1-0(3047.472mil,4960mil) on Multi-Layer And Pad I1_1-1(3003.465mil,4942mil) on Top Layer [Top Solder] Mask Sliver [8.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad I1_1-1(3003.465mil,4942mil) on Top Layer And Pad I1_1-2(2977.874mil,4942mil) on Top Layer [Top Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad I1_1-2(2977.874mil,4942mil) on Top Layer And Pad I1_1-3(2952.284mil,4942mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.718mil < 10mil) Between Pad I1_1-2(2977.874mil,4942mil) on Top Layer And Track (3003.465mil,4836.466mil)(3003.465mil,4942mil) on Top Solder [Top Solder] Mask Sliver [5.718mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad I1_1-3(2952.284mil,4942mil) on Top Layer And Pad I1_1-4(2926.693mil,4942mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad I1_1-4(2926.693mil,4942mil) on Top Layer And Pad I1_1-5(2901.104mil,4942mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.133mil < 10mil) Between Pad I1-0(1859.528mil,1310mil) on Multi-Layer And Pad I1-1(1903.534mil,1328mil) on Top Layer [Top Solder] Mask Sliver [7.133mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad I1-0(2050.472mil,1310mil) on Multi-Layer And Pad I1-5(2005.897mil,1328mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad I1-1(1903.534mil,1328mil) on Top Layer And Pad I1-2(1929.127mil,1328mil) on Top Layer [Top Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad I1-2(1929.127mil,1328mil) on Top Layer And Pad I1-3(1954.716mil,1328mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.718mil < 10mil) Between Pad I1-2(1929.127mil,1328mil) on Top Layer And Track (1903.534mil,1328mil)(1903.534mil,1433.534mil) on Top Solder [Top Solder] Mask Sliver [5.718mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad I1-3(1954.716mil,1328mil) on Top Layer And Pad I1-4(1980.306mil,1328mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad I1-4(1980.306mil,1328mil) on Top Layer And Pad I1-5(2005.897mil,1328mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.008mil < 10mil) Between Track (2071mil,4765mil)(2105mil,4799mil) on Top Solder And Track (2160mil,4823mil)(2315.5mil,4823mil) on Top Solder [Top Solder] Mask Sliver [5.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.008mil < 10mil) Between Track (2591.5mil,1447mil)(2747mil,1447mil) on Top Solder And Track (2802mil,1471mil)(2836mil,1505mil) on Top Solder [Top Solder] Mask Sliver [5.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2395mil,4736mil) from Top Layer to Bottom Layer And Via (2427mil,4767mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2395mil,4767mil) from Top Layer to Bottom Layer And Via (2427mil,4798mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2395mil,4767mil) from Top Layer to Bottom Layer And Via (2428mil,4736mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2395mil,4798mil) from Top Layer to Bottom Layer And Via (2427mil,4767mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2427mil,4767mil) from Top Layer to Bottom Layer And Via (2460mil,4736mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2427mil,4767mil) from Top Layer to Bottom Layer And Via (2460mil,4798mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2427mil,4798mil) from Top Layer to Bottom Layer And Via (2460mil,4767mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2428mil,4736mil) from Top Layer to Bottom Layer And Via (2460mil,4767mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2447mil,1472mil) from Top Layer to Bottom Layer And Via (2480mil,1503mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2447mil,1503mil) from Top Layer to Bottom Layer And Via (2479mil,1534mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2447mil,1503mil) from Top Layer to Bottom Layer And Via (2480mil,1472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2447mil,1534mil) from Top Layer to Bottom Layer And Via (2480mil,1503mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.277mil < 10mil) Between Via (2479mil,1534mil) from Top Layer to Bottom Layer And Via (2512mil,1503mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.277mil] / [Bottom Solder] Mask Sliver [2.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2480mil,1472mil) from Top Layer to Bottom Layer And Via (2512mil,1503mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2480mil,1503mil) from Top Layer to Bottom Layer And Via (2512mil,1472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.553mil < 10mil) Between Via (2480mil,1503mil) from Top Layer to Bottom Layer And Via (2512mil,1534mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.553mil] / [Bottom Solder] Mask Sliver [1.553mil]
Rule Violations :34

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (1532.5mil,1200mil) on Top Overlay And Pad C11-1(1525mil,1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (1532.5mil,1260mil) on Top Overlay And Pad C12-2(1525mil,1260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (1577.5mil,1200mil) on Top Overlay And Pad C11-2(1585mil,1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (1577.5mil,1260mil) on Top Overlay And Pad C12-1(1585mil,1260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (1882mil,4968.26mil) on Top Overlay And Pad C2_1-2(1882mil,4957mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.593mil < 10mil) Between Arc (1882mil,5035.74mil) on Top Overlay And Pad BAT_1-2(1953.89mil,5044mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (1882mil,5035.74mil) on Top Overlay And Pad C2_1-1(1882mil,5047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (1969mil,4507.26mil) on Top Overlay And Pad C3_1-1(1969mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (1969mil,4574.74mil) on Top Overlay And Pad C3_1-2(1969mil,4586mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2060mil,4507.26mil) on Top Overlay And Pad C4_1-1(2060mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2060mil,4574.74mil) on Top Overlay And Pad C4_1-2(2060mil,4586mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2076.26mil,4929mil) on Bottom Overlay And Pad C7_1-1(2065mil,4929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2143.74mil,4929mil) on Bottom Overlay And Pad C7_1-2(2155mil,4929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2149mil,4507.26mil) on Top Overlay And Pad C5_1-1(2149mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2149mil,4574.74mil) on Top Overlay And Pad C5_1-2(2149mil,4586mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2177mil,1343.26mil) on Top Overlay And Pad C6-1(2177mil,1332mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2177mil,1410.74mil) on Top Overlay And Pad C6-2(2177mil,1422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2258mil,1344.26mil) on Top Overlay And Pad C1-1(2258mil,1333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2258mil,1411.74mil) on Top Overlay And Pad C1-2(2258mil,1423mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2649mil,4858.26mil) on Top Overlay And Pad C1_1-2(2649mil,4847mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2649mil,4925.74mil) on Top Overlay And Pad C1_1-1(2649mil,4937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2730mil,4859.26mil) on Top Overlay And Pad C6_1-2(2730mil,4848mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2730mil,4926.74mil) on Top Overlay And Pad C6_1-1(2730mil,4938mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2758mil,1695.26mil) on Top Overlay And Pad C5-2(2758mil,1684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2758mil,1762.74mil) on Top Overlay And Pad C5-1(2758mil,1774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2763.26mil,1341mil) on Bottom Overlay And Pad C7-2(2752mil,1341mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2830.74mil,1341mil) on Bottom Overlay And Pad C7-1(2842mil,1341mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2847mil,1695.26mil) on Top Overlay And Pad C4-2(2847mil,1684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2847mil,1762.74mil) on Top Overlay And Pad C4-1(2847mil,1774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2938mil,1695.26mil) on Top Overlay And Pad C3-2(2938mil,1684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (2938mil,1762.74mil) on Top Overlay And Pad C3-1(2938mil,1774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.593mil < 10mil) Between Arc (3025mil,1234.26mil) on Top Overlay And Pad BAT-2(2953.11mil,1226mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (3025mil,1234.26mil) on Top Overlay And Pad C2-1(3025mil,1223mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.757mil < 10mil) Between Arc (3025mil,1301.74mil) on Top Overlay And Pad C2-2(3025mil,1313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (3329.5mil,5010mil) on Top Overlay And Pad C12_1-1(3322mil,5010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (3329.5mil,5070mil) on Top Overlay And Pad C11_1-2(3322mil,5070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (3374.5mil,5010mil) on Top Overlay And Pad C12_1-2(3382mil,5010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Arc (3374.5mil,5070mil) on Top Overlay And Pad C11_1-1(3382mil,5070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2382mil,4724mil) (2470mil,4804mil) on Top Layer And Pad U2_1-0(2456.5mil,4785.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2437mil,1466mil) (2525mil,1546mil) on Top Layer And Pad U2-0(2450.5mil,1484.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BAT_1-1(2072mil,5044mil) on Multi-Layer And Text "BAT_1" (2195mil,5057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BAT_1-1(2072mil,5044mil) on Multi-Layer And Text "R4_1" (2077mil,5031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.541mil < 10mil) Between Pad BAT_1-2(1953.89mil,5044mil) on Multi-Layer And Track (1917.433mil,5010.395mil)(1917.433mil,5071.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BAT-1(2835mil,1226mil) on Multi-Layer And Text "R4" (2830mil,1239mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.541mil < 10mil) Between Pad BAT-2(2953.11mil,1226mil) on Multi-Layer And Track (2989.567mil,1198.355mil)(2989.567mil,1259.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C1_1-1(2649mil,4937mil) on Top Layer And Track (2613.567mil,4904.519mil)(2613.567mil,4961.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C1_1-1(2649mil,4937mil) on Top Layer And Track (2625.166mil,4899.748mil)(2672.41mil,4899.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C1_1-1(2649mil,4937mil) on Top Layer And Track (2684.433mil,4900.395mil)(2684.433mil,4961.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C1_1-2(2649mil,4847mil) on Top Layer And Track (2613.567mil,4822.827mil)(2613.567mil,4880.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C1_1-2(2649mil,4847mil) on Top Layer And Track (2625.166mil,4884mil)(2672.41mil,4884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C1_1-2(2649mil,4847mil) on Top Layer And Track (2684.433mil,4822.827mil)(2684.433mil,4880.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C1-1(2258mil,1333mil) on Top Layer And Track (2222.567mil,1308.355mil)(2222.567mil,1369.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C1-1(2258mil,1333mil) on Top Layer And Track (2234.59mil,1370.252mil)(2281.834mil,1370.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C1-1(2258mil,1333mil) on Top Layer And Track (2293.433mil,1308.355mil)(2293.433mil,1365.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C11_1-1(3382mil,5070mil) on Top Layer And Track (3371.017mil,5043.5mil)(3401.017mil,5043.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C11_1-1(3382mil,5070mil) on Top Layer And Track (3371.017mil,5096.5mil)(3401.017mil,5096.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.1mil < 10mil) Between Pad C11_1-2(3322mil,5070mil) on Top Layer And Track (3302.983mil,5043.5mil)(3335.483mil,5043.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.002mil < 10mil) Between Pad C11_1-2(3322mil,5070mil) on Top Layer And Track (3302.983mil,5096.5mil)(3335.483mil,5096.516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C11-1(1525mil,1200mil) on Top Layer And Track (1505.983mil,1226.5mil)(1535.983mil,1226.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.681mil < 10mil) Between Pad C11-1(1525mil,1200mil) on Top Layer And Track (1505.984mil,1173.5mil)(1535.984mil,1173.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.002mil < 10mil) Between Pad C11-2(1585mil,1200mil) on Top Layer And Track (1571.516mil,1173.484mil)(1604.016mil,1173.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C11-2(1585mil,1200mil) on Top Layer And Track (1571.517mil,1226.5mil)(1604.016mil,1226.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C1-2(2258mil,1423mil) on Top Layer And Track (2222.567mil,1389.82mil)(2222.567mil,1447.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C1-2(2258mil,1423mil) on Top Layer And Track (2234.59mil,1386mil)(2281.834mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C1-2(2258mil,1423mil) on Top Layer And Track (2293.433mil,1389.82mil)(2293.433mil,1447.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.681mil < 10mil) Between Pad C12_1-1(3322mil,5010mil) on Top Layer And Track (3302.983mil,4983.5mil)(3332.983mil,4983.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C12_1-1(3322mil,5010mil) on Top Layer And Track (3302.983mil,5036.5mil)(3332.983mil,5036.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.002mil < 10mil) Between Pad C12_1-2(3382mil,5010mil) on Top Layer And Track (3368.517mil,4983.484mil)(3401.017mil,4983.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C12_1-2(3382mil,5010mil) on Top Layer And Track (3368.517mil,5036.5mil)(3401.017mil,5036.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C12-1(1585mil,1260mil) on Top Layer And Track (1574.016mil,1286.5mil)(1604.016mil,1286.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C12-1(1585mil,1260mil) on Top Layer And Track (1574.017mil,1233.5mil)(1604.017mil,1233.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.1mil < 10mil) Between Pad C12-2(1525mil,1260mil) on Top Layer And Track (1505.984mil,1233.5mil)(1538.483mil,1233.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.002mil < 10mil) Between Pad C12-2(1525mil,1260mil) on Top Layer And Track (1505.984mil,1286.5mil)(1538.484mil,1286.516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C2_1-1(1882mil,5047mil) on Top Layer And Track (1846.567mil,5014.519mil)(1846.567mil,5071.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C2_1-1(1882mil,5047mil) on Top Layer And Track (1858.166mil,5009.748mil)(1905.41mil,5009.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C2_1-1(1882mil,5047mil) on Top Layer And Track (1917.433mil,5010.395mil)(1917.433mil,5071.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C2_1-2(1882mil,4957mil) on Top Layer And Track (1846.567mil,4932.827mil)(1846.567mil,4990.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C2_1-2(1882mil,4957mil) on Top Layer And Track (1858.166mil,4994mil)(1905.41mil,4994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C2_1-2(1882mil,4957mil) on Top Layer And Track (1917.433mil,4932.827mil)(1917.433mil,4990.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C2-1(3025mil,1223mil) on Top Layer And Track (2989.567mil,1198.355mil)(2989.567mil,1259.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C2-1(3025mil,1223mil) on Top Layer And Track (3001.59mil,1260.252mil)(3048.834mil,1260.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C2-1(3025mil,1223mil) on Top Layer And Track (3060.433mil,1198.355mil)(3060.433mil,1255.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C2-2(3025mil,1313mil) on Top Layer And Track (2989.567mil,1279.82mil)(2989.567mil,1337.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C2-2(3025mil,1313mil) on Top Layer And Track (3001.59mil,1276mil)(3048.834mil,1276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C2-2(3025mil,1313mil) on Top Layer And Track (3060.433mil,1279.82mil)(3060.433mil,1337.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C3_1-1(1969mil,4496mil) on Top Layer And Track (1933.567mil,4471.355mil)(1933.567mil,4532.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C3_1-1(1969mil,4496mil) on Top Layer And Track (1945.59mil,4533.252mil)(1992.834mil,4533.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C3_1-1(1969mil,4496mil) on Top Layer And Track (2004.433mil,4471.355mil)(2004.433mil,4528.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C3_1-2(1969mil,4586mil) on Top Layer And Track (1933.567mil,4552.82mil)(1933.567mil,4610.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C3_1-2(1969mil,4586mil) on Top Layer And Track (1945.59mil,4549mil)(1992.834mil,4549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C3_1-2(1969mil,4586mil) on Top Layer And Track (2004.433mil,4552.82mil)(2004.433mil,4610.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C3-1(2938mil,1774mil) on Top Layer And Track (2902.567mil,1741.519mil)(2902.567mil,1798.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C3-1(2938mil,1774mil) on Top Layer And Track (2914.166mil,1736.748mil)(2961.41mil,1736.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C3-1(2938mil,1774mil) on Top Layer And Track (2973.433mil,1737.395mil)(2973.433mil,1798.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C3-2(2938mil,1684mil) on Top Layer And Track (2902.567mil,1659.827mil)(2902.567mil,1717.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C3-2(2938mil,1684mil) on Top Layer And Track (2914.166mil,1721mil)(2961.41mil,1721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C3-2(2938mil,1684mil) on Top Layer And Track (2973.433mil,1659.827mil)(2973.433mil,1717.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C4_1-1(2060mil,4496mil) on Top Layer And Track (2024.567mil,4471.355mil)(2024.567mil,4532.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C4_1-1(2060mil,4496mil) on Top Layer And Track (2036.59mil,4533.252mil)(2083.834mil,4533.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C4_1-1(2060mil,4496mil) on Top Layer And Track (2095.433mil,4471.355mil)(2095.433mil,4528.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C4_1-2(2060mil,4586mil) on Top Layer And Track (2024.567mil,4552.82mil)(2024.567mil,4610.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C4_1-2(2060mil,4586mil) on Top Layer And Track (2036.59mil,4549mil)(2083.834mil,4549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C4_1-2(2060mil,4586mil) on Top Layer And Track (2095.433mil,4552.82mil)(2095.433mil,4610.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C4-1(2847mil,1774mil) on Top Layer And Track (2811.567mil,1741.519mil)(2811.567mil,1798.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C4-1(2847mil,1774mil) on Top Layer And Track (2823.166mil,1736.748mil)(2870.41mil,1736.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C4-1(2847mil,1774mil) on Top Layer And Track (2882.433mil,1737.395mil)(2882.433mil,1798.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C4-2(2847mil,1684mil) on Top Layer And Track (2811.567mil,1659.827mil)(2811.567mil,1717.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C4-2(2847mil,1684mil) on Top Layer And Track (2823.166mil,1721mil)(2870.41mil,1721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C4-2(2847mil,1684mil) on Top Layer And Track (2882.433mil,1659.827mil)(2882.433mil,1717.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C5_1-1(2149mil,4496mil) on Top Layer And Track (2113.567mil,4471.355mil)(2113.567mil,4532.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C5_1-1(2149mil,4496mil) on Top Layer And Track (2125.59mil,4533.252mil)(2172.834mil,4533.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C5_1-1(2149mil,4496mil) on Top Layer And Track (2184.433mil,4471.355mil)(2184.433mil,4528.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (2113.567mil,4552.82mil)(2113.567mil,4610.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (2125.59mil,4549mil)(2172.834mil,4549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C5_1-2(2149mil,4586mil) on Top Layer And Track (2184.433mil,4552.82mil)(2184.433mil,4610.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C5-1(2758mil,1774mil) on Top Layer And Track (2722.567mil,1741.519mil)(2722.567mil,1798.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C5-1(2758mil,1774mil) on Top Layer And Track (2734.166mil,1736.748mil)(2781.41mil,1736.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C5-1(2758mil,1774mil) on Top Layer And Track (2793.433mil,1737.395mil)(2793.433mil,1798.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C5-2(2758mil,1684mil) on Top Layer And Track (2722.567mil,1659.827mil)(2722.567mil,1717.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C5-2(2758mil,1684mil) on Top Layer And Track (2734.166mil,1721mil)(2781.41mil,1721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C5-2(2758mil,1684mil) on Top Layer And Track (2793.433mil,1659.827mil)(2793.433mil,1717.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C6_1-1(2730mil,4938mil) on Top Layer And Track (2694.567mil,4905.519mil)(2694.567mil,4962.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C6_1-1(2730mil,4938mil) on Top Layer And Track (2706.166mil,4900.748mil)(2753.41mil,4900.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C6_1-1(2730mil,4938mil) on Top Layer And Track (2765.433mil,4901.395mil)(2765.433mil,4962.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C6_1-2(2730mil,4848mil) on Top Layer And Track (2694.567mil,4823.827mil)(2694.567mil,4881.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C6_1-2(2730mil,4848mil) on Top Layer And Track (2706.166mil,4885mil)(2753.41mil,4885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C6_1-2(2730mil,4848mil) on Top Layer And Track (2765.433mil,4823.827mil)(2765.433mil,4881.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C6-1(2177mil,1332mil) on Top Layer And Track (2141.567mil,1307.355mil)(2141.567mil,1368.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C6-1(2177mil,1332mil) on Top Layer And Track (2153.59mil,1369.252mil)(2200.834mil,1369.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C6-1(2177mil,1332mil) on Top Layer And Track (2212.433mil,1307.355mil)(2212.433mil,1364.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C6-2(2177mil,1422mil) on Top Layer And Track (2141.567mil,1388.82mil)(2141.567mil,1446.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C6-2(2177mil,1422mil) on Top Layer And Track (2153.59mil,1385mil)(2200.834mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C6-2(2177mil,1422mil) on Top Layer And Track (2212.433mil,1388.82mil)(2212.433mil,1446.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.187mil < 10mil) Between Pad C7_1-1(2065mil,4929mil) on Bottom Layer And Text "C7_1" (1973mil,4944mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.187mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C7_1-1(2065mil,4929mil) on Bottom Layer And Track (2040.355mil,4893.567mil)(2101.605mil,4893.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C7_1-1(2065mil,4929mil) on Bottom Layer And Track (2040.355mil,4964.433mil)(2097.481mil,4964.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad C7_1-1(2065mil,4929mil) on Bottom Layer And Track (2102.252mil,4905.59mil)(2102.252mil,4952.834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad C7_1-2(2155mil,4929mil) on Bottom Layer And Track (2118mil,4905.59mil)(2118mil,4952.834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad C7_1-2(2155mil,4929mil) on Bottom Layer And Track (2121.82mil,4893.567mil)(2179.173mil,4893.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C7_1-2(2155mil,4929mil) on Bottom Layer And Track (2121.82mil,4964.433mil)(2179.173mil,4964.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.097mil < 10mil) Between Pad C7_1-2(2155mil,4929mil) on Bottom Layer And Track (2128.5mil,4965.5mil)(2128.5mil,5004.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C7_1-2(2155mil,4929mil) on Bottom Layer And Track (2128.5mil,4965.5mil)(2181.5mil,4965.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.586mil < 10mil) Between Pad C7_1-2(2155mil,4929mil) on Bottom Layer And Track (2181.5mil,4967mil)(2181.5mil,5004.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.586mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.402mil < 10mil) Between Pad C7-1(2842mil,1341mil) on Bottom Layer And Track (2804.748mil,1317.166mil)(2804.748mil,1364.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C7-1(2842mil,1341mil) on Bottom Layer And Track (2805.395mil,1376.433mil)(2866.645mil,1376.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad C7-1(2842mil,1341mil) on Bottom Layer And Track (2809.519mil,1305.567mil)(2866.645mil,1305.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.586mil < 10mil) Between Pad C7-2(2752mil,1341mil) on Bottom Layer And Track (2725.5mil,1265.5mil)(2725.5mil,1303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.586mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C7-2(2752mil,1341mil) on Bottom Layer And Track (2725.5mil,1304.5mil)(2778.5mil,1304.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C7-2(2752mil,1341mil) on Bottom Layer And Track (2727.827mil,1305.567mil)(2785.18mil,1305.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.933mil < 10mil) Between Pad C7-2(2752mil,1341mil) on Bottom Layer And Track (2727.827mil,1376.433mil)(2785.18mil,1376.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.097mil < 10mil) Between Pad C7-2(2752mil,1341mil) on Bottom Layer And Track (2778.5mil,1265.5mil)(2778.5mil,1304.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad C7-2(2752mil,1341mil) on Bottom Layer And Track (2789mil,1317.166mil)(2789mil,1364.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1_1-1(2622mil,5080mil) on Top Layer And Track (2595.5mil,5053.5mil)(2595.5mil,5106.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad D1_1-1(2622mil,5080mil) on Top Layer And Track (2595.5mil,5053.5mil)(2634.5mil,5053.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1_1-1(2622mil,5080mil) on Top Layer And Track (2597mil,5106.5mil)(2634.5mil,5106.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1_1-2(2682mil,5080mil) on Top Layer And Text "D1_1" (2747mil,5090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1_1-2(2682mil,5080mil) on Top Layer And Track (2669.5mil,5053.5mil)(2707mil,5053.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1_1-2(2682mil,5080mil) on Top Layer And Track (2669.5mil,5106.5mil)(2707mil,5106.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1_1-2(2682mil,5080mil) on Top Layer And Track (2707mil,5053.5mil)(2707mil,5106.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-1(2285mil,1190mil) on Top Layer And Track (2272.5mil,1163.5mil)(2310mil,1163.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-1(2285mil,1190mil) on Top Layer And Track (2272.5mil,1216.5mil)(2311.5mil,1216.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-1(2285mil,1190mil) on Top Layer And Track (2311.5mil,1163.5mil)(2311.5mil,1216.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-2(2225mil,1190mil) on Top Layer And Track (2200mil,1163.5mil)(2200mil,1216.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad D1-2(2225mil,1190mil) on Top Layer And Track (2200mil,1163.5mil)(2237.5mil,1163.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-2(2225mil,1190mil) on Top Layer And Track (2200mil,1216.5mil)(2237.5mil,1216.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.725mil < 10mil) Between Pad I1_1-0(2809.284mil,5064.331mil) on Multi-Layer And Track (2794.803mil,4924mil)(2794.803mil,5025.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad I1_1-0(3094.716mil,5064.331mil) on Multi-Layer And Track (3109.764mil,4924mil)(3109.764mil,5023.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1_1-1(3003.465mil,4942mil) on Top Layer And Track (2865.669mil,4999.497mil)(3038.898mil,4999.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1_1-2(2977.874mil,4942mil) on Top Layer And Track (2865.669mil,4999.497mil)(3038.898mil,4999.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1_1-3(2952.284mil,4942mil) on Top Layer And Track (2865.669mil,4999.497mil)(3038.898mil,4999.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1_1-4(2926.693mil,4942mil) on Top Layer And Track (2865.669mil,4999.497mil)(3038.898mil,4999.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1_1-5(2901.104mil,4942mil) on Top Layer And Track (2865.669mil,4999.497mil)(3038.898mil,4999.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.871mil < 10mil) Between Pad I1-0(1812.284mil,1205.669mil) on Multi-Layer And Track (1797.236mil,1246.26mil)(1797.236mil,1346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.871mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Pad I1-0(2097.716mil,1205.669mil) on Multi-Layer And Track (2112.197mil,1244.914mil)(2112.197mil,1346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1-1(1903.534mil,1328mil) on Top Layer And Track (1868.102mil,1270.504mil)(2041.331mil,1270.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1-2(1929.127mil,1328mil) on Top Layer And Track (1868.102mil,1270.504mil)(2041.331mil,1270.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1-3(1954.716mil,1328mil) on Top Layer And Track (1868.102mil,1270.504mil)(2041.331mil,1270.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1-4(1980.306mil,1328mil) on Top Layer And Track (1868.102mil,1270.504mil)(2041.331mil,1270.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad I1-5(2005.897mil,1328mil) on Top Layer And Track (1868.102mil,1270.504mil)(2041.331mil,1270.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.928mil < 10mil) Between Pad J3_1-0(1419mil,3815mil) on Multi-Layer And Track (1289.079mil,3820.118mil)(1964.079mil,3820.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3_1-0(1419mil,4425.236mil) on Multi-Layer And Track (1289.079mil,4420.118mil)(1964.079mil,4420.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.928mil < 10mil) Between Pad J3-0(3488mil,1844.764mil) on Multi-Layer And Track (2942.921mil,1849.882mil)(3617.921mil,1849.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-0(3488mil,2455mil) on Multi-Layer And Track (2942.921mil,2449.882mil)(3617.921mil,2449.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad J4_1-1(1586.11mil,4692mil) on Multi-Layer And Track (1571.346mil,4689.552mil)(1661.346mil,4689.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J4_1-2(1468mil,4692mil) on Multi-Layer And Track (1336.346mil,4689.552mil)(1441.346mil,4689.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad J4-1(3320.89mil,1578mil) on Multi-Layer And Track (3245.654mil,1580.448mil)(3335.654mil,1580.448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad J4-2(3439mil,1578mil) on Multi-Layer And Track (3465.654mil,1580.448mil)(3570.654mil,1580.448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1_1-1(2071mil,4713mil) on Top Layer And Text "C4_1" (2075mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mil < 10mil) Between Pad L1_1-1(2071mil,4713mil) on Top Layer And Text "C5_1" (2159mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1_1-1(2071mil,4713mil) on Top Layer And Track (1941mil,4713mil)(2200.842mil,4713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1_1-2(2071mil,4951.189mil) on Top Layer And Track (1941mil,4951.189mil)(2200.842mil,4951.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mil < 10mil) Between Pad L1-1(2836mil,1557mil) on Top Layer And Text "C4" (2832mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mil < 10mil) Between Pad L1-1(2836mil,1557mil) on Top Layer And Text "C5" (2748mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2836mil,1557mil) on Top Layer And Track (2706.158mil,1557mil)(2966mil,1557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(2836mil,1318.811mil) on Top Layer And Track (2706.158mil,1318.811mil)(2966mil,1318.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_1-1(2257mil,5050mil) on Top Layer And Text "R1_1" (2318mil,5070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1_1-1(2257mil,5050mil) on Top Layer And Track (2230.5mil,5037.5mil)(2230.5mil,5076.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1_1-1(2257mil,5050mil) on Top Layer And Track (2230.5mil,5076.5mil)(2283.5mil,5076.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1_1-1(2257mil,5050mil) on Top Layer And Track (2283.5mil,5037.5mil)(2283.5mil,5075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad R1_1-2(2257mil,4990mil) on Top Layer And Track (2230.5mil,4965mil)(2230.5mil,5002.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1_1-2(2257mil,4990mil) on Top Layer And Track (2230.5mil,4965mil)(2283.5mil,4965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1_1-2(2257mil,4990mil) on Top Layer And Track (2283.5mil,4965mil)(2283.5mil,5002.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1-1(2650mil,1220mil) on Top Layer And Track (2623.5mil,1193.5mil)(2676.5mil,1193.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad R1-1(2650mil,1220mil) on Top Layer And Track (2623.5mil,1195mil)(2623.5mil,1232.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1-1(2650mil,1220mil) on Top Layer And Track (2676.5mil,1193.5mil)(2676.5mil,1232.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1-2(2650mil,1280mil) on Top Layer And Track (2623.5mil,1267.5mil)(2623.5mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-2(2650mil,1280mil) on Top Layer And Track (2623.5mil,1305mil)(2676.5mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1-2(2650mil,1280mil) on Top Layer And Track (2676.5mil,1267.5mil)(2676.5mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3_1-1(2800mil,4848mil) on Top Layer And Track (2773.5mil,4821.5mil)(2773.5mil,4874.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad R3_1-1(2800mil,4848mil) on Top Layer And Track (2773.5mil,4821.5mil)(2812.5mil,4821.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3_1-1(2800mil,4848mil) on Top Layer And Track (2775mil,4874.5mil)(2812.5mil,4874.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3_1-2(2860mil,4848mil) on Top Layer And Text "R3_1" (2933mil,4859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3_1-2(2860mil,4848mil) on Top Layer And Track (2847.5mil,4821.5mil)(2885mil,4821.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3_1-2(2860mil,4848mil) on Top Layer And Track (2847.5mil,4874.5mil)(2885mil,4874.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3_1-2(2860mil,4848mil) on Top Layer And Track (2885mil,4821.5mil)(2885mil,4874.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3-1(2107mil,1422mil) on Top Layer And Track (2094.5mil,1395.5mil)(2132mil,1395.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3-1(2107mil,1422mil) on Top Layer And Track (2094.5mil,1448.5mil)(2133.5mil,1448.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3-1(2107mil,1422mil) on Top Layer And Track (2133.5mil,1395.5mil)(2133.5mil,1448.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-2(2047mil,1422mil) on Top Layer And Track (2022mil,1395.5mil)(2022mil,1448.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad R3-2(2047mil,1422mil) on Top Layer And Track (2022mil,1395.5mil)(2059.5mil,1395.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R3-2(2047mil,1422mil) on Top Layer And Track (2022mil,1448.5mil)(2059.5mil,1448.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Pad R4_1-1(2155mil,4992mil) on Bottom Layer And Text "R4_1" (2077mil,5031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Pad R4_1-1(2155mil,4992mil) on Bottom Layer And Track (2121.82mil,4964.433mil)(2179.173mil,4964.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad R4_1-1(2155mil,4992mil) on Bottom Layer And Track (2128.5mil,4965.5mil)(2128.5mil,5004.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4_1-1(2155mil,4992mil) on Bottom Layer And Track (2128.5mil,4965.5mil)(2181.5mil,4965.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4_1-1(2155mil,4992mil) on Bottom Layer And Track (2181.5mil,4967mil)(2181.5mil,5004.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R4_1-2(2155mil,5052mil) on Bottom Layer And Text "R4_1" (2077mil,5031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4_1-2(2155mil,5052mil) on Bottom Layer And Track (2128.5mil,5039.5mil)(2128.5mil,5077mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4_1-2(2155mil,5052mil) on Bottom Layer And Track (2128.5mil,5077mil)(2181.5mil,5077mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4_1-2(2155mil,5052mil) on Bottom Layer And Track (2181.5mil,5039.5mil)(2181.5mil,5077mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4-1(2752mil,1278mil) on Bottom Layer And Track (2725.5mil,1265.5mil)(2725.5mil,1303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4-1(2752mil,1278mil) on Bottom Layer And Track (2725.5mil,1304.5mil)(2778.5mil,1304.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Pad R4-1(2752mil,1278mil) on Bottom Layer And Track (2727.827mil,1305.567mil)(2785.18mil,1305.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4-1(2752mil,1278mil) on Bottom Layer And Track (2778.5mil,1265.5mil)(2778.5mil,1304.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad R4-2(2752mil,1218mil) on Bottom Layer And Track (2725.5mil,1193mil)(2725.5mil,1230.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-2(2752mil,1218mil) on Bottom Layer And Track (2725.5mil,1193mil)(2778.5mil,1193mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4-2(2752mil,1218mil) on Bottom Layer And Track (2778.5mil,1193mil)(2778.5mil,1230.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-(2385.465mil,1199.409mil) on Top Layer And Track (2385.071mil,1185.181mil)(2385.071mil,1279.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-(2385.465mil,1199.409mil) on Top Layer And Track (2385.071mil,1185.181mil)(2429.465mil,1185.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.52mil < 10mil) Between Pad S2-(2405.465mil,1186.181mil) on Top Layer And Track (2385.071mil,1185.181mil)(2385.071mil,1279.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-(2405.465mil,1186.181mil) on Top Layer And Track (2385.071mil,1185.181mil)(2429.465mil,1185.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-(2547.465mil,1186.181mil) on Top Layer And Track (2522.465mil,1185.181mil)(2567.465mil,1185.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad S2-(2547.465mil,1186.181mil) on Top Layer And Track (2567.465mil,1185.181mil)(2567.465mil,1280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.239mil < 10mil) Between Pad S2-(2567.465mil,1199.409mil) on Top Layer And Text "R1" (2589mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.363mil < 10mil) Between Pad S2-(2567.465mil,1199.409mil) on Top Layer And Track (2522.465mil,1185.181mil)(2567.465mil,1185.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-(2567.465mil,1199.409mil) on Top Layer And Track (2567.465mil,1185.181mil)(2567.465mil,1280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.239mil < 10mil) Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Text "R1_1" (2318mil,5070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Track (2339.535mil,4989.882mil)(2339.535mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2339.535mil,5070.591mil) on Top Layer And Track (2339.535mil,5084.819mil)(2384.535mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad S2_1-(2359.535mil,5083.819mil) on Top Layer And Track (2339.535mil,4989.882mil)(2339.535mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2359.535mil,5083.819mil) on Top Layer And Track (2339.535mil,5084.819mil)(2384.535mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad S2_1-(2501.535mil,5083.819mil) on Top Layer And Text "S2_1" (2582mil,5090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2501.535mil,5083.819mil) on Top Layer And Track (2477.535mil,5084.819mil)(2521.929mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.52mil < 10mil) Between Pad S2_1-(2501.535mil,5083.819mil) on Top Layer And Track (2521.929mil,4990.819mil)(2521.929mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2521.535mil,5070.591mil) on Top Layer And Text "S2_1" (2582mil,5090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2521.535mil,5070.591mil) on Top Layer And Track (2477.535mil,5084.819mil)(2521.929mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-(2521.535mil,5070.591mil) on Top Layer And Track (2521.929mil,4990.819mil)(2521.929mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad S2_1-1(2363.535mil,4993.819mil) on Top Layer And Track (2339.535mil,4989.882mil)(2339.535mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-1(2363.535mil,4993.819mil) on Top Layer And Track (2339.535mil,4989.882mil)(2522mil,4989.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2_1-2(2497.393mil,4993.819mil) on Top Layer And Track (2339.535mil,4989.882mil)(2522mil,4989.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad S2_1-2(2497.393mil,4993.819mil) on Top Layer And Track (2521.929mil,4990.819mil)(2521.929mil,5084.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2543.465mil,1276.181mil) on Top Layer And Track (2385mil,1280.118mil)(2567.465mil,1280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad S2-1(2543.465mil,1276.181mil) on Top Layer And Track (2567.465mil,1185.181mil)(2567.465mil,1280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad S2-2(2409.607mil,1276.181mil) on Top Layer And Track (2385.071mil,1185.181mil)(2385.071mil,1279.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2409.607mil,1276.181mil) on Top Layer And Track (2385mil,1280.118mil)(2567.465mil,1280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.658mil < 10mil) Between Pad U2_1-0(2456.5mil,4785.2mil) on Top Overlay And Pad U2_1-9(2427mil,4845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.918mil < 10mil) Between Pad U2_1-0(2456.5mil,4785.2mil) on Top Overlay And Via (2427mil,4767mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [9.918mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.724mil < 10mil) Between Pad U2_1-0(2456.5mil,4785.2mil) on Top Overlay And Via (2427mil,4798mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [8.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2_1-0(2456.5mil,4785.2mil) on Top Overlay And Via (2460mil,4767mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2_1-0(2456.5mil,4785.2mil) on Top Overlay And Via (2460mil,4798mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.358mil < 10mil) Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Track (2378.5mil,4747.2mil)(2378.5mil,4947.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.358mil < 10mil) Between Pad U2_1-9(2427mil,4845mil) on Top Layer And Track (2478.5mil,4747.2mil)(2478.5mil,4947.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.658mil < 10mil) Between Pad U2-0(2450.5mil,1484.8mil) on Top Overlay And Pad U2-9(2480mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-0(2450.5mil,1484.8mil) on Top Overlay And Polygon Region (52 hole(s)) Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.298mil < 10mil) Between Pad U2-0(2450.5mil,1484.8mil) on Top Overlay And Via (2447mil,1472mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [4.298mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.965mil < 10mil) Between Pad U2-0(2450.5mil,1484.8mil) on Top Overlay And Via (2447mil,1503mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [4.965mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad U2-0(2450.5mil,1484.8mil) on Top Overlay And Via (2480mil,1472mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.217mil < 10mil) Between Pad U2-0(2450.5mil,1484.8mil) on Top Overlay And Via (2480mil,1503mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [9.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.358mil < 10mil) Between Pad U2-9(2480mil,1425mil) on Top Layer And Track (2428.5mil,1322.8mil)(2428.5mil,1522.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.358mil < 10mil) Between Pad U2-9(2480mil,1425mil) on Top Layer And Track (2528.5mil,1322.8mil)(2528.5mil,1522.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.358mil]
Rule Violations :280

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.566mil < 10mil) Between Arc (1630.787mil,1288.071mil) on Top Overlay And Text "C12" (1633mil,1250mil) on Top Overlay Silk Text to Silk Clearance [7.566mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2076.26mil,4929mil) on Bottom Overlay And Text "C7_1" (1973mil,4944mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.505mil < 10mil) Between Arc (2177mil,1343.26mil) on Top Overlay And Text "C6" (2159mil,1264mil) on Top Overlay Silk Text to Silk Clearance [4.505mil]
   Violation between Silk To Silk Clearance Constraint: (4.967mil < 10mil) Between Arc (2258mil,1344.26mil) on Top Overlay And Text "C1" (2249mil,1264mil) on Top Overlay Silk Text to Silk Clearance [4.967mil]
   Violation between Silk To Silk Clearance Constraint: (4.967mil < 10mil) Between Arc (2649mil,4925.74mil) on Top Overlay And Text "C1_1" (2658mil,5006mil) on Top Overlay Silk Text to Silk Clearance [4.967mil]
   Violation between Silk To Silk Clearance Constraint: (4.505mil < 10mil) Between Arc (2730mil,4926.74mil) on Top Overlay And Text "C6_1" (2748mil,5006mil) on Top Overlay Silk Text to Silk Clearance [4.505mil]
   Violation between Silk To Silk Clearance Constraint: (7.566mil < 10mil) Between Arc (3276.213mil,4981.929mil) on Top Overlay And Text "C12_1" (3274mil,5020mil) on Top Overlay Silk Text to Silk Clearance [7.566mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (3074mil,4891mil) on Top Overlay And Text "I1_1" (3119.284mil,4880.331mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "23" (1529mil,2895mil) on Top Overlay And Track (1497mil,2929mil)(2697mil,2929mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "23" (3378mil,3375mil) on Top Overlay And Track (2210mil,3341mil)(3410mil,3341mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "43" (1443mil,1805mil) on Top Overlay And Track (1310mil,1839mil)(1510mil,1839mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "43" (3464mil,4465mil) on Top Overlay And Track (3397mil,4431mil)(3597mil,4431mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "44" (1345mil,1805mil) on Top Overlay And Track (1310mil,1839mil)(1510mil,1839mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "44" (3562mil,4465mil) on Top Overlay And Track (3397mil,4431mil)(3597mil,4431mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (6.569mil < 10mil) Between Text "45" (2276mil,4752mil) on Top Overlay And Track (2210mil,4720mil)(3410mil,4720mil) on Top Overlay Silk Text to Silk Clearance [6.569mil]
   Violation between Silk To Silk Clearance Constraint: (6.569mil < 10mil) Between Text "45" (2631mil,1518mil) on Top Overlay And Track (1497mil,1550mil)(2697mil,1550mil) on Top Overlay Silk Text to Silk Clearance [6.569mil]
   Violation between Silk To Silk Clearance Constraint: (9.563mil < 10mil) Between Text "46" (2277mil,4505mil) on Top Overlay And Track (2210mil,4520mil)(3410mil,4520mil) on Top Overlay Silk Text to Silk Clearance [9.563mil]
   Violation between Silk To Silk Clearance Constraint: (9.563mil < 10mil) Between Text "46" (2630mil,1765mil) on Top Overlay And Track (1497mil,1750mil)(2697mil,1750mil) on Top Overlay Silk Text to Silk Clearance [9.563mil]
   Violation between Silk To Silk Clearance Constraint: (7.569mil < 10mil) Between Text "67" (1530mil,1517mil) on Top Overlay And Track (1497mil,1550mil)(2697mil,1550mil) on Top Overlay Silk Text to Silk Clearance [7.569mil]
   Violation between Silk To Silk Clearance Constraint: (7.569mil < 10mil) Between Text "67" (3377mil,4753mil) on Top Overlay And Track (2210mil,4720mil)(3410mil,4720mil) on Top Overlay Silk Text to Silk Clearance [7.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.563mil < 10mil) Between Text "68" (1534mil,1764mil) on Top Overlay And Track (1497mil,1750mil)(2697mil,1750mil) on Top Overlay Silk Text to Silk Clearance [8.563mil]
   Violation between Silk To Silk Clearance Constraint: (8.563mil < 10mil) Between Text "68" (3373mil,4506mil) on Top Overlay And Track (2210mil,4520mil)(3410mil,4520mil) on Top Overlay Silk Text to Silk Clearance [8.563mil]
   Violation between Silk To Silk Clearance Constraint: (8.342mil < 10mil) Between Text "D1" (2160mil,1180mil) on Top Overlay And Track (2200mil,1163.5mil)(2200mil,1216.5mil) on Top Overlay Silk Text to Silk Clearance [8.342mil]
   Violation between Silk To Silk Clearance Constraint: (8.168mil < 10mil) Between Text "D1_1" (2747mil,5090mil) on Top Overlay And Track (2669.5mil,5106.5mil)(2707mil,5106.5mil) on Top Overlay Silk Text to Silk Clearance [8.168mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1_1" (2747mil,5090mil) on Top Overlay And Track (2707mil,5053.5mil)(2707mil,5106.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.089mil < 10mil) Between Text "J3_1" (1983mil,4415mil) on Top Overlay And Track (1964.079mil,3820.118mil)(1964.079mil,4420.118mil) on Top Overlay Silk Text to Silk Clearance [9.089mil]
   Violation between Silk To Silk Clearance Constraint: (5.186mil < 10mil) Between Text "R1" (2589mil,1200mil) on Top Overlay And Track (2623.5mil,1193.5mil)(2676.5mil,1193.5mil) on Top Overlay Silk Text to Silk Clearance [5.186mil]
   Violation between Silk To Silk Clearance Constraint: (2.842mil < 10mil) Between Text "R1" (2589mil,1200mil) on Top Overlay And Track (2623.5mil,1195mil)(2623.5mil,1232.5mil) on Top Overlay Silk Text to Silk Clearance [2.842mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_1" (2318mil,5070mil) on Top Overlay And Track (2230.5mil,5076.5mil)(2283.5mil,5076.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_1" (2318mil,5070mil) on Top Overlay And Track (2283.5mil,5037.5mil)(2283.5mil,5075mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.678mil < 10mil) Between Text "R3" (1974mil,1411mil) on Top Overlay And Track (2022mil,1395.5mil)(2022mil,1448.5mil) on Top Overlay Silk Text to Silk Clearance [9.678mil]
   Violation between Silk To Silk Clearance Constraint: (7.168mil < 10mil) Between Text "R3_1" (2933mil,4859mil) on Top Overlay And Track (2847.5mil,4874.5mil)(2885mil,4874.5mil) on Top Overlay Silk Text to Silk Clearance [7.168mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3_1" (2933mil,4859mil) on Top Overlay And Track (2885mil,4821.5mil)(2885mil,4874.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.954mil < 10mil) Between Text "R4_1" (2077mil,5031mil) on Bottom Overlay And Track (2128.5mil,4965.5mil)(2128.5mil,5004.5mil) on Bottom Overlay Silk Text to Silk Clearance [7.954mil]
   Violation between Silk To Silk Clearance Constraint: (0.168mil < 10mil) Between Text "R4_1" (2077mil,5031mil) on Bottom Overlay And Track (2128.5mil,5039.5mil)(2128.5mil,5077mil) on Bottom Overlay Silk Text to Silk Clearance [0.168mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "S2" (2325mil,1180mil) on Top Overlay And Track (2311.5mil,1163.5mil)(2311.5mil,1216.5mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S2_1" (2582mil,5090mil) on Top Overlay And Track (2477.535mil,5084.819mil)(2521.929mil,5084.819mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S2_1" (2582mil,5090mil) on Top Overlay And Track (2521.929mil,4990.819mil)(2521.929mil,5084.819mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "S2_1" (2582mil,5090mil) on Top Overlay And Track (2595.5mil,5053.5mil)(2595.5mil,5106.5mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2_1" (2446.5mil,4920.2mil) on Top Overlay And Track (2378.5mil,4747.2mil)(2378.5mil,4947.2mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :40

Processing Rule : Net Antennae (Tolerance=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02