#+TITLE: Computer Architecture Task 2
* Authority
This is the second homework of Computer Architecture, and the author is Lmxyy.
* Aim
Implement a *Risk-v* CPU using hardware description language(HDL).
** Instructions [33%]
- [X] LUI
- [ ] AUIPC
- [ ] JAL
- [ ] JALR
- [ ] BEQ
- [ ] BNE
- [ ] BLT
- [ ] BGE
- [ ] BLTU
- [ ] BGEU
- [ ] ADDI
- [ ] SLTI
- [ ] SLTIU
- [X] XORI
- [X] ORI
- [X] ANDI
- [X] SLLI
- [X] SRLI
- [X] SRAI
- [ ] ADD
- [ ] SUB
- [X] SLL
- [ ] SLT
- [ ] SLTU
- [X] XOR
- [X] SRL
- [X] SRA
- [X] OR
- [X] AND
- [ ] LB
- [ ] LH
- [ ] LW
- [ ] LBU
- [ ] LHU
- [ ] SB
- [ ] SH
- [ ] SW
- [ ] FENCE
- [ ] FENCE.I
* Feature
+ The instruction set arthitecture(ISA) is RV32I Base Integer Instruction Set, Version 2.0.
+ The implementation technology is FPGA.
+ The HDL is Verilog HDL.
* Reference
+ [[https://github.com/sxtyzhangzk/mips-cpu/][助教的MIPS CPU实现]]
+ [[https://github.com/riscv/riscv-gnu-toolchain][GNU toolchain for RISC-V, including GCC(Newlib)]]
