Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar  3 16:41:05 2021
| Host         : DESKTOP-JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.949        0.000                      0                 1874        0.137        0.000                      0                 1874        9.500        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.949        0.000                      0                 1874        0.137        0.000                      0                 1874        9.500        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.421ns  (logic 2.895ns (23.307%)  route 9.526ns (76.693%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 24.338 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.655    13.384    dataPath/regfile/state_reg[1][7]
    SLICE_X50Y20         LUT3 (Prop_lut3_I0_O)        0.106    13.490 r  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.796    16.286    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.293    16.579 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.395    16.974    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.296    24.338    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.504    
                         clock uncertainty           -0.035    24.469    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    23.923    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.923    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.524ns  (logic 2.885ns (23.036%)  route 9.639ns (76.964%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 24.341 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.655    13.384    dataPath/regfile/state_reg[1][7]
    SLICE_X50Y20         LUT3 (Prop_lut3_I0_O)        0.106    13.490 f  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.796    16.286    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.283    16.569 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__3/O
                         net (fo=1, routed)           0.507    17.076    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.299    24.341    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.507    
                         clock uncertainty           -0.035    24.472    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.085    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.085    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.314ns  (logic 2.706ns (21.976%)  route 9.608ns (78.024%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 24.330 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.599    13.327    boot/regfile_io_wData[13]
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.105    13.432 r  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.561    15.993    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y22          LUT5 (Prop_lut5_I1_O)        0.105    16.098 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=1, routed)           0.768    16.866    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.288    24.330    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.166    24.496    
                         clock uncertainty           -0.035    24.461    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    24.074    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -16.866    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.075ns  (logic 2.706ns (22.410%)  route 9.369ns (77.590%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 24.339 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.599    13.327    boot/regfile_io_wData[13]
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.105    13.432 r  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.693    16.126    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y35          LUT5 (Prop_lut5_I2_O)        0.105    16.231 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.397    16.627    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.297    24.339    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.166    24.505    
                         clock uncertainty           -0.035    24.470    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    23.924    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -16.627    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.976ns  (logic 2.716ns (22.679%)  route 9.260ns (77.321%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.599    13.327    boot/regfile_io_wData[13]
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.105    13.432 r  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.561    15.993    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y22          LUT5 (Prop_lut5_I2_O)        0.115    16.108 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.420    16.529    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.286    24.328    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.166    24.494    
                         clock uncertainty           -0.035    24.459    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    23.913    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.913    
                         arrival time                         -16.529    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.166ns (18.032%)  route 9.846ns (81.968%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 24.330 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    10.396 r  dataPath/addrOut_carry/O[1]
                         net (fo=2, routed)           0.352    10.749    controller/addrOut[1]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.245    10.994 r  controller/regfile_7[1]_i_6/O
                         net (fo=1, routed)           0.121    11.115    controller/regfile_7[1]_i_6_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.105    11.220 r  controller/regfile_7[1]_i_4/O
                         net (fo=1, routed)           0.242    11.462    controller/regfile_7[1]_i_4_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I3_O)        0.105    11.567 r  controller/regfile_7[1]_i_1/O
                         net (fo=15, routed)          1.180    12.747    controller/regfile_io_wData[1]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.115    12.862 r  controller/dual_mem_i_48/O
                         net (fo=37, routed)          0.598    13.460    boot/MAR[0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.275    13.735 r  boot/dual_mem_i_16/O
                         net (fo=30, routed)          2.830    16.564    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.288    24.330    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.160    24.490    
                         clock uncertainty           -0.035    24.454    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.490    23.964    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.964    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.123ns  (logic 2.637ns (21.751%)  route 9.486ns (78.249%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.498     9.817    dataPath/regfile/DI[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.267    10.084 r  dataPath/regfile/result_carry_i_7/O
                         net (fo=1, routed)           0.000    10.084    dataPath/alu/S[1]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.528 r  dataPath/alu/result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.528    dataPath/alu/result_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.628 r  dataPath/alu/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    dataPath/alu/result_carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.728 r  dataPath/alu/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.728    dataPath/alu/result_carry__1_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.927 f  dataPath/alu/result_carry__2/O[2]
                         net (fo=1, routed)           0.495    11.422    dataPath/regfile/regfile_7[15]_i_6_0[2]
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.244    11.666 f  dataPath/regfile/regfile_7[14]_i_5/O
                         net (fo=2, routed)           0.328    11.993    dataPath/regfile/state_reg[3]_2
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.098 f  dataPath/regfile/regfile_7[14]_i_2/O
                         net (fo=1, routed)           0.332    12.430    dataPath/regfile/regfile_7[14]_i_2_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.535 f  dataPath/regfile/regfile_7[14]_i_1/O
                         net (fo=14, routed)          0.913    13.448    dataPath/regfile/state_reg[1][6]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.105    13.553 f  dataPath/regfile/dual_mem_i_35/O
                         net (fo=32, routed)          2.393    15.946    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.105    16.051 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=1, routed)           0.625    16.676    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.300    24.342    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.508    
                         clock uncertainty           -0.035    24.473    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.086    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                         -16.676    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 2.706ns (22.395%)  route 9.377ns (77.605%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 24.336 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.599    13.327    boot/regfile_io_wData[13]
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.105    13.432 f  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.693    16.126    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y35          LUT5 (Prop_lut5_I0_O)        0.105    16.231 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.405    16.636    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.294    24.336    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.166    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    24.080    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.080    
                         arrival time                         -16.636    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 2.657ns (22.324%)  route 9.245ns (77.676%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.498     9.817    dataPath/regfile/DI[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.267    10.084 r  dataPath/regfile/result_carry_i_7/O
                         net (fo=1, routed)           0.000    10.084    dataPath/alu/S[1]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.528 r  dataPath/alu/result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.528    dataPath/alu/result_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.628 r  dataPath/alu/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    dataPath/alu/result_carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.728 r  dataPath/alu/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.728    dataPath/alu/result_carry__1_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.927 r  dataPath/alu/result_carry__2/O[2]
                         net (fo=1, routed)           0.495    11.422    dataPath/regfile/regfile_7[15]_i_6_0[2]
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.244    11.666 r  dataPath/regfile/regfile_7[14]_i_5/O
                         net (fo=2, routed)           0.328    11.993    dataPath/regfile/state_reg[3]_2
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.098 r  dataPath/regfile/regfile_7[14]_i_2/O
                         net (fo=1, routed)           0.332    12.430    dataPath/regfile/regfile_7[14]_i_2_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.535 r  dataPath/regfile/regfile_7[14]_i_1/O
                         net (fo=14, routed)          0.913    13.448    dataPath/regfile/state_reg[1][6]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.105    13.553 r  dataPath/regfile/dual_mem_i_35/O
                         net (fo=32, routed)          2.393    15.946    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.125    16.071 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__1/O
                         net (fo=1, routed)           0.383    16.455    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.300    24.342    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.508    
                         clock uncertainty           -0.035    24.473    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    23.927    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.927    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 2.885ns (24.071%)  route 9.101ns (75.929%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 24.336 - 20.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.351     4.553    controller/clock_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.433     4.986 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.161     6.146    controller/state_reg_n_0_[5]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.251 f  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.586     6.838    dataPath/alu/_T_51__0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.943 r  dataPath/alu/_T_610_carry_i_24/O
                         net (fo=32, routed)          0.997     7.940    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.105     8.045 f  dataPath/regfile/_T_610_carry_i_18/O
                         net (fo=3, routed)           1.159     9.204    dataPath/regfile/_T_610_carry_i_18_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.115     9.319 r  dataPath/regfile/_T_610_carry_i_19/O
                         net (fo=7, routed)           0.619     9.938    dataPath/regfile/DI[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.267    10.205 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.205    dataPath/regfile_n_157
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.649 r  dataPath/addrOut_carry/CO[3]
                         net (fo=1, routed)           0.000    10.649    dataPath/addrOut_carry_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.749 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.749    dataPath/addrOut_carry__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.849    dataPath/addrOut_carry__1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.111 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.498    11.609    dataPath/regfile/O[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.250    11.859 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.246    12.106    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.211 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.413    12.624    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.105    12.729 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.655    13.384    dataPath/regfile/state_reg[1][7]
    SLICE_X50Y20         LUT3 (Prop_lut3_I0_O)        0.106    13.490 r  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.140    15.630    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I2_O)        0.283    15.913 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__9/O
                         net (fo=1, routed)           0.625    16.538    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.294    24.336    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.080    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.080    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                  7.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 BufferedUartTX/tx/shiftReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.555     1.480    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BufferedUartTX/tx/shiftReg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.678    BufferedUartTX/buf_/Q[4]
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.723 r  BufferedUartTX/buf_/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.723    BufferedUartTX/tx/D[4]
    SLICE_X36Y19         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.822     1.992    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.092     1.585    BufferedUartTX/tx/shiftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.558     1.483    dataPath/clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  dataPath/KBSR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dataPath/KBSR_reg[14]/Q
                         net (fo=1, routed)           0.086     1.711    controller/MDR_reg[14][14]
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.756 r  controller/MDR[14]_i_1/O
                         net (fo=1, routed)           0.000     1.756    dataPath/MDR_reg[15]_2[14]
    SLICE_X46Y17         FDRE                                         r  dataPath/MDR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.826     1.996    dataPath/clock_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  dataPath/MDR_reg[14]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120     1.616    dataPath/MDR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  dataPath/DDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  dataPath/DDR_reg[1]/Q
                         net (fo=1, routed)           0.098     1.744    BufferedUartTX/buf_/dataReg_reg[7]_0[1]
    SLICE_X37Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.823     1.993    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[1]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.070     1.565    BufferedUartTX/buf_/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  dataPath/DDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  dataPath/DDR_reg[3]/Q
                         net (fo=1, routed)           0.098     1.744    BufferedUartTX/buf_/dataReg_reg[7]_0[3]
    SLICE_X36Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.823     1.993    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[3]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.070     1.565    BufferedUartTX/buf_/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/IR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.560     1.485    dataPath/clock_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  dataPath/MDR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  dataPath/MDR_reg[13]/Q
                         net (fo=5, routed)           0.129     1.756    dataPath/MDR_reg[15]_0[13]
    SLICE_X49Y18         FDRE                                         r  dataPath/IR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.827     1.997    dataPath/clock_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  dataPath/IR_reg[13]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.075     1.573    dataPath/IR_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  dataPath/DDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  dataPath/DDR_reg[2]/Q
                         net (fo=1, routed)           0.098     1.744    BufferedUartTX/buf_/dataReg_reg[7]_0[2]
    SLICE_X36Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.823     1.993    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[2]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.066     1.561    BufferedUartTX/buf_/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.681%)  route 0.102ns (35.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.481    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  BufferedUartTX/buf_/dataReg_reg[6]/Q
                         net (fo=1, routed)           0.102     1.724    BufferedUartTX/buf_/dataReg[6]
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  BufferedUartTX/buf_/shiftReg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.769    BufferedUartTX/tx/D[6]
    SLICE_X37Y19         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.822     1.992    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[7]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.092     1.586    BufferedUartTX/tx/shiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.073%)  route 0.105ns (38.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  dataPath/DDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  dataPath/DDR_reg[0]/Q
                         net (fo=1, routed)           0.105     1.750    BufferedUartTX/buf_/dataReg_reg[7]_0[0]
    SLICE_X36Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.823     1.993    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[0]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.070     1.565    BufferedUartTX/buf_/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.484    dataPath/clock_IBUF_BUFG
    SLICE_X46Y16         FDRE                                         r  dataPath/KBSR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  dataPath/KBSR_reg[10]/Q
                         net (fo=1, routed)           0.081     1.730    controller/MDR_reg[14][10]
    SLICE_X47Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.775 r  controller/MDR[10]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dataPath/MDR_reg[15]_2[10]
    SLICE_X47Y16         FDRE                                         r  dataPath/MDR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.827     1.997    dataPath/clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  dataPath/MDR_reg[10]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.091     1.588    dataPath/MDR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.328%)  route 0.138ns (42.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.558     1.483    dataPath/clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  dataPath/KBSR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dataPath/KBSR_reg[8]/Q
                         net (fo=1, routed)           0.138     1.763    controller/MDR_reg[14][8]
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  controller/MDR[8]_i_1/O
                         net (fo=1, routed)           0.000     1.808    dataPath/MDR_reg[15]_2[8]
    SLICE_X46Y17         FDRE                                         r  dataPath/MDR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.826     1.996    dataPath/clock_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  dataPath/MDR_reg[8]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.121     1.617    dataPath/MDR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y6   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y6   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y8   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y8   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y2   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y2   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y9   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y9   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y1   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y1   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y16  dataPath/regfile/regfile_0_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y16  dataPath/regfile/regfile_2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y16  dataPath/regfile/regfile_2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y16  dataPath/regfile/regfile_5_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y18  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y18  BufferedUartTX/buf_/dataReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y18  BufferedUartTX/buf_/dataReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y18  BufferedUartTX/buf_/dataReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y18  BufferedUartTX/buf_/dataReg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y18  BufferedUartTX/buf_/dataReg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y18  BufferedUartTX/buf_/dataReg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y18  BufferedUartTX/buf_/dataReg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21  BufferedUartTX/buf_/stateReg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y22  BufferedUartTX/tx/bitsReg_reg[0]/C



